<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_RTL.TRV_DELAY_MEASUREMENT RTL</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_RTL.TRV_DELAY_MEASUREMENT RTL'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_RTL.TRV_DELAY_MEASUREMENT RTL')">CTU_CAN_FD_RTL.TRV_DELAY_MEASUREMENT RTL</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.11</td>
<td class="s10 cl rt"><a href="mod141.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod141.html#Cond" > 96.55</a></td>
<td class="s9 cl rt"><a href="mod141.html#Toggle" > 96.24</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod141.html#Branch" > 95.65</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_ip_core/src/bus_sampling/trv_delay_meas.vhd')">/home/oille/Downloads/ctucanfd_ip_core/src/bus_sampling/trv_delay_meas.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod141.html#inst_tag_368"  onclick="showContent('inst_tag_368')">TB_TOP_CTU_CAN_FD.DUT.BUS_SAMPLING_INST.TRV_DELAY_MEASUREMENT_INST<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 97.64</td>
<td class="s10 cl rt"><a href="mod141.html#inst_tag_368_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod141.html#inst_tag_368_Cond" > 96.55</a></td>
<td class="s9 cl rt"><a href="mod141.html#inst_tag_368_Toggle" > 98.35</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod141.html#inst_tag_368_Branch" > 95.65</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_368'>
<hr>
<a name="inst_tag_368"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_368" >TB_TOP_CTU_CAN_FD.DUT.BUS_SAMPLING_INST.TRV_DELAY_MEASUREMENT_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.64</td>
<td class="s10 cl rt"><a href="mod141.html#inst_tag_368_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod141.html#inst_tag_368_Cond" > 96.55</a></td>
<td class="s9 cl rt"><a href="mod141.html#inst_tag_368_Toggle" > 98.35</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod141.html#inst_tag_368_Branch" > 95.65</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.87</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.77</td>
<td class="s9 cl rt"> 98.57</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.15</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod151.html#inst_tag_380" >BUS_SAMPLING_INST</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod231.html#inst_tag_559" id="tag_urg_inst_559">TRV_DELAY_RST_REG_INST</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_RTL.TRV_DELAY_MEASUREMENT RTL'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod141.html" >CTU_CAN_FD_RTL.TRV_DELAY_MEASUREMENT RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>263</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>314</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>383</td><td>6</td><td>6</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
262                         begin
263        1/1                  if (res_n = '0') then
264        1/1                      trv_meas_progress_q     &lt;= '0';
265        1/1                      trv_meas_progress_del   &lt;= '0';
266                             elsif (rising_edge(clk_sys)) then
267        1/1                      trv_meas_progress_q     &lt;= trv_meas_progress_d;
268        1/1                      trv_meas_progress_del   &lt;= trv_meas_progress_q;
269                             end if;
270                         end process;
271                     
272                         -------------------------------------------------------------------------------------------
273                         -- Reset counter for transceiver delay upon start of measurement.
274                         -------------------------------------------------------------------------------------------
275                         trv_delay_ctr_rst_d &lt;= '0' when (tran_delay_meas = '1' and edge_tx_valid = '1')
276                                                    else
277                                                '1';
278                     
279                         -------------------------------------------------------------------------------------------
280                         -- Pipeline reset for shift registers to avoid glitches!
281                         -------------------------------------------------------------------------------------------
282                         trv_delay_rst_reg_inst : entity ctu_can_fd_rtl.rst_reg
283                         generic map (
284                             G_RESET_POLARITY    =&gt; '0'
285                         )
286                         port map(
287                             -- Clock and Reset
288                             clk                 =&gt; clk_sys,                         -- IN
289                             arst                =&gt; res_n,                           -- IN
290                     
291                             -- Flip flop input / output
292                             d                   =&gt; trv_delay_ctr_rst_d,             -- IN
293                             q                   =&gt; trv_delay_ctr_rst_q_scan,        -- OUT
294                     
295                             -- Scan mode control
296                             scan_enable         =&gt; scan_enable                      -- IN
297                         );
298                     
299                         -------------------------------------------------------------------------------------------
300                         -- Combinationally incremented value of trv_delay counter by 1.
301                         -------------------------------------------------------------------------------------------
302                         trv_delay_ctr_add &lt;= std_logic_vector(unsigned(trv_delay_ctr_q) + 1);
303                     
304                         -- Saturate when counter reaches 127, do not add anymore to avoid overflow!
305                         trv_delay_ctr_d &lt;= C_TRV_DEL_SAT when (trv_delay_ctr_q = C_TRV_DEL_SAT)
306                                                          else
307                                           trv_delay_ctr_add;
308                     
309                         -------------------------------------------------------------------------------------------
310                         -- Register for transceiver delay measurement progress flag.
311                         -------------------------------------------------------------------------------------------
312                         trv_del_ctr_proc : process(clk_sys, trv_delay_ctr_rst_q_scan)
313                         begin
314        1/1                  if (trv_delay_ctr_rst_q_scan = '0') then
315        1/1                      trv_delay_ctr_q(0) &lt;= '1';
316        1/1                      trv_delay_ctr_q(G_TRV_CTR_WIDTH - 1 downto 1) &lt;= (others =&gt; '0');
317                     
318                             elsif (rising_edge(clk_sys)) then
319                     
320                                 -- Increment the counter if the measurement is in progress
321        1/1                      if (trv_meas_progress_q = '1') then
322        1/1                          trv_delay_ctr_q &lt;= trv_delay_ctr_d;
323                                 end if;
324                             end if;
325                         end process;
326                     
327                         -------------------------------------------------------------------------------------------
328                         -- Padding to width of SSP position width + 1 (for addition calculation)
329                         -------------------------------------------------------------------------------------------
330                         trv_delay_ctr_q_padded(G_TRV_CTR_WIDTH - 1 downto 0) &lt;= trv_delay_ctr_q;
331                         trv_delay_ctr_q_padded(G_SSP_POS_WIDTH downto G_TRV_CTR_WIDTH) &lt;= (others =&gt; '0');
332                     
333                     
334                         -------------------------------------------------------------------------------------------
335                         -- Combinationally adding ssp_offset and trv_delay_ctr_q. These are one bit wider to cover
336                         -- possible overflow!
337                         -------------------------------------------------------------------------------------------
338                         trv_delay_sum &lt;= std_logic_vector(unsigned(trv_delay_ctr_q_padded) +
339                                                           ('0' &amp; unsigned(mr_ssp_cfg_ssp_offset)));
340                     
341                         -------------------------------------------------------------------------------------------
342                         -- Multiplexor for selected secondary sampling point delay. Selects:
343                         --  1. Measured trv_delay + ssp_offset
344                         --  2. ssp_offset only.
345                         -------------------------------------------------------------------------------------------
346                         with mr_ssp_cfg_ssp_src select ssp_delay_raw &lt;=
347                                       trv_delay_sum when SSP_SRC_MEAS_N_OFFSET,
348                         '0' &amp; mr_ssp_cfg_ssp_offset when SSP_SRC_OFFSET,
349                                     (others =&gt; '0') when others;
350                     
351                         -------------------------------------------------------------------------------------------
352                         -- SSP Delay saturation
353                         -------------------------------------------------------------------------------------------
354                         ssp_delay_sat_block : block
355                             constant C_SSP_SAT_LVL_VECT : std_logic_vector(G_SSP_POS_WIDTH - 1 downto 0) :=
356                                 std_logic_vector(to_unsigned(G_SSP_SATURATION_LVL, G_SSP_POS_WIDTH));
357                         begin
358                             -- Use saturation
359                             ssp_sat_true : if (G_USE_SSP_SATURATION) generate
360                     
361                                 -- Saturate if highest bit of result is set
362                                 ssp_delay_saturated &lt;=
363                                     C_SSP_SAT_LVL_VECT when (ssp_delay_raw(G_SSP_POS_WIDTH) = '1') else
364                                     ssp_delay_raw(G_SSP_POS_WIDTH - 1 downto 0);
365                     
366                             end generate ssp_sat_true;
367                     
368                             -- Don't use saturation
369                             ssp_sat_false : if (not G_USE_SSP_SATURATION) generate
370                                 ssp_delay_saturated &lt;= ssp_delay_raw(G_SSP_POS_WIDTH - 1 downto 0);
371                             end generate ssp_sat_false;
372                     
373                         end block ssp_delay_sat_block;
374                     
375                     
376                         -------------------------------------------------------------------------------------------
377                         -- SSP Shadow register. Both values are captured at the end of measurement.
378                         --  1. Transceiver Delay - Only measured value
379                         --  2. SSP Offset - Selected between measured, measured + offset, offset.
380                         -------------------------------------------------------------------------------------------
381                         ssp_shadow_reg_proc : process(res_n, clk_sys)
382                         begin
383        1/1                  if (res_n = '0') then
384        1/1                      ssp_delay_shadowed &lt;= (others =&gt; '0');
385        1/1                      trv_delay_shadowed &lt;= (others =&gt; '0');
386                     
387                             elsif (rising_edge(clk_sys)) then
388        1/1                      if (ssp_shadow_ce = '1') then
389        1/1                          ssp_delay_shadowed &lt;= ssp_delay_saturated;
390        1/1                          trv_delay_shadowed &lt;= trv_delay_ctr_q;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod141.html" >CTU_CAN_FD_RTL.TRV_DELAY_MEASUREMENT RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>29</td><td>28</td><td>96.55</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>29</td><td>28</td><td>96.55</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       253
 EXPRESSION (TRAN_DELAY_MEAS = '0')
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       254
 EXPRESSION (EDGE_TX_VALID = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       255
 EXPRESSION (EDGE_RX_VALID = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       275
 EXPRESSION ((TRAN_DELAY_MEAS = '1') AND (EDGE_TX_VALID = '1'))
            -------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       275
 SUB-EXPRESSION ((TRAN_DELAY_MEAS = '1') AND (EDGE_TX_VALID = '1'))
                 -----------1-----------     ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       305
 EXPRESSION (TRV_DELAY_CTR_Q = C_TRV_DEL_SAT)
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       363
 EXPRESSION (SSP_DELAY_RAW(G_SSP_POS_WIDTH) = '1')
            -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       400
 EXPRESSION ((TRV_MEAS_PROGRESS_DEL = '1') AND (TRV_MEAS_PROGRESS_Q = '0'))
            -------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       400
 SUB-EXPRESSION ((TRV_MEAS_PROGRESS_DEL = '1') AND (TRV_MEAS_PROGRESS_Q = '0'))
                 --------------1--------------     -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 EXPRESSION ((MR_SSP_CFG_SSP_SRC = SSP_SRC_MEAS_N_OFFSET) AND (TRAN_DELAY_MEAS = '1'))
             ----------------------1---------------------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       428
 EXPRESSION ((MR_SSP_CFG_SSP_SRC = SSP_SRC_OFFSET) AND (TRAN_DELAY_MEAS = '1'))
             ------------------1------------------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       431
 EXPRESSION ((MR_SSP_CFG_SSP_SRC = SSP_SRC_NO_SSP) AND (TRAN_DELAY_MEAS = '1'))
             ------------------1------------------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod141.html" >CTU_CAN_FD_RTL.TRV_DELAY_MEASUREMENT RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">20</td>
<td class="rt">86.96 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">186</td>
<td class="rt">179</td>
<td class="rt">96.24 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">93</td>
<td class="rt">90</td>
<td class="rt">96.77 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">93</td>
<td class="rt">89</td>
<td class="rt">95.70 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">62</td>
<td class="rt">62</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">31</td>
<td class="rt">31</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">31</td>
<td class="rt">31</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">13</td>
<td class="rt">10</td>
<td class="rt">76.92 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">124</td>
<td class="rt">117</td>
<td class="rt">94.35 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">59</td>
<td class="rt">95.16 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">58</td>
<td class="rt">93.55 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SCAN_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EDGE_TX_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EDGE_RX_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRAN_DELAY_MEAS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SSP_CFG_SSP_OFFSET[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SSP_CFG_SSP_SRC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRV_DELAY_SHADOWED[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SSP_DELAY_SHADOWED[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>TRV_MEAS_PROGRESS_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_MEAS_PROGRESS_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_MEAS_PROGRESS_DEL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_DELAY_CTR_Q[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_DELAY_CTR_D[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_DELAY_CTR_ADD[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_DELAY_CTR_Q_PADDED[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_DELAY_CTR_Q_PADDED[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TRV_DELAY_CTR_RST_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_DELAY_CTR_RST_Q_SCAN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SSP_SHADOW_CE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SSP_DELAY_RAW[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SSP_DELAY_RAW[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SSP_DELAY_SATURATED[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_DELAY_SUM[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_DELAY_SUM[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod141.html" >CTU_CAN_FD_RTL.TRV_DELAY_MEASUREMENT RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">23</td>
<td class="rt">22</td>
<td class="rt">95.65 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">253</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">263</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">275</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">305</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">314</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">363</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">383</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">400</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
253            trv_meas_progress_d <= '0' when (tran_delay_meas = '0') else
                                          <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
254                                   '1' when (edge_tx_valid = '1') else
                                          <font color = "green">-2-</font>  
           <font color = "green">                           ==></font>
255                                   '0' when (edge_rx_valid = '1') else
                                          <font color = "green">-3-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263                if (res_n = '0') then
                   <font color = "green">-1-</font>  
264                    trv_meas_progress_q     <= '0';
           <font color = "green">            ==></font>
265                    trv_meas_progress_del   <= '0';
266                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
267                    trv_meas_progress_q     <= trv_meas_progress_d;
           <font color = "green">            ==></font>
268                    trv_meas_progress_del   <= trv_meas_progress_q;
269                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
275            trv_delay_ctr_rst_d <= '0' when (tran_delay_meas = '1' and edge_tx_valid = '1')
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
305            trv_delay_ctr_d <= C_TRV_DEL_SAT when (trv_delay_ctr_q = C_TRV_DEL_SAT)
                                                <font color = "green">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
314                if (trv_delay_ctr_rst_q_scan = '0') then
                   <font color = "green">-1-</font>  
315                    trv_delay_ctr_q(0) <= '1';
           <font color = "green">            ==></font>
316                    trv_delay_ctr_q(G_TRV_CTR_WIDTH - 1 downto 1) <= (others => '0');
317        
318                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
319        
320                    -- Increment the counter if the measurement is in progress
321                    if (trv_meas_progress_q = '1') then
                       <font color = "green">-3-</font>  
322                        trv_delay_ctr_q <= trv_delay_ctr_d;
           <font color = "green">                ==></font>
323                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
324                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
363                        C_SSP_SAT_LVL_VECT when (ssp_delay_raw(G_SSP_POS_WIDTH) = '1') else
                                              <font color = "red">-1-</font>  
                                              <font color = "red">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
383                if (res_n = '0') then
                   <font color = "green">-1-</font>  
384                    ssp_delay_shadowed <= (others => '0');
           <font color = "green">            ==></font>
385                    trv_delay_shadowed <= (others => '0');
386        
387                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
388                    if (ssp_shadow_ce = '1') then
                       <font color = "green">-3-</font>  
389                        ssp_delay_shadowed <= ssp_delay_saturated;
           <font color = "green">                ==></font>
390                        trv_delay_shadowed <= trv_delay_ctr_q;
391                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
392                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
400            ssp_shadow_ce <= '1' when (trv_meas_progress_del = '1') and (trv_meas_progress_q = '0')
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_368'>
<a name="inst_tag_368_Line"></a>
<b>Line Coverage for Instance : <a href="mod141.html#inst_tag_368" >TB_TOP_CTU_CAN_FD.DUT.BUS_SAMPLING_INST.TRV_DELAY_MEASUREMENT_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>263</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>314</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>383</td><td>6</td><td>6</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
262                         begin
263        1/1                  if (res_n = '0') then
264        1/1                      trv_meas_progress_q     &lt;= '0';
265        1/1                      trv_meas_progress_del   &lt;= '0';
266                             elsif (rising_edge(clk_sys)) then
267        1/1                      trv_meas_progress_q     &lt;= trv_meas_progress_d;
268        1/1                      trv_meas_progress_del   &lt;= trv_meas_progress_q;
269                             end if;
270                         end process;
271                     
272                         -------------------------------------------------------------------------------------------
273                         -- Reset counter for transceiver delay upon start of measurement.
274                         -------------------------------------------------------------------------------------------
275                         trv_delay_ctr_rst_d &lt;= '0' when (tran_delay_meas = '1' and edge_tx_valid = '1')
276                                                    else
277                                                '1';
278                     
279                         -------------------------------------------------------------------------------------------
280                         -- Pipeline reset for shift registers to avoid glitches!
281                         -------------------------------------------------------------------------------------------
282                         trv_delay_rst_reg_inst : entity ctu_can_fd_rtl.rst_reg
283                         generic map (
284                             G_RESET_POLARITY    =&gt; '0'
285                         )
286                         port map(
287                             -- Clock and Reset
288                             clk                 =&gt; clk_sys,                         -- IN
289                             arst                =&gt; res_n,                           -- IN
290                     
291                             -- Flip flop input / output
292                             d                   =&gt; trv_delay_ctr_rst_d,             -- IN
293                             q                   =&gt; trv_delay_ctr_rst_q_scan,        -- OUT
294                     
295                             -- Scan mode control
296                             scan_enable         =&gt; scan_enable                      -- IN
297                         );
298                     
299                         -------------------------------------------------------------------------------------------
300                         -- Combinationally incremented value of trv_delay counter by 1.
301                         -------------------------------------------------------------------------------------------
302                         trv_delay_ctr_add &lt;= std_logic_vector(unsigned(trv_delay_ctr_q) + 1);
303                     
304                         -- Saturate when counter reaches 127, do not add anymore to avoid overflow!
305                         trv_delay_ctr_d &lt;= C_TRV_DEL_SAT when (trv_delay_ctr_q = C_TRV_DEL_SAT)
306                                                          else
307                                           trv_delay_ctr_add;
308                     
309                         -------------------------------------------------------------------------------------------
310                         -- Register for transceiver delay measurement progress flag.
311                         -------------------------------------------------------------------------------------------
312                         trv_del_ctr_proc : process(clk_sys, trv_delay_ctr_rst_q_scan)
313                         begin
314        1/1                  if (trv_delay_ctr_rst_q_scan = '0') then
315        1/1                      trv_delay_ctr_q(0) &lt;= '1';
316        1/1                      trv_delay_ctr_q(G_TRV_CTR_WIDTH - 1 downto 1) &lt;= (others =&gt; '0');
317                     
318                             elsif (rising_edge(clk_sys)) then
319                     
320                                 -- Increment the counter if the measurement is in progress
321        1/1                      if (trv_meas_progress_q = '1') then
322        1/1                          trv_delay_ctr_q &lt;= trv_delay_ctr_d;
323                                 end if;
324                             end if;
325                         end process;
326                     
327                         -------------------------------------------------------------------------------------------
328                         -- Padding to width of SSP position width + 1 (for addition calculation)
329                         -------------------------------------------------------------------------------------------
330                         trv_delay_ctr_q_padded(G_TRV_CTR_WIDTH - 1 downto 0) &lt;= trv_delay_ctr_q;
331                         trv_delay_ctr_q_padded(G_SSP_POS_WIDTH downto G_TRV_CTR_WIDTH) &lt;= (others =&gt; '0');
332                     
333                     
334                         -------------------------------------------------------------------------------------------
335                         -- Combinationally adding ssp_offset and trv_delay_ctr_q. These are one bit wider to cover
336                         -- possible overflow!
337                         -------------------------------------------------------------------------------------------
338                         trv_delay_sum &lt;= std_logic_vector(unsigned(trv_delay_ctr_q_padded) +
339                                                           ('0' &amp; unsigned(mr_ssp_cfg_ssp_offset)));
340                     
341                         -------------------------------------------------------------------------------------------
342                         -- Multiplexor for selected secondary sampling point delay. Selects:
343                         --  1. Measured trv_delay + ssp_offset
344                         --  2. ssp_offset only.
345                         -------------------------------------------------------------------------------------------
346                         with mr_ssp_cfg_ssp_src select ssp_delay_raw &lt;=
347                                       trv_delay_sum when SSP_SRC_MEAS_N_OFFSET,
348                         '0' &amp; mr_ssp_cfg_ssp_offset when SSP_SRC_OFFSET,
349                                     (others =&gt; '0') when others;
350                     
351                         -------------------------------------------------------------------------------------------
352                         -- SSP Delay saturation
353                         -------------------------------------------------------------------------------------------
354                         ssp_delay_sat_block : block
355                             constant C_SSP_SAT_LVL_VECT : std_logic_vector(G_SSP_POS_WIDTH - 1 downto 0) :=
356                                 std_logic_vector(to_unsigned(G_SSP_SATURATION_LVL, G_SSP_POS_WIDTH));
357                         begin
358                             -- Use saturation
359                             ssp_sat_true : if (G_USE_SSP_SATURATION) generate
360                     
361                                 -- Saturate if highest bit of result is set
362                                 ssp_delay_saturated &lt;=
363                                     C_SSP_SAT_LVL_VECT when (ssp_delay_raw(G_SSP_POS_WIDTH) = '1') else
364                                     ssp_delay_raw(G_SSP_POS_WIDTH - 1 downto 0);
365                     
366                             end generate ssp_sat_true;
367                     
368                             -- Don't use saturation
369                             ssp_sat_false : if (not G_USE_SSP_SATURATION) generate
370                                 ssp_delay_saturated &lt;= ssp_delay_raw(G_SSP_POS_WIDTH - 1 downto 0);
371                             end generate ssp_sat_false;
372                     
373                         end block ssp_delay_sat_block;
374                     
375                     
376                         -------------------------------------------------------------------------------------------
377                         -- SSP Shadow register. Both values are captured at the end of measurement.
378                         --  1. Transceiver Delay - Only measured value
379                         --  2. SSP Offset - Selected between measured, measured + offset, offset.
380                         -------------------------------------------------------------------------------------------
381                         ssp_shadow_reg_proc : process(res_n, clk_sys)
382                         begin
383        1/1                  if (res_n = '0') then
384        1/1                      ssp_delay_shadowed &lt;= (others =&gt; '0');
385        1/1                      trv_delay_shadowed &lt;= (others =&gt; '0');
386                     
387                             elsif (rising_edge(clk_sys)) then
388        1/1                      if (ssp_shadow_ce = '1') then
389        1/1                          ssp_delay_shadowed &lt;= ssp_delay_saturated;
390        1/1                          trv_delay_shadowed &lt;= trv_delay_ctr_q;
</pre>
<hr>
<a name="inst_tag_368_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod141.html#inst_tag_368" >TB_TOP_CTU_CAN_FD.DUT.BUS_SAMPLING_INST.TRV_DELAY_MEASUREMENT_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>29</td><td>28</td><td>96.55</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>29</td><td>28</td><td>96.55</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       253
 EXPRESSION (TRAN_DELAY_MEAS = '0')
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       254
 EXPRESSION (EDGE_TX_VALID = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       255
 EXPRESSION (EDGE_RX_VALID = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       275
 EXPRESSION ((TRAN_DELAY_MEAS = '1') AND (EDGE_TX_VALID = '1'))
            -------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       275
 SUB-EXPRESSION ((TRAN_DELAY_MEAS = '1') AND (EDGE_TX_VALID = '1'))
                 -----------1-----------     ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       305
 EXPRESSION (TRV_DELAY_CTR_Q = C_TRV_DEL_SAT)
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       363
 EXPRESSION (SSP_DELAY_RAW(G_SSP_POS_WIDTH) = '1')
            -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       400
 EXPRESSION ((TRV_MEAS_PROGRESS_DEL = '1') AND (TRV_MEAS_PROGRESS_Q = '0'))
            -------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       400
 SUB-EXPRESSION ((TRV_MEAS_PROGRESS_DEL = '1') AND (TRV_MEAS_PROGRESS_Q = '0'))
                 --------------1--------------     -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 EXPRESSION ((MR_SSP_CFG_SSP_SRC = SSP_SRC_MEAS_N_OFFSET) AND (TRAN_DELAY_MEAS = '1'))
             ----------------------1---------------------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       428
 EXPRESSION ((MR_SSP_CFG_SSP_SRC = SSP_SRC_OFFSET) AND (TRAN_DELAY_MEAS = '1'))
             ------------------1------------------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       431
 EXPRESSION ((MR_SSP_CFG_SSP_SRC = SSP_SRC_NO_SSP) AND (TRAN_DELAY_MEAS = '1'))
             ------------------1------------------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_368_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod141.html#inst_tag_368" >TB_TOP_CTU_CAN_FD.DUT.BUS_SAMPLING_INST.TRV_DELAY_MEASUREMENT_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">21</td>
<td class="rt">91.30 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">179</td>
<td class="rt">98.35 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">90</td>
<td class="rt">98.90 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">89</td>
<td class="rt">97.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">62</td>
<td class="rt">62</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">31</td>
<td class="rt">31</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">31</td>
<td class="rt">31</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">13</td>
<td class="rt">11</td>
<td class="rt">84.62 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">120</td>
<td class="rt">117</td>
<td class="rt">97.50 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">60</td>
<td class="rt">59</td>
<td class="rt">98.33 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">60</td>
<td class="rt">58</td>
<td class="rt">96.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SCAN_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EDGE_TX_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>EDGE_RX_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRAN_DELAY_MEAS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SSP_CFG_SSP_OFFSET[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SSP_CFG_SSP_SRC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRV_DELAY_SHADOWED[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SSP_DELAY_SHADOWED[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>TRV_MEAS_PROGRESS_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_MEAS_PROGRESS_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_MEAS_PROGRESS_DEL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_DELAY_CTR_Q[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_DELAY_CTR_D[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_DELAY_CTR_ADD[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_DELAY_CTR_Q_PADDED[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_DELAY_CTR_Q_PADDED[8:7]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
</tr><tr>
<td>TRV_DELAY_CTR_RST_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_DELAY_CTR_RST_Q_SCAN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SSP_SHADOW_CE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SSP_DELAY_RAW[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SSP_DELAY_RAW[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SSP_DELAY_SATURATED[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_DELAY_SUM[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRV_DELAY_SUM[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_368_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod141.html#inst_tag_368" >TB_TOP_CTU_CAN_FD.DUT.BUS_SAMPLING_INST.TRV_DELAY_MEASUREMENT_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">23</td>
<td class="rt">22</td>
<td class="rt">95.65 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">253</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">263</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">275</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">305</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">314</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">363</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">383</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">400</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
253            trv_meas_progress_d <= '0' when (tran_delay_meas = '0') else
                                          <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
254                                   '1' when (edge_tx_valid = '1') else
                                          <font color = "green">-2-</font>  
           <font color = "green">                           ==></font>
255                                   '0' when (edge_rx_valid = '1') else
                                          <font color = "green">-3-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263                if (res_n = '0') then
                   <font color = "green">-1-</font>  
264                    trv_meas_progress_q     <= '0';
           <font color = "green">            ==></font>
265                    trv_meas_progress_del   <= '0';
266                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
267                    trv_meas_progress_q     <= trv_meas_progress_d;
           <font color = "green">            ==></font>
268                    trv_meas_progress_del   <= trv_meas_progress_q;
269                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
275            trv_delay_ctr_rst_d <= '0' when (tran_delay_meas = '1' and edge_tx_valid = '1')
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
305            trv_delay_ctr_d <= C_TRV_DEL_SAT when (trv_delay_ctr_q = C_TRV_DEL_SAT)
                                                <font color = "green">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
314                if (trv_delay_ctr_rst_q_scan = '0') then
                   <font color = "green">-1-</font>  
315                    trv_delay_ctr_q(0) <= '1';
           <font color = "green">            ==></font>
316                    trv_delay_ctr_q(G_TRV_CTR_WIDTH - 1 downto 1) <= (others => '0');
317        
318                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
319        
320                    -- Increment the counter if the measurement is in progress
321                    if (trv_meas_progress_q = '1') then
                       <font color = "green">-3-</font>  
322                        trv_delay_ctr_q <= trv_delay_ctr_d;
           <font color = "green">                ==></font>
323                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
324                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
363                        C_SSP_SAT_LVL_VECT when (ssp_delay_raw(G_SSP_POS_WIDTH) = '1') else
                                              <font color = "red">-1-</font>  
                                              <font color = "red">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
383                if (res_n = '0') then
                   <font color = "green">-1-</font>  
384                    ssp_delay_shadowed <= (others => '0');
           <font color = "green">            ==></font>
385                    trv_delay_shadowed <= (others => '0');
386        
387                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
388                    if (ssp_shadow_ce = '1') then
                       <font color = "green">-3-</font>  
389                        ssp_delay_shadowed <= ssp_delay_saturated;
           <font color = "green">                ==></font>
390                        trv_delay_shadowed <= trv_delay_ctr_q;
391                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
392                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
400            ssp_shadow_ce <= '1' when (trv_meas_progress_del = '1') and (trv_meas_progress_q = '0')
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_368">
    <li>
      <a href="#inst_tag_368_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_368_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_368_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_368_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_CTU_CAN_FD_RTL.TRV_DELAY_MEASUREMENT RTL">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
