vendor_name = ModelSim
source_file = 1, C:/Users/admin/Desktop/Acads/trial/mux_eight_v2.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/mux_four_v2.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/mux_two_v2.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/mux_four.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/full_adder.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/sixteen_bit_adder.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/one_bit_reg.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/sixteen_bit_reg.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/alu.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/sign_extend.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/register_bank.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/ram.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/mux_eight.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/mux_two.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/eq_check.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/bit_shift.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/data_path.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/control_path.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/iitb_risc.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/admin/Desktop/Acads/trial/db/mux.cbx.xml
design_name = hard_block
design_name = iitb_risc
instance = comp, \clk~input\, clk~input, iitb_risc, 1
instance = comp, \reset~input\, reset~input, iitb_risc, 1
