#pragma once
#include "units/unit-tp.hpp"

namespace Arches { namespace Units { namespace TRaX {

class UnitTP : public Arches::Units::UnitTP
{
public:
	UnitTP(Units::UnitTP::Configuration config) : Units::UnitTP(config) {}

private:
	uint8_t _check_dependancies(uint thread_id) override
	{
		ThreadData& thread = _thread_data[thread_id];
		const ISA::RISCV::Instruction& instr = thread.instr;
		const ISA::RISCV::InstructionInfo& instr_info = thread.instr_info;

		uint8_t* float_regs_pending = thread.float_regs_pending;
		if(instr_info.instr_type == ISA::RISCV::InstrType::CUSTOM1) //BOX ISECT
		{
			for(uint i = 0; i < (sizeof(rtm::AABB) + sizeof(rtm::Ray)) / sizeof(float); ++i)
				if(float_regs_pending[i])
					return float_regs_pending[i];

			if(float_regs_pending[instr.rd])
				return float_regs_pending[instr.rd];
		}
		else if(instr_info.instr_type == ISA::RISCV::InstrType::CUSTOM2) //TRI ISECT
		{
			for(uint i = 0; i < (sizeof(rtm::Triangle) + sizeof(rtm::Ray) + sizeof(rtm::Hit)) / sizeof(float); ++i)
				if(float_regs_pending[i])
					return float_regs_pending[i];
		}
		else if(instr_info.instr_type == ISA::RISCV::InstrType::CUSTOM3) //SAMPLE2D
		{
			for(uint i = 0; i < 3; ++i)
				if(float_regs_pending[instr.rs1 + i])
					return float_regs_pending[instr.rs1 + i];

			for(uint i = 0; i < 4; ++i)
				if(float_regs_pending[instr.rd + i])
					return float_regs_pending[instr.rd + i];
		}
		else if(instr_info.instr_type == ISA::RISCV::InstrType::CUSTOM4) //BARYINT3
		{
			const uint num_regs = (sizeof(rtm::vec3) * 3 + sizeof(rtm::vec2)) / sizeof(float);

			for(uint i = 0; i < num_regs; ++i)
				if(float_regs_pending[i])
					return float_regs_pending[i];
		}
		else if(instr_info.instr_type == ISA::RISCV::InstrType::CUSTOM7) //TRACE RAY
		{
			for(uint i = 0; i < sizeof(rtm::Ray) / sizeof(float); ++i)
				if(float_regs_pending[instr.rs1 + i])
					return float_regs_pending[instr.rs1 + i];

			for(uint i = 0; i < sizeof(rtm::Hit) / sizeof(float); ++i)
				if(float_regs_pending[instr.rd + i])
					return float_regs_pending[instr.rd + i];
		}
		else return Units::UnitTP::_check_dependancies(thread_id);

		return 0;
	}

	void _set_dependancies(uint thread_id) override
	{
		ThreadData& thread = _thread_data[thread_id];
		const ISA::RISCV::Instruction& instr = thread.instr;
		const ISA::RISCV::InstructionInfo& instr_info = thread.instr_info;

		uint8_t* float_regs_pending = thread.float_regs_pending;
		if(instr_info.instr_type == ISA::RISCV::InstrType::CUSTOM1) //BOX ISECT
		{
			float_regs_pending[instr.rd] = (uint8_t)ISA::RISCV::InstrType::CUSTOM1;
		}
		else if(instr_info.instr_type == ISA::RISCV::InstrType::CUSTOM2) //TRI ISECT
		{
			//for(uint i = 0; i < sizeof(rtm::Hit) / sizeof(float); ++i)
			//	float_regs_pending[instr.rd + i] = (uint8_t)ISA::RISCV::InstrType::CUSTOM2;
			float_regs_pending[instr.rd] = (uint8_t)ISA::RISCV::InstrType::CUSTOM2;
		}
		else if(instr_info.instr_type == ISA::RISCV::InstrType::CUSTOM7) //TRACE RAY
		{
			for(uint i = 0; i < sizeof(rtm::Hit) / sizeof(float); ++i)
				float_regs_pending[instr.rd + i] = (uint8_t)ISA::RISCV::InstrType::CUSTOM7;
		}

		else Units::UnitTP::_set_dependancies(thread_id);
	}
};

}}}