-- VHDL netlist generated by SCUBA ispLever_v81_SP1_Build (36)
-- Module  Version: 3.5
--C:\Programme\ispTOOLS8_1\ispfpga\bin\nt\scuba.exe -w -lang vhdl -synth synplify -bus_exp 7 -bb -arch mg5a00 -type sspram -addr_width 8 -num_rows 240 -data_width 36 -outData REGISTERED -e 

-- Sat Jan 22 19:39:13 2011

library IEEE;
use IEEE.std_logic_1164.all;
-- synopsys translate_off
library xp2;
use xp2.components.all;
-- synopsys translate_on

entity DRAM is
    port (
        Address: in  std_logic_vector(7 downto 0); 
        Data: in  std_logic_vector(35 downto 0); 
        Clock: in  std_logic; 
        WE: in  std_logic; 
        ClockEn: in  std_logic; 
        Reset: in  std_logic; 
        Q: out  std_logic_vector(35 downto 0));
end DRAM;

architecture Structure of DRAM is

    -- internal signal declarations
    signal func_and_inet: std_logic;
    signal func_and_inet_1: std_logic;
    signal func_and_inet_2: std_logic;
    signal func_and_inet_3: std_logic;
    signal func_and_inet_4: std_logic;
    signal func_and_inet_5: std_logic;
    signal func_and_inet_6: std_logic;
    signal addr7_inv: std_logic;
    signal func_and_inet_7: std_logic;
    signal func_and_inet_8: std_logic;
    signal func_and_inet_9: std_logic;
    signal func_and_inet_10: std_logic;
    signal addr6_inv: std_logic;
    signal func_and_inet_11: std_logic;
    signal func_and_inet_12: std_logic;
    signal addr5_inv: std_logic;
    signal func_and_inet_13: std_logic;
    signal addr4_inv: std_logic;
    signal scuba_vhi: std_logic;
    signal func_and_inet_14: std_logic;
    signal dataout35_ffin: std_logic;
    signal dataout34_ffin: std_logic;
    signal dataout33_ffin: std_logic;
    signal dataout32_ffin: std_logic;
    signal dataout31_ffin: std_logic;
    signal dataout30_ffin: std_logic;
    signal dataout29_ffin: std_logic;
    signal dataout28_ffin: std_logic;
    signal dataout27_ffin: std_logic;
    signal dataout26_ffin: std_logic;
    signal dataout25_ffin: std_logic;
    signal dataout24_ffin: std_logic;
    signal dataout23_ffin: std_logic;
    signal dataout22_ffin: std_logic;
    signal dataout21_ffin: std_logic;
    signal dataout20_ffin: std_logic;
    signal dataout19_ffin: std_logic;
    signal dataout18_ffin: std_logic;
    signal dataout17_ffin: std_logic;
    signal dataout16_ffin: std_logic;
    signal dataout15_ffin: std_logic;
    signal dataout14_ffin: std_logic;
    signal dataout13_ffin: std_logic;
    signal dataout12_ffin: std_logic;
    signal dataout11_ffin: std_logic;
    signal dataout10_ffin: std_logic;
    signal dataout9_ffin: std_logic;
    signal dataout8_ffin: std_logic;
    signal dataout7_ffin: std_logic;
    signal dataout6_ffin: std_logic;
    signal dataout5_ffin: std_logic;
    signal dataout4_ffin: std_logic;
    signal dataout3_ffin: std_logic;
    signal dataout2_ffin: std_logic;
    signal dataout1_ffin: std_logic;
    signal dataout0_ffin: std_logic;
    signal scuba_vlo: std_logic;
    signal mdL0_0_35: std_logic;
    signal mdL0_0_34: std_logic;
    signal mdL0_0_33: std_logic;
    signal mdL0_0_32: std_logic;
    signal mdL0_0_31: std_logic;
    signal mdL0_0_30: std_logic;
    signal mdL0_0_29: std_logic;
    signal mdL0_0_28: std_logic;
    signal mdL0_0_27: std_logic;
    signal mdL0_0_26: std_logic;
    signal mdL0_0_25: std_logic;
    signal mdL0_0_24: std_logic;
    signal mdL0_0_23: std_logic;
    signal mdL0_0_22: std_logic;
    signal mdL0_0_21: std_logic;
    signal mdL0_0_20: std_logic;
    signal mdL0_0_19: std_logic;
    signal mdL0_0_18: std_logic;
    signal mdL0_0_17: std_logic;
    signal mdL0_0_16: std_logic;
    signal mdL0_0_15: std_logic;
    signal mdL0_0_14: std_logic;
    signal mdL0_0_13: std_logic;
    signal mdL0_0_12: std_logic;
    signal mdL0_0_11: std_logic;
    signal mdL0_0_10: std_logic;
    signal mdL0_0_9: std_logic;
    signal mdL0_0_8: std_logic;
    signal mdL0_0_7: std_logic;
    signal mdL0_0_6: std_logic;
    signal mdL0_0_5: std_logic;
    signal mdL0_0_4: std_logic;
    signal mdL0_0_3: std_logic;
    signal mdL0_0_2: std_logic;
    signal mdL0_0_1: std_logic;
    signal mdL0_0_0: std_logic;
    signal dec0_wre3: std_logic;
    signal mdL0_1_35: std_logic;
    signal mdL0_1_34: std_logic;
    signal mdL0_1_33: std_logic;
    signal mdL0_1_32: std_logic;
    signal mdL0_1_31: std_logic;
    signal mdL0_1_30: std_logic;
    signal mdL0_1_29: std_logic;
    signal mdL0_1_28: std_logic;
    signal mdL0_1_27: std_logic;
    signal mdL0_1_26: std_logic;
    signal mdL0_1_25: std_logic;
    signal mdL0_1_24: std_logic;
    signal mdL0_1_23: std_logic;
    signal mdL0_1_22: std_logic;
    signal mdL0_1_21: std_logic;
    signal mdL0_1_20: std_logic;
    signal mdL0_1_19: std_logic;
    signal mdL0_1_18: std_logic;
    signal mdL0_1_17: std_logic;
    signal mdL0_1_16: std_logic;
    signal mdL0_1_15: std_logic;
    signal mdL0_1_14: std_logic;
    signal mdL0_1_13: std_logic;
    signal mdL0_1_12: std_logic;
    signal mdL0_1_11: std_logic;
    signal mdL0_1_10: std_logic;
    signal mdL0_1_9: std_logic;
    signal mdL0_1_8: std_logic;
    signal mdL0_1_7: std_logic;
    signal mdL0_1_6: std_logic;
    signal mdL0_1_5: std_logic;
    signal mdL0_1_4: std_logic;
    signal mdL0_1_3: std_logic;
    signal mdL0_1_2: std_logic;
    signal mdL0_1_1: std_logic;
    signal mdL0_1_0: std_logic;
    signal dec1_wre7: std_logic;
    signal mdL0_2_35: std_logic;
    signal mdL0_2_34: std_logic;
    signal mdL0_2_33: std_logic;
    signal mdL0_2_32: std_logic;
    signal mdL0_2_31: std_logic;
    signal mdL0_2_30: std_logic;
    signal mdL0_2_29: std_logic;
    signal mdL0_2_28: std_logic;
    signal mdL0_2_27: std_logic;
    signal mdL0_2_26: std_logic;
    signal mdL0_2_25: std_logic;
    signal mdL0_2_24: std_logic;
    signal mdL0_2_23: std_logic;
    signal mdL0_2_22: std_logic;
    signal mdL0_2_21: std_logic;
    signal mdL0_2_20: std_logic;
    signal mdL0_2_19: std_logic;
    signal mdL0_2_18: std_logic;
    signal mdL0_2_17: std_logic;
    signal mdL0_2_16: std_logic;
    signal mdL0_2_15: std_logic;
    signal mdL0_2_14: std_logic;
    signal mdL0_2_13: std_logic;
    signal mdL0_2_12: std_logic;
    signal mdL0_2_11: std_logic;
    signal mdL0_2_10: std_logic;
    signal mdL0_2_9: std_logic;
    signal mdL0_2_8: std_logic;
    signal mdL0_2_7: std_logic;
    signal mdL0_2_6: std_logic;
    signal mdL0_2_5: std_logic;
    signal mdL0_2_4: std_logic;
    signal mdL0_2_3: std_logic;
    signal mdL0_2_2: std_logic;
    signal mdL0_2_1: std_logic;
    signal mdL0_2_0: std_logic;
    signal dec2_wre11: std_logic;
    signal mdL0_3_35: std_logic;
    signal mdL0_3_34: std_logic;
    signal mdL0_3_33: std_logic;
    signal mdL0_3_32: std_logic;
    signal mdL0_3_31: std_logic;
    signal mdL0_3_30: std_logic;
    signal mdL0_3_29: std_logic;
    signal mdL0_3_28: std_logic;
    signal mdL0_3_27: std_logic;
    signal mdL0_3_26: std_logic;
    signal mdL0_3_25: std_logic;
    signal mdL0_3_24: std_logic;
    signal mdL0_3_23: std_logic;
    signal mdL0_3_22: std_logic;
    signal mdL0_3_21: std_logic;
    signal mdL0_3_20: std_logic;
    signal mdL0_3_19: std_logic;
    signal mdL0_3_18: std_logic;
    signal mdL0_3_17: std_logic;
    signal mdL0_3_16: std_logic;
    signal mdL0_3_15: std_logic;
    signal mdL0_3_14: std_logic;
    signal mdL0_3_13: std_logic;
    signal mdL0_3_12: std_logic;
    signal mdL0_3_11: std_logic;
    signal mdL0_3_10: std_logic;
    signal mdL0_3_9: std_logic;
    signal mdL0_3_8: std_logic;
    signal mdL0_3_7: std_logic;
    signal mdL0_3_6: std_logic;
    signal mdL0_3_5: std_logic;
    signal mdL0_3_4: std_logic;
    signal mdL0_3_3: std_logic;
    signal mdL0_3_2: std_logic;
    signal mdL0_3_1: std_logic;
    signal mdL0_3_0: std_logic;
    signal dec3_wre15: std_logic;
    signal mdL0_4_35: std_logic;
    signal mdL0_4_34: std_logic;
    signal mdL0_4_33: std_logic;
    signal mdL0_4_32: std_logic;
    signal mdL0_4_31: std_logic;
    signal mdL0_4_30: std_logic;
    signal mdL0_4_29: std_logic;
    signal mdL0_4_28: std_logic;
    signal mdL0_4_27: std_logic;
    signal mdL0_4_26: std_logic;
    signal mdL0_4_25: std_logic;
    signal mdL0_4_24: std_logic;
    signal mdL0_4_23: std_logic;
    signal mdL0_4_22: std_logic;
    signal mdL0_4_21: std_logic;
    signal mdL0_4_20: std_logic;
    signal mdL0_4_19: std_logic;
    signal mdL0_4_18: std_logic;
    signal mdL0_4_17: std_logic;
    signal mdL0_4_16: std_logic;
    signal mdL0_4_15: std_logic;
    signal mdL0_4_14: std_logic;
    signal mdL0_4_13: std_logic;
    signal mdL0_4_12: std_logic;
    signal mdL0_4_11: std_logic;
    signal mdL0_4_10: std_logic;
    signal mdL0_4_9: std_logic;
    signal mdL0_4_8: std_logic;
    signal mdL0_4_7: std_logic;
    signal mdL0_4_6: std_logic;
    signal mdL0_4_5: std_logic;
    signal mdL0_4_4: std_logic;
    signal mdL0_4_3: std_logic;
    signal mdL0_4_2: std_logic;
    signal mdL0_4_1: std_logic;
    signal mdL0_4_0: std_logic;
    signal dec4_wre19: std_logic;
    signal mdL0_5_35: std_logic;
    signal mdL0_5_34: std_logic;
    signal mdL0_5_33: std_logic;
    signal mdL0_5_32: std_logic;
    signal mdL0_5_31: std_logic;
    signal mdL0_5_30: std_logic;
    signal mdL0_5_29: std_logic;
    signal mdL0_5_28: std_logic;
    signal mdL0_5_27: std_logic;
    signal mdL0_5_26: std_logic;
    signal mdL0_5_25: std_logic;
    signal mdL0_5_24: std_logic;
    signal mdL0_5_23: std_logic;
    signal mdL0_5_22: std_logic;
    signal mdL0_5_21: std_logic;
    signal mdL0_5_20: std_logic;
    signal mdL0_5_19: std_logic;
    signal mdL0_5_18: std_logic;
    signal mdL0_5_17: std_logic;
    signal mdL0_5_16: std_logic;
    signal mdL0_5_15: std_logic;
    signal mdL0_5_14: std_logic;
    signal mdL0_5_13: std_logic;
    signal mdL0_5_12: std_logic;
    signal mdL0_5_11: std_logic;
    signal mdL0_5_10: std_logic;
    signal mdL0_5_9: std_logic;
    signal mdL0_5_8: std_logic;
    signal mdL0_5_7: std_logic;
    signal mdL0_5_6: std_logic;
    signal mdL0_5_5: std_logic;
    signal mdL0_5_4: std_logic;
    signal mdL0_5_3: std_logic;
    signal mdL0_5_2: std_logic;
    signal mdL0_5_1: std_logic;
    signal mdL0_5_0: std_logic;
    signal dec5_wre23: std_logic;
    signal mdL0_6_35: std_logic;
    signal mdL0_6_34: std_logic;
    signal mdL0_6_33: std_logic;
    signal mdL0_6_32: std_logic;
    signal mdL0_6_31: std_logic;
    signal mdL0_6_30: std_logic;
    signal mdL0_6_29: std_logic;
    signal mdL0_6_28: std_logic;
    signal mdL0_6_27: std_logic;
    signal mdL0_6_26: std_logic;
    signal mdL0_6_25: std_logic;
    signal mdL0_6_24: std_logic;
    signal mdL0_6_23: std_logic;
    signal mdL0_6_22: std_logic;
    signal mdL0_6_21: std_logic;
    signal mdL0_6_20: std_logic;
    signal mdL0_6_19: std_logic;
    signal mdL0_6_18: std_logic;
    signal mdL0_6_17: std_logic;
    signal mdL0_6_16: std_logic;
    signal mdL0_6_15: std_logic;
    signal mdL0_6_14: std_logic;
    signal mdL0_6_13: std_logic;
    signal mdL0_6_12: std_logic;
    signal mdL0_6_11: std_logic;
    signal mdL0_6_10: std_logic;
    signal mdL0_6_9: std_logic;
    signal mdL0_6_8: std_logic;
    signal mdL0_6_7: std_logic;
    signal mdL0_6_6: std_logic;
    signal mdL0_6_5: std_logic;
    signal mdL0_6_4: std_logic;
    signal mdL0_6_3: std_logic;
    signal mdL0_6_2: std_logic;
    signal mdL0_6_1: std_logic;
    signal mdL0_6_0: std_logic;
    signal dec6_wre27: std_logic;
    signal mdL0_7_35: std_logic;
    signal mdL0_7_34: std_logic;
    signal mdL0_7_33: std_logic;
    signal mdL0_7_32: std_logic;
    signal mdL0_7_31: std_logic;
    signal mdL0_7_30: std_logic;
    signal mdL0_7_29: std_logic;
    signal mdL0_7_28: std_logic;
    signal mdL0_7_27: std_logic;
    signal mdL0_7_26: std_logic;
    signal mdL0_7_25: std_logic;
    signal mdL0_7_24: std_logic;
    signal mdL0_7_23: std_logic;
    signal mdL0_7_22: std_logic;
    signal mdL0_7_21: std_logic;
    signal mdL0_7_20: std_logic;
    signal mdL0_7_19: std_logic;
    signal mdL0_7_18: std_logic;
    signal mdL0_7_17: std_logic;
    signal mdL0_7_16: std_logic;
    signal mdL0_7_15: std_logic;
    signal mdL0_7_14: std_logic;
    signal mdL0_7_13: std_logic;
    signal mdL0_7_12: std_logic;
    signal mdL0_7_11: std_logic;
    signal mdL0_7_10: std_logic;
    signal mdL0_7_9: std_logic;
    signal mdL0_7_8: std_logic;
    signal mdL0_7_7: std_logic;
    signal mdL0_7_6: std_logic;
    signal mdL0_7_5: std_logic;
    signal mdL0_7_4: std_logic;
    signal mdL0_7_3: std_logic;
    signal mdL0_7_2: std_logic;
    signal mdL0_7_1: std_logic;
    signal mdL0_7_0: std_logic;
    signal dec7_wre31: std_logic;
    signal mdL0_8_35: std_logic;
    signal mdL0_8_34: std_logic;
    signal mdL0_8_33: std_logic;
    signal mdL0_8_32: std_logic;
    signal mdL0_8_31: std_logic;
    signal mdL0_8_30: std_logic;
    signal mdL0_8_29: std_logic;
    signal mdL0_8_28: std_logic;
    signal mdL0_8_27: std_logic;
    signal mdL0_8_26: std_logic;
    signal mdL0_8_25: std_logic;
    signal mdL0_8_24: std_logic;
    signal mdL0_8_23: std_logic;
    signal mdL0_8_22: std_logic;
    signal mdL0_8_21: std_logic;
    signal mdL0_8_20: std_logic;
    signal mdL0_8_19: std_logic;
    signal mdL0_8_18: std_logic;
    signal mdL0_8_17: std_logic;
    signal mdL0_8_16: std_logic;
    signal mdL0_8_15: std_logic;
    signal mdL0_8_14: std_logic;
    signal mdL0_8_13: std_logic;
    signal mdL0_8_12: std_logic;
    signal mdL0_8_11: std_logic;
    signal mdL0_8_10: std_logic;
    signal mdL0_8_9: std_logic;
    signal mdL0_8_8: std_logic;
    signal mdL0_8_7: std_logic;
    signal mdL0_8_6: std_logic;
    signal mdL0_8_5: std_logic;
    signal mdL0_8_4: std_logic;
    signal mdL0_8_3: std_logic;
    signal mdL0_8_2: std_logic;
    signal mdL0_8_1: std_logic;
    signal mdL0_8_0: std_logic;
    signal dec8_wre35: std_logic;
    signal mdL0_9_35: std_logic;
    signal mdL0_9_34: std_logic;
    signal mdL0_9_33: std_logic;
    signal mdL0_9_32: std_logic;
    signal mdL0_9_31: std_logic;
    signal mdL0_9_30: std_logic;
    signal mdL0_9_29: std_logic;
    signal mdL0_9_28: std_logic;
    signal mdL0_9_27: std_logic;
    signal mdL0_9_26: std_logic;
    signal mdL0_9_25: std_logic;
    signal mdL0_9_24: std_logic;
    signal mdL0_9_23: std_logic;
    signal mdL0_9_22: std_logic;
    signal mdL0_9_21: std_logic;
    signal mdL0_9_20: std_logic;
    signal mdL0_9_19: std_logic;
    signal mdL0_9_18: std_logic;
    signal mdL0_9_17: std_logic;
    signal mdL0_9_16: std_logic;
    signal mdL0_9_15: std_logic;
    signal mdL0_9_14: std_logic;
    signal mdL0_9_13: std_logic;
    signal mdL0_9_12: std_logic;
    signal mdL0_9_11: std_logic;
    signal mdL0_9_10: std_logic;
    signal mdL0_9_9: std_logic;
    signal mdL0_9_8: std_logic;
    signal mdL0_9_7: std_logic;
    signal mdL0_9_6: std_logic;
    signal mdL0_9_5: std_logic;
    signal mdL0_9_4: std_logic;
    signal mdL0_9_3: std_logic;
    signal mdL0_9_2: std_logic;
    signal mdL0_9_1: std_logic;
    signal mdL0_9_0: std_logic;
    signal dec9_wre39: std_logic;
    signal mdL0_10_35: std_logic;
    signal mdL0_10_34: std_logic;
    signal mdL0_10_33: std_logic;
    signal mdL0_10_32: std_logic;
    signal mdL0_10_31: std_logic;
    signal mdL0_10_30: std_logic;
    signal mdL0_10_29: std_logic;
    signal mdL0_10_28: std_logic;
    signal mdL0_10_27: std_logic;
    signal mdL0_10_26: std_logic;
    signal mdL0_10_25: std_logic;
    signal mdL0_10_24: std_logic;
    signal mdL0_10_23: std_logic;
    signal mdL0_10_22: std_logic;
    signal mdL0_10_21: std_logic;
    signal mdL0_10_20: std_logic;
    signal mdL0_10_19: std_logic;
    signal mdL0_10_18: std_logic;
    signal mdL0_10_17: std_logic;
    signal mdL0_10_16: std_logic;
    signal mdL0_10_15: std_logic;
    signal mdL0_10_14: std_logic;
    signal mdL0_10_13: std_logic;
    signal mdL0_10_12: std_logic;
    signal mdL0_10_11: std_logic;
    signal mdL0_10_10: std_logic;
    signal mdL0_10_9: std_logic;
    signal mdL0_10_8: std_logic;
    signal mdL0_10_7: std_logic;
    signal mdL0_10_6: std_logic;
    signal mdL0_10_5: std_logic;
    signal mdL0_10_4: std_logic;
    signal mdL0_10_3: std_logic;
    signal mdL0_10_2: std_logic;
    signal mdL0_10_1: std_logic;
    signal mdL0_10_0: std_logic;
    signal dec10_wre43: std_logic;
    signal mdL0_11_35: std_logic;
    signal mdL0_11_34: std_logic;
    signal mdL0_11_33: std_logic;
    signal mdL0_11_32: std_logic;
    signal mdL0_11_31: std_logic;
    signal mdL0_11_30: std_logic;
    signal mdL0_11_29: std_logic;
    signal mdL0_11_28: std_logic;
    signal mdL0_11_27: std_logic;
    signal mdL0_11_26: std_logic;
    signal mdL0_11_25: std_logic;
    signal mdL0_11_24: std_logic;
    signal mdL0_11_23: std_logic;
    signal mdL0_11_22: std_logic;
    signal mdL0_11_21: std_logic;
    signal mdL0_11_20: std_logic;
    signal mdL0_11_19: std_logic;
    signal mdL0_11_18: std_logic;
    signal mdL0_11_17: std_logic;
    signal mdL0_11_16: std_logic;
    signal mdL0_11_15: std_logic;
    signal mdL0_11_14: std_logic;
    signal mdL0_11_13: std_logic;
    signal mdL0_11_12: std_logic;
    signal mdL0_11_11: std_logic;
    signal mdL0_11_10: std_logic;
    signal mdL0_11_9: std_logic;
    signal mdL0_11_8: std_logic;
    signal mdL0_11_7: std_logic;
    signal mdL0_11_6: std_logic;
    signal mdL0_11_5: std_logic;
    signal mdL0_11_4: std_logic;
    signal mdL0_11_3: std_logic;
    signal mdL0_11_2: std_logic;
    signal mdL0_11_1: std_logic;
    signal mdL0_11_0: std_logic;
    signal dec11_wre47: std_logic;
    signal mdL0_12_35: std_logic;
    signal mdL0_12_34: std_logic;
    signal mdL0_12_33: std_logic;
    signal mdL0_12_32: std_logic;
    signal mdL0_12_31: std_logic;
    signal mdL0_12_30: std_logic;
    signal mdL0_12_29: std_logic;
    signal mdL0_12_28: std_logic;
    signal mdL0_12_27: std_logic;
    signal mdL0_12_26: std_logic;
    signal mdL0_12_25: std_logic;
    signal mdL0_12_24: std_logic;
    signal mdL0_12_23: std_logic;
    signal mdL0_12_22: std_logic;
    signal mdL0_12_21: std_logic;
    signal mdL0_12_20: std_logic;
    signal mdL0_12_19: std_logic;
    signal mdL0_12_18: std_logic;
    signal mdL0_12_17: std_logic;
    signal mdL0_12_16: std_logic;
    signal mdL0_12_15: std_logic;
    signal mdL0_12_14: std_logic;
    signal mdL0_12_13: std_logic;
    signal mdL0_12_12: std_logic;
    signal mdL0_12_11: std_logic;
    signal mdL0_12_10: std_logic;
    signal mdL0_12_9: std_logic;
    signal mdL0_12_8: std_logic;
    signal mdL0_12_7: std_logic;
    signal mdL0_12_6: std_logic;
    signal mdL0_12_5: std_logic;
    signal mdL0_12_4: std_logic;
    signal mdL0_12_3: std_logic;
    signal mdL0_12_2: std_logic;
    signal mdL0_12_1: std_logic;
    signal mdL0_12_0: std_logic;
    signal dec12_wre51: std_logic;
    signal mdL0_13_35: std_logic;
    signal mdL0_13_34: std_logic;
    signal mdL0_13_33: std_logic;
    signal mdL0_13_32: std_logic;
    signal mdL0_13_31: std_logic;
    signal mdL0_13_30: std_logic;
    signal mdL0_13_29: std_logic;
    signal mdL0_13_28: std_logic;
    signal mdL0_13_27: std_logic;
    signal mdL0_13_26: std_logic;
    signal mdL0_13_25: std_logic;
    signal mdL0_13_24: std_logic;
    signal mdL0_13_23: std_logic;
    signal mdL0_13_22: std_logic;
    signal mdL0_13_21: std_logic;
    signal mdL0_13_20: std_logic;
    signal mdL0_13_19: std_logic;
    signal mdL0_13_18: std_logic;
    signal mdL0_13_17: std_logic;
    signal mdL0_13_16: std_logic;
    signal mdL0_13_15: std_logic;
    signal mdL0_13_14: std_logic;
    signal mdL0_13_13: std_logic;
    signal mdL0_13_12: std_logic;
    signal mdL0_13_11: std_logic;
    signal mdL0_13_10: std_logic;
    signal mdL0_13_9: std_logic;
    signal mdL0_13_8: std_logic;
    signal mdL0_13_7: std_logic;
    signal mdL0_13_6: std_logic;
    signal mdL0_13_5: std_logic;
    signal mdL0_13_4: std_logic;
    signal mdL0_13_3: std_logic;
    signal mdL0_13_2: std_logic;
    signal mdL0_13_1: std_logic;
    signal mdL0_13_0: std_logic;
    signal dec13_wre55: std_logic;
    signal mdL0_14_35: std_logic;
    signal mdL0_14_34: std_logic;
    signal mdL0_14_33: std_logic;
    signal mdL0_14_32: std_logic;
    signal mdL0_14_31: std_logic;
    signal mdL0_14_30: std_logic;
    signal mdL0_14_29: std_logic;
    signal mdL0_14_28: std_logic;
    signal mdL0_14_27: std_logic;
    signal mdL0_14_26: std_logic;
    signal mdL0_14_25: std_logic;
    signal mdL0_14_24: std_logic;
    signal mdL0_14_23: std_logic;
    signal mdL0_14_22: std_logic;
    signal mdL0_14_21: std_logic;
    signal mdL0_14_20: std_logic;
    signal mdL0_14_19: std_logic;
    signal mdL0_14_18: std_logic;
    signal mdL0_14_17: std_logic;
    signal mdL0_14_16: std_logic;
    signal mdL0_14_15: std_logic;
    signal mdL0_14_14: std_logic;
    signal mdL0_14_13: std_logic;
    signal mdL0_14_12: std_logic;
    signal mdL0_14_11: std_logic;
    signal mdL0_14_10: std_logic;
    signal mdL0_14_9: std_logic;
    signal mdL0_14_8: std_logic;
    signal mdL0_14_7: std_logic;
    signal mdL0_14_6: std_logic;
    signal mdL0_14_5: std_logic;
    signal mdL0_14_4: std_logic;
    signal mdL0_14_3: std_logic;
    signal mdL0_14_2: std_logic;
    signal mdL0_14_1: std_logic;
    signal mdL0_14_0: std_logic;
    signal dec14_wre59: std_logic;

    -- local component declarations
    component FD1P3DX
    -- synopsys translate_off
        generic (GSR : in String);
    -- synopsys translate_on
        port (D: in  std_logic; SP: in  std_logic; CK: in  std_logic; 
            CD: in  std_logic; Q: out  std_logic);
    end component;
    component INV
        port (A: in  std_logic; Z: out  std_logic);
    end component;
    component MUX161
        port (D0: in  std_logic; D1: in  std_logic; D2: in  std_logic; 
            D3: in  std_logic; D4: in  std_logic; D5: in  std_logic; 
            D6: in  std_logic; D7: in  std_logic; D8: in  std_logic; 
            D9: in  std_logic; D10: in  std_logic; D11: in  std_logic; 
            D12: in  std_logic; D13: in  std_logic; D14: in  std_logic; 
            D15: in  std_logic; SD1: in  std_logic; SD2: in  std_logic; 
            SD3: in  std_logic; SD4: in  std_logic; Z: out  std_logic);
    end component;
    component ROM16X1
    -- synopsys translate_off
        generic (initval : in String);
    -- synopsys translate_on
        port (AD3: in  std_logic; AD2: in  std_logic; AD1: in  std_logic; 
            AD0: in  std_logic; DO0: out  std_logic);
    end component;
    component SPR16X4B
    -- synopsys translate_off
        generic (INITVAL : in String);
    -- synopsys translate_on
        port (DI0: in  std_logic; DI1: in  std_logic; DI2: in  std_logic; 
            DI3: in  std_logic; CK: in  std_logic; WRE: in  std_logic; 
            AD0: in  std_logic; AD1: in  std_logic; AD2: in  std_logic; 
            AD3: in  std_logic; DO0: out  std_logic; DO1: out  std_logic; 
            DO2: out  std_logic; DO3: out  std_logic);
    end component;
    component VHI
        port (Z: out  std_logic);
    end component;
    component VLO
        port (Z: out  std_logic);
    end component;
    attribute GSR : string; 
    attribute MEM_INIT_FILE : string; 
    attribute MEM_LPC_FILE : string; 
    attribute COMP : string; 
    attribute initval : string; 
    attribute initval of LUT4_29 : label is "0x8000";
    attribute initval of LUT4_28 : label is "0x8000";
    attribute initval of LUT4_27 : label is "0x8000";
    attribute initval of LUT4_26 : label is "0x8000";
    attribute initval of LUT4_25 : label is "0x8000";
    attribute initval of LUT4_24 : label is "0x8000";
    attribute initval of LUT4_23 : label is "0x8000";
    attribute initval of LUT4_22 : label is "0x8000";
    attribute initval of LUT4_21 : label is "0x8000";
    attribute initval of LUT4_20 : label is "0x8000";
    attribute initval of LUT4_19 : label is "0x8000";
    attribute initval of LUT4_18 : label is "0x8000";
    attribute initval of LUT4_17 : label is "0x8000";
    attribute initval of LUT4_16 : label is "0x8000";
    attribute initval of LUT4_15 : label is "0x8000";
    attribute initval of LUT4_14 : label is "0x8000";
    attribute initval of LUT4_13 : label is "0x8000";
    attribute initval of LUT4_12 : label is "0x8000";
    attribute initval of LUT4_11 : label is "0x8000";
    attribute initval of LUT4_10 : label is "0x8000";
    attribute initval of LUT4_9 : label is "0x8000";
    attribute initval of LUT4_8 : label is "0x8000";
    attribute initval of LUT4_7 : label is "0x8000";
    attribute initval of LUT4_6 : label is "0x8000";
    attribute initval of LUT4_5 : label is "0x8000";
    attribute initval of LUT4_4 : label is "0x8000";
    attribute initval of LUT4_3 : label is "0x8000";
    attribute initval of LUT4_2 : label is "0x8000";
    attribute initval of LUT4_1 : label is "0x8000";
    attribute initval of LUT4_0 : label is "0x8000";
    attribute GSR of FF_35 : label is "ENABLED";
    attribute GSR of FF_34 : label is "ENABLED";
    attribute GSR of FF_33 : label is "ENABLED";
    attribute GSR of FF_32 : label is "ENABLED";
    attribute GSR of FF_31 : label is "ENABLED";
    attribute GSR of FF_30 : label is "ENABLED";
    attribute GSR of FF_29 : label is "ENABLED";
    attribute GSR of FF_28 : label is "ENABLED";
    attribute GSR of FF_27 : label is "ENABLED";
    attribute GSR of FF_26 : label is "ENABLED";
    attribute GSR of FF_25 : label is "ENABLED";
    attribute GSR of FF_24 : label is "ENABLED";
    attribute GSR of FF_23 : label is "ENABLED";
    attribute GSR of FF_22 : label is "ENABLED";
    attribute GSR of FF_21 : label is "ENABLED";
    attribute GSR of FF_20 : label is "ENABLED";
    attribute GSR of FF_19 : label is "ENABLED";
    attribute GSR of FF_18 : label is "ENABLED";
    attribute GSR of FF_17 : label is "ENABLED";
    attribute GSR of FF_16 : label is "ENABLED";
    attribute GSR of FF_15 : label is "ENABLED";
    attribute GSR of FF_14 : label is "ENABLED";
    attribute GSR of FF_13 : label is "ENABLED";
    attribute GSR of FF_12 : label is "ENABLED";
    attribute GSR of FF_11 : label is "ENABLED";
    attribute GSR of FF_10 : label is "ENABLED";
    attribute GSR of FF_9 : label is "ENABLED";
    attribute GSR of FF_8 : label is "ENABLED";
    attribute GSR of FF_7 : label is "ENABLED";
    attribute GSR of FF_6 : label is "ENABLED";
    attribute GSR of FF_5 : label is "ENABLED";
    attribute GSR of FF_4 : label is "ENABLED";
    attribute GSR of FF_3 : label is "ENABLED";
    attribute GSR of FF_2 : label is "ENABLED";
    attribute GSR of FF_1 : label is "ENABLED";
    attribute GSR of FF_0 : label is "ENABLED";
    attribute MEM_INIT_FILE of mem_0_0 : label is "(0-15)(0-3)";
    attribute MEM_LPC_FILE of mem_0_0 : label is "DRAM.lpc";
    attribute COMP of mem_0_0 : label is "mem_0_0";
    attribute initval of mem_0_0 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_0_1 : label is "(0-15)(4-7)";
    attribute MEM_LPC_FILE of mem_0_1 : label is "DRAM.lpc";
    attribute COMP of mem_0_1 : label is "mem_0_1";
    attribute initval of mem_0_1 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_0_2 : label is "(0-15)(8-11)";
    attribute MEM_LPC_FILE of mem_0_2 : label is "DRAM.lpc";
    attribute COMP of mem_0_2 : label is "mem_0_2";
    attribute initval of mem_0_2 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_0_3 : label is "(0-15)(12-15)";
    attribute MEM_LPC_FILE of mem_0_3 : label is "DRAM.lpc";
    attribute COMP of mem_0_3 : label is "mem_0_3";
    attribute initval of mem_0_3 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_0_4 : label is "(0-15)(16-19)";
    attribute MEM_LPC_FILE of mem_0_4 : label is "DRAM.lpc";
    attribute COMP of mem_0_4 : label is "mem_0_4";
    attribute initval of mem_0_4 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_0_5 : label is "(0-15)(20-23)";
    attribute MEM_LPC_FILE of mem_0_5 : label is "DRAM.lpc";
    attribute COMP of mem_0_5 : label is "mem_0_5";
    attribute initval of mem_0_5 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_0_6 : label is "(0-15)(24-27)";
    attribute MEM_LPC_FILE of mem_0_6 : label is "DRAM.lpc";
    attribute COMP of mem_0_6 : label is "mem_0_6";
    attribute initval of mem_0_6 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_0_7 : label is "(0-15)(28-31)";
    attribute MEM_LPC_FILE of mem_0_7 : label is "DRAM.lpc";
    attribute COMP of mem_0_7 : label is "mem_0_7";
    attribute initval of mem_0_7 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_0_8 : label is "(0-15)(32-35)";
    attribute MEM_LPC_FILE of mem_0_8 : label is "DRAM.lpc";
    attribute COMP of mem_0_8 : label is "mem_0_8";
    attribute initval of mem_0_8 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_1_0 : label is "(16-31)(0-3)";
    attribute MEM_LPC_FILE of mem_1_0 : label is "DRAM.lpc";
    attribute COMP of mem_1_0 : label is "mem_1_0";
    attribute initval of mem_1_0 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_1_1 : label is "(16-31)(4-7)";
    attribute MEM_LPC_FILE of mem_1_1 : label is "DRAM.lpc";
    attribute COMP of mem_1_1 : label is "mem_1_1";
    attribute initval of mem_1_1 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_1_2 : label is "(16-31)(8-11)";
    attribute MEM_LPC_FILE of mem_1_2 : label is "DRAM.lpc";
    attribute COMP of mem_1_2 : label is "mem_1_2";
    attribute initval of mem_1_2 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_1_3 : label is "(16-31)(12-15)";
    attribute MEM_LPC_FILE of mem_1_3 : label is "DRAM.lpc";
    attribute COMP of mem_1_3 : label is "mem_1_3";
    attribute initval of mem_1_3 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_1_4 : label is "(16-31)(16-19)";
    attribute MEM_LPC_FILE of mem_1_4 : label is "DRAM.lpc";
    attribute COMP of mem_1_4 : label is "mem_1_4";
    attribute initval of mem_1_4 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_1_5 : label is "(16-31)(20-23)";
    attribute MEM_LPC_FILE of mem_1_5 : label is "DRAM.lpc";
    attribute COMP of mem_1_5 : label is "mem_1_5";
    attribute initval of mem_1_5 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_1_6 : label is "(16-31)(24-27)";
    attribute MEM_LPC_FILE of mem_1_6 : label is "DRAM.lpc";
    attribute COMP of mem_1_6 : label is "mem_1_6";
    attribute initval of mem_1_6 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_1_7 : label is "(16-31)(28-31)";
    attribute MEM_LPC_FILE of mem_1_7 : label is "DRAM.lpc";
    attribute COMP of mem_1_7 : label is "mem_1_7";
    attribute initval of mem_1_7 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_1_8 : label is "(16-31)(32-35)";
    attribute MEM_LPC_FILE of mem_1_8 : label is "DRAM.lpc";
    attribute COMP of mem_1_8 : label is "mem_1_8";
    attribute initval of mem_1_8 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_2_0 : label is "(32-47)(0-3)";
    attribute MEM_LPC_FILE of mem_2_0 : label is "DRAM.lpc";
    attribute COMP of mem_2_0 : label is "mem_2_0";
    attribute initval of mem_2_0 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_2_1 : label is "(32-47)(4-7)";
    attribute MEM_LPC_FILE of mem_2_1 : label is "DRAM.lpc";
    attribute COMP of mem_2_1 : label is "mem_2_1";
    attribute initval of mem_2_1 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_2_2 : label is "(32-47)(8-11)";
    attribute MEM_LPC_FILE of mem_2_2 : label is "DRAM.lpc";
    attribute COMP of mem_2_2 : label is "mem_2_2";
    attribute initval of mem_2_2 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_2_3 : label is "(32-47)(12-15)";
    attribute MEM_LPC_FILE of mem_2_3 : label is "DRAM.lpc";
    attribute COMP of mem_2_3 : label is "mem_2_3";
    attribute initval of mem_2_3 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_2_4 : label is "(32-47)(16-19)";
    attribute MEM_LPC_FILE of mem_2_4 : label is "DRAM.lpc";
    attribute COMP of mem_2_4 : label is "mem_2_4";
    attribute initval of mem_2_4 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_2_5 : label is "(32-47)(20-23)";
    attribute MEM_LPC_FILE of mem_2_5 : label is "DRAM.lpc";
    attribute COMP of mem_2_5 : label is "mem_2_5";
    attribute initval of mem_2_5 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_2_6 : label is "(32-47)(24-27)";
    attribute MEM_LPC_FILE of mem_2_6 : label is "DRAM.lpc";
    attribute COMP of mem_2_6 : label is "mem_2_6";
    attribute initval of mem_2_6 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_2_7 : label is "(32-47)(28-31)";
    attribute MEM_LPC_FILE of mem_2_7 : label is "DRAM.lpc";
    attribute COMP of mem_2_7 : label is "mem_2_7";
    attribute initval of mem_2_7 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_2_8 : label is "(32-47)(32-35)";
    attribute MEM_LPC_FILE of mem_2_8 : label is "DRAM.lpc";
    attribute COMP of mem_2_8 : label is "mem_2_8";
    attribute initval of mem_2_8 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_3_0 : label is "(48-63)(0-3)";
    attribute MEM_LPC_FILE of mem_3_0 : label is "DRAM.lpc";
    attribute COMP of mem_3_0 : label is "mem_3_0";
    attribute initval of mem_3_0 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_3_1 : label is "(48-63)(4-7)";
    attribute MEM_LPC_FILE of mem_3_1 : label is "DRAM.lpc";
    attribute COMP of mem_3_1 : label is "mem_3_1";
    attribute initval of mem_3_1 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_3_2 : label is "(48-63)(8-11)";
    attribute MEM_LPC_FILE of mem_3_2 : label is "DRAM.lpc";
    attribute COMP of mem_3_2 : label is "mem_3_2";
    attribute initval of mem_3_2 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_3_3 : label is "(48-63)(12-15)";
    attribute MEM_LPC_FILE of mem_3_3 : label is "DRAM.lpc";
    attribute COMP of mem_3_3 : label is "mem_3_3";
    attribute initval of mem_3_3 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_3_4 : label is "(48-63)(16-19)";
    attribute MEM_LPC_FILE of mem_3_4 : label is "DRAM.lpc";
    attribute COMP of mem_3_4 : label is "mem_3_4";
    attribute initval of mem_3_4 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_3_5 : label is "(48-63)(20-23)";
    attribute MEM_LPC_FILE of mem_3_5 : label is "DRAM.lpc";
    attribute COMP of mem_3_5 : label is "mem_3_5";
    attribute initval of mem_3_5 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_3_6 : label is "(48-63)(24-27)";
    attribute MEM_LPC_FILE of mem_3_6 : label is "DRAM.lpc";
    attribute COMP of mem_3_6 : label is "mem_3_6";
    attribute initval of mem_3_6 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_3_7 : label is "(48-63)(28-31)";
    attribute MEM_LPC_FILE of mem_3_7 : label is "DRAM.lpc";
    attribute COMP of mem_3_7 : label is "mem_3_7";
    attribute initval of mem_3_7 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_3_8 : label is "(48-63)(32-35)";
    attribute MEM_LPC_FILE of mem_3_8 : label is "DRAM.lpc";
    attribute COMP of mem_3_8 : label is "mem_3_8";
    attribute initval of mem_3_8 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_4_0 : label is "(64-79)(0-3)";
    attribute MEM_LPC_FILE of mem_4_0 : label is "DRAM.lpc";
    attribute COMP of mem_4_0 : label is "mem_4_0";
    attribute initval of mem_4_0 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_4_1 : label is "(64-79)(4-7)";
    attribute MEM_LPC_FILE of mem_4_1 : label is "DRAM.lpc";
    attribute COMP of mem_4_1 : label is "mem_4_1";
    attribute initval of mem_4_1 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_4_2 : label is "(64-79)(8-11)";
    attribute MEM_LPC_FILE of mem_4_2 : label is "DRAM.lpc";
    attribute COMP of mem_4_2 : label is "mem_4_2";
    attribute initval of mem_4_2 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_4_3 : label is "(64-79)(12-15)";
    attribute MEM_LPC_FILE of mem_4_3 : label is "DRAM.lpc";
    attribute COMP of mem_4_3 : label is "mem_4_3";
    attribute initval of mem_4_3 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_4_4 : label is "(64-79)(16-19)";
    attribute MEM_LPC_FILE of mem_4_4 : label is "DRAM.lpc";
    attribute COMP of mem_4_4 : label is "mem_4_4";
    attribute initval of mem_4_4 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_4_5 : label is "(64-79)(20-23)";
    attribute MEM_LPC_FILE of mem_4_5 : label is "DRAM.lpc";
    attribute COMP of mem_4_5 : label is "mem_4_5";
    attribute initval of mem_4_5 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_4_6 : label is "(64-79)(24-27)";
    attribute MEM_LPC_FILE of mem_4_6 : label is "DRAM.lpc";
    attribute COMP of mem_4_6 : label is "mem_4_6";
    attribute initval of mem_4_6 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_4_7 : label is "(64-79)(28-31)";
    attribute MEM_LPC_FILE of mem_4_7 : label is "DRAM.lpc";
    attribute COMP of mem_4_7 : label is "mem_4_7";
    attribute initval of mem_4_7 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_4_8 : label is "(64-79)(32-35)";
    attribute MEM_LPC_FILE of mem_4_8 : label is "DRAM.lpc";
    attribute COMP of mem_4_8 : label is "mem_4_8";
    attribute initval of mem_4_8 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_5_0 : label is "(80-95)(0-3)";
    attribute MEM_LPC_FILE of mem_5_0 : label is "DRAM.lpc";
    attribute COMP of mem_5_0 : label is "mem_5_0";
    attribute initval of mem_5_0 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_5_1 : label is "(80-95)(4-7)";
    attribute MEM_LPC_FILE of mem_5_1 : label is "DRAM.lpc";
    attribute COMP of mem_5_1 : label is "mem_5_1";
    attribute initval of mem_5_1 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_5_2 : label is "(80-95)(8-11)";
    attribute MEM_LPC_FILE of mem_5_2 : label is "DRAM.lpc";
    attribute COMP of mem_5_2 : label is "mem_5_2";
    attribute initval of mem_5_2 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_5_3 : label is "(80-95)(12-15)";
    attribute MEM_LPC_FILE of mem_5_3 : label is "DRAM.lpc";
    attribute COMP of mem_5_3 : label is "mem_5_3";
    attribute initval of mem_5_3 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_5_4 : label is "(80-95)(16-19)";
    attribute MEM_LPC_FILE of mem_5_4 : label is "DRAM.lpc";
    attribute COMP of mem_5_4 : label is "mem_5_4";
    attribute initval of mem_5_4 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_5_5 : label is "(80-95)(20-23)";
    attribute MEM_LPC_FILE of mem_5_5 : label is "DRAM.lpc";
    attribute COMP of mem_5_5 : label is "mem_5_5";
    attribute initval of mem_5_5 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_5_6 : label is "(80-95)(24-27)";
    attribute MEM_LPC_FILE of mem_5_6 : label is "DRAM.lpc";
    attribute COMP of mem_5_6 : label is "mem_5_6";
    attribute initval of mem_5_6 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_5_7 : label is "(80-95)(28-31)";
    attribute MEM_LPC_FILE of mem_5_7 : label is "DRAM.lpc";
    attribute COMP of mem_5_7 : label is "mem_5_7";
    attribute initval of mem_5_7 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_5_8 : label is "(80-95)(32-35)";
    attribute MEM_LPC_FILE of mem_5_8 : label is "DRAM.lpc";
    attribute COMP of mem_5_8 : label is "mem_5_8";
    attribute initval of mem_5_8 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_6_0 : label is "(96-111)(0-3)";
    attribute MEM_LPC_FILE of mem_6_0 : label is "DRAM.lpc";
    attribute COMP of mem_6_0 : label is "mem_6_0";
    attribute initval of mem_6_0 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_6_1 : label is "(96-111)(4-7)";
    attribute MEM_LPC_FILE of mem_6_1 : label is "DRAM.lpc";
    attribute COMP of mem_6_1 : label is "mem_6_1";
    attribute initval of mem_6_1 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_6_2 : label is "(96-111)(8-11)";
    attribute MEM_LPC_FILE of mem_6_2 : label is "DRAM.lpc";
    attribute COMP of mem_6_2 : label is "mem_6_2";
    attribute initval of mem_6_2 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_6_3 : label is "(96-111)(12-15)";
    attribute MEM_LPC_FILE of mem_6_3 : label is "DRAM.lpc";
    attribute COMP of mem_6_3 : label is "mem_6_3";
    attribute initval of mem_6_3 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_6_4 : label is "(96-111)(16-19)";
    attribute MEM_LPC_FILE of mem_6_4 : label is "DRAM.lpc";
    attribute COMP of mem_6_4 : label is "mem_6_4";
    attribute initval of mem_6_4 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_6_5 : label is "(96-111)(20-23)";
    attribute MEM_LPC_FILE of mem_6_5 : label is "DRAM.lpc";
    attribute COMP of mem_6_5 : label is "mem_6_5";
    attribute initval of mem_6_5 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_6_6 : label is "(96-111)(24-27)";
    attribute MEM_LPC_FILE of mem_6_6 : label is "DRAM.lpc";
    attribute COMP of mem_6_6 : label is "mem_6_6";
    attribute initval of mem_6_6 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_6_7 : label is "(96-111)(28-31)";
    attribute MEM_LPC_FILE of mem_6_7 : label is "DRAM.lpc";
    attribute COMP of mem_6_7 : label is "mem_6_7";
    attribute initval of mem_6_7 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_6_8 : label is "(96-111)(32-35)";
    attribute MEM_LPC_FILE of mem_6_8 : label is "DRAM.lpc";
    attribute COMP of mem_6_8 : label is "mem_6_8";
    attribute initval of mem_6_8 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_7_0 : label is "(112-127)(0-3)";
    attribute MEM_LPC_FILE of mem_7_0 : label is "DRAM.lpc";
    attribute COMP of mem_7_0 : label is "mem_7_0";
    attribute initval of mem_7_0 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_7_1 : label is "(112-127)(4-7)";
    attribute MEM_LPC_FILE of mem_7_1 : label is "DRAM.lpc";
    attribute COMP of mem_7_1 : label is "mem_7_1";
    attribute initval of mem_7_1 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_7_2 : label is "(112-127)(8-11)";
    attribute MEM_LPC_FILE of mem_7_2 : label is "DRAM.lpc";
    attribute COMP of mem_7_2 : label is "mem_7_2";
    attribute initval of mem_7_2 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_7_3 : label is "(112-127)(12-15)";
    attribute MEM_LPC_FILE of mem_7_3 : label is "DRAM.lpc";
    attribute COMP of mem_7_3 : label is "mem_7_3";
    attribute initval of mem_7_3 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_7_4 : label is "(112-127)(16-19)";
    attribute MEM_LPC_FILE of mem_7_4 : label is "DRAM.lpc";
    attribute COMP of mem_7_4 : label is "mem_7_4";
    attribute initval of mem_7_4 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_7_5 : label is "(112-127)(20-23)";
    attribute MEM_LPC_FILE of mem_7_5 : label is "DRAM.lpc";
    attribute COMP of mem_7_5 : label is "mem_7_5";
    attribute initval of mem_7_5 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_7_6 : label is "(112-127)(24-27)";
    attribute MEM_LPC_FILE of mem_7_6 : label is "DRAM.lpc";
    attribute COMP of mem_7_6 : label is "mem_7_6";
    attribute initval of mem_7_6 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_7_7 : label is "(112-127)(28-31)";
    attribute MEM_LPC_FILE of mem_7_7 : label is "DRAM.lpc";
    attribute COMP of mem_7_7 : label is "mem_7_7";
    attribute initval of mem_7_7 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_7_8 : label is "(112-127)(32-35)";
    attribute MEM_LPC_FILE of mem_7_8 : label is "DRAM.lpc";
    attribute COMP of mem_7_8 : label is "mem_7_8";
    attribute initval of mem_7_8 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_8_0 : label is "(128-143)(0-3)";
    attribute MEM_LPC_FILE of mem_8_0 : label is "DRAM.lpc";
    attribute COMP of mem_8_0 : label is "mem_8_0";
    attribute initval of mem_8_0 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_8_1 : label is "(128-143)(4-7)";
    attribute MEM_LPC_FILE of mem_8_1 : label is "DRAM.lpc";
    attribute COMP of mem_8_1 : label is "mem_8_1";
    attribute initval of mem_8_1 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_8_2 : label is "(128-143)(8-11)";
    attribute MEM_LPC_FILE of mem_8_2 : label is "DRAM.lpc";
    attribute COMP of mem_8_2 : label is "mem_8_2";
    attribute initval of mem_8_2 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_8_3 : label is "(128-143)(12-15)";
    attribute MEM_LPC_FILE of mem_8_3 : label is "DRAM.lpc";
    attribute COMP of mem_8_3 : label is "mem_8_3";
    attribute initval of mem_8_3 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_8_4 : label is "(128-143)(16-19)";
    attribute MEM_LPC_FILE of mem_8_4 : label is "DRAM.lpc";
    attribute COMP of mem_8_4 : label is "mem_8_4";
    attribute initval of mem_8_4 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_8_5 : label is "(128-143)(20-23)";
    attribute MEM_LPC_FILE of mem_8_5 : label is "DRAM.lpc";
    attribute COMP of mem_8_5 : label is "mem_8_5";
    attribute initval of mem_8_5 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_8_6 : label is "(128-143)(24-27)";
    attribute MEM_LPC_FILE of mem_8_6 : label is "DRAM.lpc";
    attribute COMP of mem_8_6 : label is "mem_8_6";
    attribute initval of mem_8_6 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_8_7 : label is "(128-143)(28-31)";
    attribute MEM_LPC_FILE of mem_8_7 : label is "DRAM.lpc";
    attribute COMP of mem_8_7 : label is "mem_8_7";
    attribute initval of mem_8_7 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_8_8 : label is "(128-143)(32-35)";
    attribute MEM_LPC_FILE of mem_8_8 : label is "DRAM.lpc";
    attribute COMP of mem_8_8 : label is "mem_8_8";
    attribute initval of mem_8_8 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_9_0 : label is "(144-159)(0-3)";
    attribute MEM_LPC_FILE of mem_9_0 : label is "DRAM.lpc";
    attribute COMP of mem_9_0 : label is "mem_9_0";
    attribute initval of mem_9_0 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_9_1 : label is "(144-159)(4-7)";
    attribute MEM_LPC_FILE of mem_9_1 : label is "DRAM.lpc";
    attribute COMP of mem_9_1 : label is "mem_9_1";
    attribute initval of mem_9_1 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_9_2 : label is "(144-159)(8-11)";
    attribute MEM_LPC_FILE of mem_9_2 : label is "DRAM.lpc";
    attribute COMP of mem_9_2 : label is "mem_9_2";
    attribute initval of mem_9_2 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_9_3 : label is "(144-159)(12-15)";
    attribute MEM_LPC_FILE of mem_9_3 : label is "DRAM.lpc";
    attribute COMP of mem_9_3 : label is "mem_9_3";
    attribute initval of mem_9_3 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_9_4 : label is "(144-159)(16-19)";
    attribute MEM_LPC_FILE of mem_9_4 : label is "DRAM.lpc";
    attribute COMP of mem_9_4 : label is "mem_9_4";
    attribute initval of mem_9_4 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_9_5 : label is "(144-159)(20-23)";
    attribute MEM_LPC_FILE of mem_9_5 : label is "DRAM.lpc";
    attribute COMP of mem_9_5 : label is "mem_9_5";
    attribute initval of mem_9_5 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_9_6 : label is "(144-159)(24-27)";
    attribute MEM_LPC_FILE of mem_9_6 : label is "DRAM.lpc";
    attribute COMP of mem_9_6 : label is "mem_9_6";
    attribute initval of mem_9_6 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_9_7 : label is "(144-159)(28-31)";
    attribute MEM_LPC_FILE of mem_9_7 : label is "DRAM.lpc";
    attribute COMP of mem_9_7 : label is "mem_9_7";
    attribute initval of mem_9_7 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_9_8 : label is "(144-159)(32-35)";
    attribute MEM_LPC_FILE of mem_9_8 : label is "DRAM.lpc";
    attribute COMP of mem_9_8 : label is "mem_9_8";
    attribute initval of mem_9_8 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_10_0 : label is "(160-175)(0-3)";
    attribute MEM_LPC_FILE of mem_10_0 : label is "DRAM.lpc";
    attribute COMP of mem_10_0 : label is "mem_10_0";
    attribute initval of mem_10_0 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_10_1 : label is "(160-175)(4-7)";
    attribute MEM_LPC_FILE of mem_10_1 : label is "DRAM.lpc";
    attribute COMP of mem_10_1 : label is "mem_10_1";
    attribute initval of mem_10_1 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_10_2 : label is "(160-175)(8-11)";
    attribute MEM_LPC_FILE of mem_10_2 : label is "DRAM.lpc";
    attribute COMP of mem_10_2 : label is "mem_10_2";
    attribute initval of mem_10_2 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_10_3 : label is "(160-175)(12-15)";
    attribute MEM_LPC_FILE of mem_10_3 : label is "DRAM.lpc";
    attribute COMP of mem_10_3 : label is "mem_10_3";
    attribute initval of mem_10_3 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_10_4 : label is "(160-175)(16-19)";
    attribute MEM_LPC_FILE of mem_10_4 : label is "DRAM.lpc";
    attribute COMP of mem_10_4 : label is "mem_10_4";
    attribute initval of mem_10_4 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_10_5 : label is "(160-175)(20-23)";
    attribute MEM_LPC_FILE of mem_10_5 : label is "DRAM.lpc";
    attribute COMP of mem_10_5 : label is "mem_10_5";
    attribute initval of mem_10_5 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_10_6 : label is "(160-175)(24-27)";
    attribute MEM_LPC_FILE of mem_10_6 : label is "DRAM.lpc";
    attribute COMP of mem_10_6 : label is "mem_10_6";
    attribute initval of mem_10_6 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_10_7 : label is "(160-175)(28-31)";
    attribute MEM_LPC_FILE of mem_10_7 : label is "DRAM.lpc";
    attribute COMP of mem_10_7 : label is "mem_10_7";
    attribute initval of mem_10_7 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_10_8 : label is "(160-175)(32-35)";
    attribute MEM_LPC_FILE of mem_10_8 : label is "DRAM.lpc";
    attribute COMP of mem_10_8 : label is "mem_10_8";
    attribute initval of mem_10_8 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_11_0 : label is "(176-191)(0-3)";
    attribute MEM_LPC_FILE of mem_11_0 : label is "DRAM.lpc";
    attribute COMP of mem_11_0 : label is "mem_11_0";
    attribute initval of mem_11_0 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_11_1 : label is "(176-191)(4-7)";
    attribute MEM_LPC_FILE of mem_11_1 : label is "DRAM.lpc";
    attribute COMP of mem_11_1 : label is "mem_11_1";
    attribute initval of mem_11_1 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_11_2 : label is "(176-191)(8-11)";
    attribute MEM_LPC_FILE of mem_11_2 : label is "DRAM.lpc";
    attribute COMP of mem_11_2 : label is "mem_11_2";
    attribute initval of mem_11_2 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_11_3 : label is "(176-191)(12-15)";
    attribute MEM_LPC_FILE of mem_11_3 : label is "DRAM.lpc";
    attribute COMP of mem_11_3 : label is "mem_11_3";
    attribute initval of mem_11_3 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_11_4 : label is "(176-191)(16-19)";
    attribute MEM_LPC_FILE of mem_11_4 : label is "DRAM.lpc";
    attribute COMP of mem_11_4 : label is "mem_11_4";
    attribute initval of mem_11_4 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_11_5 : label is "(176-191)(20-23)";
    attribute MEM_LPC_FILE of mem_11_5 : label is "DRAM.lpc";
    attribute COMP of mem_11_5 : label is "mem_11_5";
    attribute initval of mem_11_5 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_11_6 : label is "(176-191)(24-27)";
    attribute MEM_LPC_FILE of mem_11_6 : label is "DRAM.lpc";
    attribute COMP of mem_11_6 : label is "mem_11_6";
    attribute initval of mem_11_6 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_11_7 : label is "(176-191)(28-31)";
    attribute MEM_LPC_FILE of mem_11_7 : label is "DRAM.lpc";
    attribute COMP of mem_11_7 : label is "mem_11_7";
    attribute initval of mem_11_7 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_11_8 : label is "(176-191)(32-35)";
    attribute MEM_LPC_FILE of mem_11_8 : label is "DRAM.lpc";
    attribute COMP of mem_11_8 : label is "mem_11_8";
    attribute initval of mem_11_8 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_12_0 : label is "(192-207)(0-3)";
    attribute MEM_LPC_FILE of mem_12_0 : label is "DRAM.lpc";
    attribute COMP of mem_12_0 : label is "mem_12_0";
    attribute initval of mem_12_0 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_12_1 : label is "(192-207)(4-7)";
    attribute MEM_LPC_FILE of mem_12_1 : label is "DRAM.lpc";
    attribute COMP of mem_12_1 : label is "mem_12_1";
    attribute initval of mem_12_1 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_12_2 : label is "(192-207)(8-11)";
    attribute MEM_LPC_FILE of mem_12_2 : label is "DRAM.lpc";
    attribute COMP of mem_12_2 : label is "mem_12_2";
    attribute initval of mem_12_2 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_12_3 : label is "(192-207)(12-15)";
    attribute MEM_LPC_FILE of mem_12_3 : label is "DRAM.lpc";
    attribute COMP of mem_12_3 : label is "mem_12_3";
    attribute initval of mem_12_3 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_12_4 : label is "(192-207)(16-19)";
    attribute MEM_LPC_FILE of mem_12_4 : label is "DRAM.lpc";
    attribute COMP of mem_12_4 : label is "mem_12_4";
    attribute initval of mem_12_4 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_12_5 : label is "(192-207)(20-23)";
    attribute MEM_LPC_FILE of mem_12_5 : label is "DRAM.lpc";
    attribute COMP of mem_12_5 : label is "mem_12_5";
    attribute initval of mem_12_5 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_12_6 : label is "(192-207)(24-27)";
    attribute MEM_LPC_FILE of mem_12_6 : label is "DRAM.lpc";
    attribute COMP of mem_12_6 : label is "mem_12_6";
    attribute initval of mem_12_6 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_12_7 : label is "(192-207)(28-31)";
    attribute MEM_LPC_FILE of mem_12_7 : label is "DRAM.lpc";
    attribute COMP of mem_12_7 : label is "mem_12_7";
    attribute initval of mem_12_7 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_12_8 : label is "(192-207)(32-35)";
    attribute MEM_LPC_FILE of mem_12_8 : label is "DRAM.lpc";
    attribute COMP of mem_12_8 : label is "mem_12_8";
    attribute initval of mem_12_8 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_13_0 : label is "(208-223)(0-3)";
    attribute MEM_LPC_FILE of mem_13_0 : label is "DRAM.lpc";
    attribute COMP of mem_13_0 : label is "mem_13_0";
    attribute initval of mem_13_0 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_13_1 : label is "(208-223)(4-7)";
    attribute MEM_LPC_FILE of mem_13_1 : label is "DRAM.lpc";
    attribute COMP of mem_13_1 : label is "mem_13_1";
    attribute initval of mem_13_1 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_13_2 : label is "(208-223)(8-11)";
    attribute MEM_LPC_FILE of mem_13_2 : label is "DRAM.lpc";
    attribute COMP of mem_13_2 : label is "mem_13_2";
    attribute initval of mem_13_2 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_13_3 : label is "(208-223)(12-15)";
    attribute MEM_LPC_FILE of mem_13_3 : label is "DRAM.lpc";
    attribute COMP of mem_13_3 : label is "mem_13_3";
    attribute initval of mem_13_3 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_13_4 : label is "(208-223)(16-19)";
    attribute MEM_LPC_FILE of mem_13_4 : label is "DRAM.lpc";
    attribute COMP of mem_13_4 : label is "mem_13_4";
    attribute initval of mem_13_4 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_13_5 : label is "(208-223)(20-23)";
    attribute MEM_LPC_FILE of mem_13_5 : label is "DRAM.lpc";
    attribute COMP of mem_13_5 : label is "mem_13_5";
    attribute initval of mem_13_5 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_13_6 : label is "(208-223)(24-27)";
    attribute MEM_LPC_FILE of mem_13_6 : label is "DRAM.lpc";
    attribute COMP of mem_13_6 : label is "mem_13_6";
    attribute initval of mem_13_6 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_13_7 : label is "(208-223)(28-31)";
    attribute MEM_LPC_FILE of mem_13_7 : label is "DRAM.lpc";
    attribute COMP of mem_13_7 : label is "mem_13_7";
    attribute initval of mem_13_7 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_13_8 : label is "(208-223)(32-35)";
    attribute MEM_LPC_FILE of mem_13_8 : label is "DRAM.lpc";
    attribute COMP of mem_13_8 : label is "mem_13_8";
    attribute initval of mem_13_8 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_14_0 : label is "(224-239)(0-3)";
    attribute MEM_LPC_FILE of mem_14_0 : label is "DRAM.lpc";
    attribute COMP of mem_14_0 : label is "mem_14_0";
    attribute initval of mem_14_0 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_14_1 : label is "(224-239)(4-7)";
    attribute MEM_LPC_FILE of mem_14_1 : label is "DRAM.lpc";
    attribute COMP of mem_14_1 : label is "mem_14_1";
    attribute initval of mem_14_1 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_14_2 : label is "(224-239)(8-11)";
    attribute MEM_LPC_FILE of mem_14_2 : label is "DRAM.lpc";
    attribute COMP of mem_14_2 : label is "mem_14_2";
    attribute initval of mem_14_2 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_14_3 : label is "(224-239)(12-15)";
    attribute MEM_LPC_FILE of mem_14_3 : label is "DRAM.lpc";
    attribute COMP of mem_14_3 : label is "mem_14_3";
    attribute initval of mem_14_3 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_14_4 : label is "(224-239)(16-19)";
    attribute MEM_LPC_FILE of mem_14_4 : label is "DRAM.lpc";
    attribute COMP of mem_14_4 : label is "mem_14_4";
    attribute initval of mem_14_4 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_14_5 : label is "(224-239)(20-23)";
    attribute MEM_LPC_FILE of mem_14_5 : label is "DRAM.lpc";
    attribute COMP of mem_14_5 : label is "mem_14_5";
    attribute initval of mem_14_5 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_14_6 : label is "(224-239)(24-27)";
    attribute MEM_LPC_FILE of mem_14_6 : label is "DRAM.lpc";
    attribute COMP of mem_14_6 : label is "mem_14_6";
    attribute initval of mem_14_6 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_14_7 : label is "(224-239)(28-31)";
    attribute MEM_LPC_FILE of mem_14_7 : label is "DRAM.lpc";
    attribute COMP of mem_14_7 : label is "mem_14_7";
    attribute initval of mem_14_7 : label is "0x0000000000000000";
    attribute MEM_INIT_FILE of mem_14_8 : label is "(224-239)(32-35)";
    attribute MEM_LPC_FILE of mem_14_8 : label is "DRAM.lpc";
    attribute COMP of mem_14_8 : label is "mem_14_8";
    attribute initval of mem_14_8 : label is "0x0000000000000000";

begin
    -- component instantiation statements
    INV_3: INV
        port map (A=>Address(4), Z=>addr4_inv);

    INV_2: INV
        port map (A=>Address(5), Z=>addr5_inv);

    INV_1: INV
        port map (A=>Address(6), Z=>addr6_inv);

    INV_0: INV
        port map (A=>Address(7), Z=>addr7_inv);

    LUT4_29: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>WE, AD2=>ClockEn, AD1=>addr4_inv, AD0=>addr5_inv, 
            DO0=>func_and_inet);

    LUT4_28: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>func_and_inet, AD2=>addr6_inv, AD1=>addr7_inv, 
            AD0=>scuba_vhi, DO0=>dec0_wre3);

    LUT4_27: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>WE, AD2=>ClockEn, AD1=>Address(4), AD0=>addr5_inv, 
            DO0=>func_and_inet_1);

    LUT4_26: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>func_and_inet_1, AD2=>addr6_inv, AD1=>addr7_inv, 
            AD0=>scuba_vhi, DO0=>dec1_wre7);

    LUT4_25: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>WE, AD2=>ClockEn, AD1=>addr4_inv, AD0=>Address(5), 
            DO0=>func_and_inet_2);

    LUT4_24: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>func_and_inet_2, AD2=>addr6_inv, AD1=>addr7_inv, 
            AD0=>scuba_vhi, DO0=>dec2_wre11);

    LUT4_23: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>WE, AD2=>ClockEn, AD1=>Address(4), 
            AD0=>Address(5), DO0=>func_and_inet_3);

    LUT4_22: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>func_and_inet_3, AD2=>addr6_inv, AD1=>addr7_inv, 
            AD0=>scuba_vhi, DO0=>dec3_wre15);

    LUT4_21: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>WE, AD2=>ClockEn, AD1=>addr4_inv, AD0=>addr5_inv, 
            DO0=>func_and_inet_4);

    LUT4_20: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>func_and_inet_4, AD2=>Address(6), AD1=>addr7_inv, 
            AD0=>scuba_vhi, DO0=>dec4_wre19);

    LUT4_19: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>WE, AD2=>ClockEn, AD1=>Address(4), AD0=>addr5_inv, 
            DO0=>func_and_inet_5);

    LUT4_18: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>func_and_inet_5, AD2=>Address(6), AD1=>addr7_inv, 
            AD0=>scuba_vhi, DO0=>dec5_wre23);

    LUT4_17: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>WE, AD2=>ClockEn, AD1=>addr4_inv, AD0=>Address(5), 
            DO0=>func_and_inet_6);

    LUT4_16: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>func_and_inet_6, AD2=>Address(6), AD1=>addr7_inv, 
            AD0=>scuba_vhi, DO0=>dec6_wre27);

    LUT4_15: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>WE, AD2=>ClockEn, AD1=>Address(4), 
            AD0=>Address(5), DO0=>func_and_inet_7);

    LUT4_14: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>func_and_inet_7, AD2=>Address(6), AD1=>addr7_inv, 
            AD0=>scuba_vhi, DO0=>dec7_wre31);

    LUT4_13: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>WE, AD2=>ClockEn, AD1=>addr4_inv, AD0=>addr5_inv, 
            DO0=>func_and_inet_8);

    LUT4_12: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>func_and_inet_8, AD2=>addr6_inv, AD1=>Address(7), 
            AD0=>scuba_vhi, DO0=>dec8_wre35);

    LUT4_11: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>WE, AD2=>ClockEn, AD1=>Address(4), AD0=>addr5_inv, 
            DO0=>func_and_inet_9);

    LUT4_10: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>func_and_inet_9, AD2=>addr6_inv, AD1=>Address(7), 
            AD0=>scuba_vhi, DO0=>dec9_wre39);

    LUT4_9: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>WE, AD2=>ClockEn, AD1=>addr4_inv, AD0=>Address(5), 
            DO0=>func_and_inet_10);

    LUT4_8: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>func_and_inet_10, AD2=>addr6_inv, AD1=>Address(7), 
            AD0=>scuba_vhi, DO0=>dec10_wre43);

    LUT4_7: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>WE, AD2=>ClockEn, AD1=>Address(4), 
            AD0=>Address(5), DO0=>func_and_inet_11);

    LUT4_6: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>func_and_inet_11, AD2=>addr6_inv, AD1=>Address(7), 
            AD0=>scuba_vhi, DO0=>dec11_wre47);

    LUT4_5: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>WE, AD2=>ClockEn, AD1=>addr4_inv, AD0=>addr5_inv, 
            DO0=>func_and_inet_12);

    LUT4_4: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>func_and_inet_12, AD2=>Address(6), 
            AD1=>Address(7), AD0=>scuba_vhi, DO0=>dec12_wre51);

    LUT4_3: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>WE, AD2=>ClockEn, AD1=>Address(4), AD0=>addr5_inv, 
            DO0=>func_and_inet_13);

    LUT4_2: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>func_and_inet_13, AD2=>Address(6), 
            AD1=>Address(7), AD0=>scuba_vhi, DO0=>dec13_wre55);

    LUT4_1: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>WE, AD2=>ClockEn, AD1=>addr4_inv, AD0=>Address(5), 
            DO0=>func_and_inet_14);

    scuba_vhi_inst: VHI
        port map (Z=>scuba_vhi);

    LUT4_0: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>func_and_inet_14, AD2=>Address(6), 
            AD1=>Address(7), AD0=>scuba_vhi, DO0=>dec14_wre59);

    FF_35: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout35_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(35));

    FF_34: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout34_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(34));

    FF_33: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout33_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(33));

    FF_32: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout32_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(32));

    FF_31: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout31_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(31));

    FF_30: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout30_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(30));

    FF_29: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout29_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(29));

    FF_28: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout28_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(28));

    FF_27: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout27_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(27));

    FF_26: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout26_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(26));

    FF_25: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout25_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(25));

    FF_24: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout24_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(24));

    FF_23: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout23_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(23));

    FF_22: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout22_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(22));

    FF_21: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout21_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(21));

    FF_20: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout20_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(20));

    FF_19: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout19_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(19));

    FF_18: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout18_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(18));

    FF_17: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout17_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(17));

    FF_16: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout16_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(16));

    FF_15: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout15_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(15));

    FF_14: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout14_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(14));

    FF_13: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout13_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(13));

    FF_12: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout12_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(12));

    FF_11: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout11_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(11));

    FF_10: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout10_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(10));

    FF_9: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout9_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(9));

    FF_8: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout8_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(8));

    FF_7: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout7_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(7));

    FF_6: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout6_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(6));

    FF_5: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout5_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(5));

    FF_4: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout4_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(4));

    FF_3: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout3_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(3));

    FF_2: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout2_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(2));

    FF_1: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout1_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(1));

    FF_0: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>dataout0_ffin, SP=>ClockEn, CK=>Clock, CD=>Reset, 
            Q=>Q(0));

    mux_35: MUX161
        port map (D0=>mdL0_0_35, D1=>mdL0_1_35, D2=>mdL0_2_35, 
            D3=>mdL0_3_35, D4=>mdL0_4_35, D5=>mdL0_5_35, D6=>mdL0_6_35, 
            D7=>mdL0_7_35, D8=>mdL0_8_35, D9=>mdL0_9_35, D10=>mdL0_10_35, 
            D11=>mdL0_11_35, D12=>mdL0_12_35, D13=>mdL0_13_35, 
            D14=>mdL0_14_35, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout35_ffin);

    mux_34: MUX161
        port map (D0=>mdL0_0_34, D1=>mdL0_1_34, D2=>mdL0_2_34, 
            D3=>mdL0_3_34, D4=>mdL0_4_34, D5=>mdL0_5_34, D6=>mdL0_6_34, 
            D7=>mdL0_7_34, D8=>mdL0_8_34, D9=>mdL0_9_34, D10=>mdL0_10_34, 
            D11=>mdL0_11_34, D12=>mdL0_12_34, D13=>mdL0_13_34, 
            D14=>mdL0_14_34, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout34_ffin);

    mux_33: MUX161
        port map (D0=>mdL0_0_33, D1=>mdL0_1_33, D2=>mdL0_2_33, 
            D3=>mdL0_3_33, D4=>mdL0_4_33, D5=>mdL0_5_33, D6=>mdL0_6_33, 
            D7=>mdL0_7_33, D8=>mdL0_8_33, D9=>mdL0_9_33, D10=>mdL0_10_33, 
            D11=>mdL0_11_33, D12=>mdL0_12_33, D13=>mdL0_13_33, 
            D14=>mdL0_14_33, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout33_ffin);

    mux_32: MUX161
        port map (D0=>mdL0_0_32, D1=>mdL0_1_32, D2=>mdL0_2_32, 
            D3=>mdL0_3_32, D4=>mdL0_4_32, D5=>mdL0_5_32, D6=>mdL0_6_32, 
            D7=>mdL0_7_32, D8=>mdL0_8_32, D9=>mdL0_9_32, D10=>mdL0_10_32, 
            D11=>mdL0_11_32, D12=>mdL0_12_32, D13=>mdL0_13_32, 
            D14=>mdL0_14_32, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout32_ffin);

    mux_31: MUX161
        port map (D0=>mdL0_0_31, D1=>mdL0_1_31, D2=>mdL0_2_31, 
            D3=>mdL0_3_31, D4=>mdL0_4_31, D5=>mdL0_5_31, D6=>mdL0_6_31, 
            D7=>mdL0_7_31, D8=>mdL0_8_31, D9=>mdL0_9_31, D10=>mdL0_10_31, 
            D11=>mdL0_11_31, D12=>mdL0_12_31, D13=>mdL0_13_31, 
            D14=>mdL0_14_31, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout31_ffin);

    mux_30: MUX161
        port map (D0=>mdL0_0_30, D1=>mdL0_1_30, D2=>mdL0_2_30, 
            D3=>mdL0_3_30, D4=>mdL0_4_30, D5=>mdL0_5_30, D6=>mdL0_6_30, 
            D7=>mdL0_7_30, D8=>mdL0_8_30, D9=>mdL0_9_30, D10=>mdL0_10_30, 
            D11=>mdL0_11_30, D12=>mdL0_12_30, D13=>mdL0_13_30, 
            D14=>mdL0_14_30, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout30_ffin);

    mux_29: MUX161
        port map (D0=>mdL0_0_29, D1=>mdL0_1_29, D2=>mdL0_2_29, 
            D3=>mdL0_3_29, D4=>mdL0_4_29, D5=>mdL0_5_29, D6=>mdL0_6_29, 
            D7=>mdL0_7_29, D8=>mdL0_8_29, D9=>mdL0_9_29, D10=>mdL0_10_29, 
            D11=>mdL0_11_29, D12=>mdL0_12_29, D13=>mdL0_13_29, 
            D14=>mdL0_14_29, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout29_ffin);

    mux_28: MUX161
        port map (D0=>mdL0_0_28, D1=>mdL0_1_28, D2=>mdL0_2_28, 
            D3=>mdL0_3_28, D4=>mdL0_4_28, D5=>mdL0_5_28, D6=>mdL0_6_28, 
            D7=>mdL0_7_28, D8=>mdL0_8_28, D9=>mdL0_9_28, D10=>mdL0_10_28, 
            D11=>mdL0_11_28, D12=>mdL0_12_28, D13=>mdL0_13_28, 
            D14=>mdL0_14_28, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout28_ffin);

    mux_27: MUX161
        port map (D0=>mdL0_0_27, D1=>mdL0_1_27, D2=>mdL0_2_27, 
            D3=>mdL0_3_27, D4=>mdL0_4_27, D5=>mdL0_5_27, D6=>mdL0_6_27, 
            D7=>mdL0_7_27, D8=>mdL0_8_27, D9=>mdL0_9_27, D10=>mdL0_10_27, 
            D11=>mdL0_11_27, D12=>mdL0_12_27, D13=>mdL0_13_27, 
            D14=>mdL0_14_27, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout27_ffin);

    mux_26: MUX161
        port map (D0=>mdL0_0_26, D1=>mdL0_1_26, D2=>mdL0_2_26, 
            D3=>mdL0_3_26, D4=>mdL0_4_26, D5=>mdL0_5_26, D6=>mdL0_6_26, 
            D7=>mdL0_7_26, D8=>mdL0_8_26, D9=>mdL0_9_26, D10=>mdL0_10_26, 
            D11=>mdL0_11_26, D12=>mdL0_12_26, D13=>mdL0_13_26, 
            D14=>mdL0_14_26, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout26_ffin);

    mux_25: MUX161
        port map (D0=>mdL0_0_25, D1=>mdL0_1_25, D2=>mdL0_2_25, 
            D3=>mdL0_3_25, D4=>mdL0_4_25, D5=>mdL0_5_25, D6=>mdL0_6_25, 
            D7=>mdL0_7_25, D8=>mdL0_8_25, D9=>mdL0_9_25, D10=>mdL0_10_25, 
            D11=>mdL0_11_25, D12=>mdL0_12_25, D13=>mdL0_13_25, 
            D14=>mdL0_14_25, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout25_ffin);

    mux_24: MUX161
        port map (D0=>mdL0_0_24, D1=>mdL0_1_24, D2=>mdL0_2_24, 
            D3=>mdL0_3_24, D4=>mdL0_4_24, D5=>mdL0_5_24, D6=>mdL0_6_24, 
            D7=>mdL0_7_24, D8=>mdL0_8_24, D9=>mdL0_9_24, D10=>mdL0_10_24, 
            D11=>mdL0_11_24, D12=>mdL0_12_24, D13=>mdL0_13_24, 
            D14=>mdL0_14_24, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout24_ffin);

    mux_23: MUX161
        port map (D0=>mdL0_0_23, D1=>mdL0_1_23, D2=>mdL0_2_23, 
            D3=>mdL0_3_23, D4=>mdL0_4_23, D5=>mdL0_5_23, D6=>mdL0_6_23, 
            D7=>mdL0_7_23, D8=>mdL0_8_23, D9=>mdL0_9_23, D10=>mdL0_10_23, 
            D11=>mdL0_11_23, D12=>mdL0_12_23, D13=>mdL0_13_23, 
            D14=>mdL0_14_23, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout23_ffin);

    mux_22: MUX161
        port map (D0=>mdL0_0_22, D1=>mdL0_1_22, D2=>mdL0_2_22, 
            D3=>mdL0_3_22, D4=>mdL0_4_22, D5=>mdL0_5_22, D6=>mdL0_6_22, 
            D7=>mdL0_7_22, D8=>mdL0_8_22, D9=>mdL0_9_22, D10=>mdL0_10_22, 
            D11=>mdL0_11_22, D12=>mdL0_12_22, D13=>mdL0_13_22, 
            D14=>mdL0_14_22, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout22_ffin);

    mux_21: MUX161
        port map (D0=>mdL0_0_21, D1=>mdL0_1_21, D2=>mdL0_2_21, 
            D3=>mdL0_3_21, D4=>mdL0_4_21, D5=>mdL0_5_21, D6=>mdL0_6_21, 
            D7=>mdL0_7_21, D8=>mdL0_8_21, D9=>mdL0_9_21, D10=>mdL0_10_21, 
            D11=>mdL0_11_21, D12=>mdL0_12_21, D13=>mdL0_13_21, 
            D14=>mdL0_14_21, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout21_ffin);

    mux_20: MUX161
        port map (D0=>mdL0_0_20, D1=>mdL0_1_20, D2=>mdL0_2_20, 
            D3=>mdL0_3_20, D4=>mdL0_4_20, D5=>mdL0_5_20, D6=>mdL0_6_20, 
            D7=>mdL0_7_20, D8=>mdL0_8_20, D9=>mdL0_9_20, D10=>mdL0_10_20, 
            D11=>mdL0_11_20, D12=>mdL0_12_20, D13=>mdL0_13_20, 
            D14=>mdL0_14_20, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout20_ffin);

    mux_19: MUX161
        port map (D0=>mdL0_0_19, D1=>mdL0_1_19, D2=>mdL0_2_19, 
            D3=>mdL0_3_19, D4=>mdL0_4_19, D5=>mdL0_5_19, D6=>mdL0_6_19, 
            D7=>mdL0_7_19, D8=>mdL0_8_19, D9=>mdL0_9_19, D10=>mdL0_10_19, 
            D11=>mdL0_11_19, D12=>mdL0_12_19, D13=>mdL0_13_19, 
            D14=>mdL0_14_19, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout19_ffin);

    mux_18: MUX161
        port map (D0=>mdL0_0_18, D1=>mdL0_1_18, D2=>mdL0_2_18, 
            D3=>mdL0_3_18, D4=>mdL0_4_18, D5=>mdL0_5_18, D6=>mdL0_6_18, 
            D7=>mdL0_7_18, D8=>mdL0_8_18, D9=>mdL0_9_18, D10=>mdL0_10_18, 
            D11=>mdL0_11_18, D12=>mdL0_12_18, D13=>mdL0_13_18, 
            D14=>mdL0_14_18, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout18_ffin);

    mux_17: MUX161
        port map (D0=>mdL0_0_17, D1=>mdL0_1_17, D2=>mdL0_2_17, 
            D3=>mdL0_3_17, D4=>mdL0_4_17, D5=>mdL0_5_17, D6=>mdL0_6_17, 
            D7=>mdL0_7_17, D8=>mdL0_8_17, D9=>mdL0_9_17, D10=>mdL0_10_17, 
            D11=>mdL0_11_17, D12=>mdL0_12_17, D13=>mdL0_13_17, 
            D14=>mdL0_14_17, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout17_ffin);

    mux_16: MUX161
        port map (D0=>mdL0_0_16, D1=>mdL0_1_16, D2=>mdL0_2_16, 
            D3=>mdL0_3_16, D4=>mdL0_4_16, D5=>mdL0_5_16, D6=>mdL0_6_16, 
            D7=>mdL0_7_16, D8=>mdL0_8_16, D9=>mdL0_9_16, D10=>mdL0_10_16, 
            D11=>mdL0_11_16, D12=>mdL0_12_16, D13=>mdL0_13_16, 
            D14=>mdL0_14_16, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout16_ffin);

    mux_15: MUX161
        port map (D0=>mdL0_0_15, D1=>mdL0_1_15, D2=>mdL0_2_15, 
            D3=>mdL0_3_15, D4=>mdL0_4_15, D5=>mdL0_5_15, D6=>mdL0_6_15, 
            D7=>mdL0_7_15, D8=>mdL0_8_15, D9=>mdL0_9_15, D10=>mdL0_10_15, 
            D11=>mdL0_11_15, D12=>mdL0_12_15, D13=>mdL0_13_15, 
            D14=>mdL0_14_15, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout15_ffin);

    mux_14: MUX161
        port map (D0=>mdL0_0_14, D1=>mdL0_1_14, D2=>mdL0_2_14, 
            D3=>mdL0_3_14, D4=>mdL0_4_14, D5=>mdL0_5_14, D6=>mdL0_6_14, 
            D7=>mdL0_7_14, D8=>mdL0_8_14, D9=>mdL0_9_14, D10=>mdL0_10_14, 
            D11=>mdL0_11_14, D12=>mdL0_12_14, D13=>mdL0_13_14, 
            D14=>mdL0_14_14, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout14_ffin);

    mux_13: MUX161
        port map (D0=>mdL0_0_13, D1=>mdL0_1_13, D2=>mdL0_2_13, 
            D3=>mdL0_3_13, D4=>mdL0_4_13, D5=>mdL0_5_13, D6=>mdL0_6_13, 
            D7=>mdL0_7_13, D8=>mdL0_8_13, D9=>mdL0_9_13, D10=>mdL0_10_13, 
            D11=>mdL0_11_13, D12=>mdL0_12_13, D13=>mdL0_13_13, 
            D14=>mdL0_14_13, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout13_ffin);

    mux_12: MUX161
        port map (D0=>mdL0_0_12, D1=>mdL0_1_12, D2=>mdL0_2_12, 
            D3=>mdL0_3_12, D4=>mdL0_4_12, D5=>mdL0_5_12, D6=>mdL0_6_12, 
            D7=>mdL0_7_12, D8=>mdL0_8_12, D9=>mdL0_9_12, D10=>mdL0_10_12, 
            D11=>mdL0_11_12, D12=>mdL0_12_12, D13=>mdL0_13_12, 
            D14=>mdL0_14_12, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout12_ffin);

    mux_11: MUX161
        port map (D0=>mdL0_0_11, D1=>mdL0_1_11, D2=>mdL0_2_11, 
            D3=>mdL0_3_11, D4=>mdL0_4_11, D5=>mdL0_5_11, D6=>mdL0_6_11, 
            D7=>mdL0_7_11, D8=>mdL0_8_11, D9=>mdL0_9_11, D10=>mdL0_10_11, 
            D11=>mdL0_11_11, D12=>mdL0_12_11, D13=>mdL0_13_11, 
            D14=>mdL0_14_11, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout11_ffin);

    mux_10: MUX161
        port map (D0=>mdL0_0_10, D1=>mdL0_1_10, D2=>mdL0_2_10, 
            D3=>mdL0_3_10, D4=>mdL0_4_10, D5=>mdL0_5_10, D6=>mdL0_6_10, 
            D7=>mdL0_7_10, D8=>mdL0_8_10, D9=>mdL0_9_10, D10=>mdL0_10_10, 
            D11=>mdL0_11_10, D12=>mdL0_12_10, D13=>mdL0_13_10, 
            D14=>mdL0_14_10, D15=>scuba_vlo, SD1=>Address(4), 
            SD2=>Address(5), SD3=>Address(6), SD4=>Address(7), 
            Z=>dataout10_ffin);

    mux_9: MUX161
        port map (D0=>mdL0_0_9, D1=>mdL0_1_9, D2=>mdL0_2_9, D3=>mdL0_3_9, 
            D4=>mdL0_4_9, D5=>mdL0_5_9, D6=>mdL0_6_9, D7=>mdL0_7_9, 
            D8=>mdL0_8_9, D9=>mdL0_9_9, D10=>mdL0_10_9, D11=>mdL0_11_9, 
            D12=>mdL0_12_9, D13=>mdL0_13_9, D14=>mdL0_14_9, 
            D15=>scuba_vlo, SD1=>Address(4), SD2=>Address(5), 
            SD3=>Address(6), SD4=>Address(7), Z=>dataout9_ffin);

    mux_8: MUX161
        port map (D0=>mdL0_0_8, D1=>mdL0_1_8, D2=>mdL0_2_8, D3=>mdL0_3_8, 
            D4=>mdL0_4_8, D5=>mdL0_5_8, D6=>mdL0_6_8, D7=>mdL0_7_8, 
            D8=>mdL0_8_8, D9=>mdL0_9_8, D10=>mdL0_10_8, D11=>mdL0_11_8, 
            D12=>mdL0_12_8, D13=>mdL0_13_8, D14=>mdL0_14_8, 
            D15=>scuba_vlo, SD1=>Address(4), SD2=>Address(5), 
            SD3=>Address(6), SD4=>Address(7), Z=>dataout8_ffin);

    mux_7: MUX161
        port map (D0=>mdL0_0_7, D1=>mdL0_1_7, D2=>mdL0_2_7, D3=>mdL0_3_7, 
            D4=>mdL0_4_7, D5=>mdL0_5_7, D6=>mdL0_6_7, D7=>mdL0_7_7, 
            D8=>mdL0_8_7, D9=>mdL0_9_7, D10=>mdL0_10_7, D11=>mdL0_11_7, 
            D12=>mdL0_12_7, D13=>mdL0_13_7, D14=>mdL0_14_7, 
            D15=>scuba_vlo, SD1=>Address(4), SD2=>Address(5), 
            SD3=>Address(6), SD4=>Address(7), Z=>dataout7_ffin);

    mux_6: MUX161
        port map (D0=>mdL0_0_6, D1=>mdL0_1_6, D2=>mdL0_2_6, D3=>mdL0_3_6, 
            D4=>mdL0_4_6, D5=>mdL0_5_6, D6=>mdL0_6_6, D7=>mdL0_7_6, 
            D8=>mdL0_8_6, D9=>mdL0_9_6, D10=>mdL0_10_6, D11=>mdL0_11_6, 
            D12=>mdL0_12_6, D13=>mdL0_13_6, D14=>mdL0_14_6, 
            D15=>scuba_vlo, SD1=>Address(4), SD2=>Address(5), 
            SD3=>Address(6), SD4=>Address(7), Z=>dataout6_ffin);

    mux_5: MUX161
        port map (D0=>mdL0_0_5, D1=>mdL0_1_5, D2=>mdL0_2_5, D3=>mdL0_3_5, 
            D4=>mdL0_4_5, D5=>mdL0_5_5, D6=>mdL0_6_5, D7=>mdL0_7_5, 
            D8=>mdL0_8_5, D9=>mdL0_9_5, D10=>mdL0_10_5, D11=>mdL0_11_5, 
            D12=>mdL0_12_5, D13=>mdL0_13_5, D14=>mdL0_14_5, 
            D15=>scuba_vlo, SD1=>Address(4), SD2=>Address(5), 
            SD3=>Address(6), SD4=>Address(7), Z=>dataout5_ffin);

    mux_4: MUX161
        port map (D0=>mdL0_0_4, D1=>mdL0_1_4, D2=>mdL0_2_4, D3=>mdL0_3_4, 
            D4=>mdL0_4_4, D5=>mdL0_5_4, D6=>mdL0_6_4, D7=>mdL0_7_4, 
            D8=>mdL0_8_4, D9=>mdL0_9_4, D10=>mdL0_10_4, D11=>mdL0_11_4, 
            D12=>mdL0_12_4, D13=>mdL0_13_4, D14=>mdL0_14_4, 
            D15=>scuba_vlo, SD1=>Address(4), SD2=>Address(5), 
            SD3=>Address(6), SD4=>Address(7), Z=>dataout4_ffin);

    mux_3: MUX161
        port map (D0=>mdL0_0_3, D1=>mdL0_1_3, D2=>mdL0_2_3, D3=>mdL0_3_3, 
            D4=>mdL0_4_3, D5=>mdL0_5_3, D6=>mdL0_6_3, D7=>mdL0_7_3, 
            D8=>mdL0_8_3, D9=>mdL0_9_3, D10=>mdL0_10_3, D11=>mdL0_11_3, 
            D12=>mdL0_12_3, D13=>mdL0_13_3, D14=>mdL0_14_3, 
            D15=>scuba_vlo, SD1=>Address(4), SD2=>Address(5), 
            SD3=>Address(6), SD4=>Address(7), Z=>dataout3_ffin);

    mux_2: MUX161
        port map (D0=>mdL0_0_2, D1=>mdL0_1_2, D2=>mdL0_2_2, D3=>mdL0_3_2, 
            D4=>mdL0_4_2, D5=>mdL0_5_2, D6=>mdL0_6_2, D7=>mdL0_7_2, 
            D8=>mdL0_8_2, D9=>mdL0_9_2, D10=>mdL0_10_2, D11=>mdL0_11_2, 
            D12=>mdL0_12_2, D13=>mdL0_13_2, D14=>mdL0_14_2, 
            D15=>scuba_vlo, SD1=>Address(4), SD2=>Address(5), 
            SD3=>Address(6), SD4=>Address(7), Z=>dataout2_ffin);

    mux_1: MUX161
        port map (D0=>mdL0_0_1, D1=>mdL0_1_1, D2=>mdL0_2_1, D3=>mdL0_3_1, 
            D4=>mdL0_4_1, D5=>mdL0_5_1, D6=>mdL0_6_1, D7=>mdL0_7_1, 
            D8=>mdL0_8_1, D9=>mdL0_9_1, D10=>mdL0_10_1, D11=>mdL0_11_1, 
            D12=>mdL0_12_1, D13=>mdL0_13_1, D14=>mdL0_14_1, 
            D15=>scuba_vlo, SD1=>Address(4), SD2=>Address(5), 
            SD3=>Address(6), SD4=>Address(7), Z=>dataout1_ffin);

    scuba_vlo_inst: VLO
        port map (Z=>scuba_vlo);

    mux_0: MUX161
        port map (D0=>mdL0_0_0, D1=>mdL0_1_0, D2=>mdL0_2_0, D3=>mdL0_3_0, 
            D4=>mdL0_4_0, D5=>mdL0_5_0, D6=>mdL0_6_0, D7=>mdL0_7_0, 
            D8=>mdL0_8_0, D9=>mdL0_9_0, D10=>mdL0_10_0, D11=>mdL0_11_0, 
            D12=>mdL0_12_0, D13=>mdL0_13_0, D14=>mdL0_14_0, 
            D15=>scuba_vlo, SD1=>Address(4), SD2=>Address(5), 
            SD3=>Address(6), SD4=>Address(7), Z=>dataout0_ffin);

    mem_0_0: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(32), DI1=>Data(33), DI2=>Data(34), 
            DI3=>Data(35), CK=>Clock, WRE=>dec0_wre3, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_0_32, DO1=>mdL0_0_33, DO2=>mdL0_0_34, 
            DO3=>mdL0_0_35);

    mem_0_1: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(28), DI1=>Data(29), DI2=>Data(30), 
            DI3=>Data(31), CK=>Clock, WRE=>dec0_wre3, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_0_28, DO1=>mdL0_0_29, DO2=>mdL0_0_30, 
            DO3=>mdL0_0_31);

    mem_0_2: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(24), DI1=>Data(25), DI2=>Data(26), 
            DI3=>Data(27), CK=>Clock, WRE=>dec0_wre3, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_0_24, DO1=>mdL0_0_25, DO2=>mdL0_0_26, 
            DO3=>mdL0_0_27);

    mem_0_3: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(20), DI1=>Data(21), DI2=>Data(22), 
            DI3=>Data(23), CK=>Clock, WRE=>dec0_wre3, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_0_20, DO1=>mdL0_0_21, DO2=>mdL0_0_22, 
            DO3=>mdL0_0_23);

    mem_0_4: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(16), DI1=>Data(17), DI2=>Data(18), 
            DI3=>Data(19), CK=>Clock, WRE=>dec0_wre3, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_0_16, DO1=>mdL0_0_17, DO2=>mdL0_0_18, 
            DO3=>mdL0_0_19);

    mem_0_5: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(12), DI1=>Data(13), DI2=>Data(14), 
            DI3=>Data(15), CK=>Clock, WRE=>dec0_wre3, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_0_12, DO1=>mdL0_0_13, DO2=>mdL0_0_14, 
            DO3=>mdL0_0_15);

    mem_0_6: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(8), DI1=>Data(9), DI2=>Data(10), 
            DI3=>Data(11), CK=>Clock, WRE=>dec0_wre3, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_0_8, DO1=>mdL0_0_9, DO2=>mdL0_0_10, DO3=>mdL0_0_11);

    mem_0_7: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(4), DI1=>Data(5), DI2=>Data(6), DI3=>Data(7), 
            CK=>Clock, WRE=>dec0_wre3, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_0_4, 
            DO1=>mdL0_0_5, DO2=>mdL0_0_6, DO3=>mdL0_0_7);

    mem_0_8: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            CK=>Clock, WRE=>dec0_wre3, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_0_0, 
            DO1=>mdL0_0_1, DO2=>mdL0_0_2, DO3=>mdL0_0_3);

    mem_1_0: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(32), DI1=>Data(33), DI2=>Data(34), 
            DI3=>Data(35), CK=>Clock, WRE=>dec1_wre7, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_1_32, DO1=>mdL0_1_33, DO2=>mdL0_1_34, 
            DO3=>mdL0_1_35);

    mem_1_1: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(28), DI1=>Data(29), DI2=>Data(30), 
            DI3=>Data(31), CK=>Clock, WRE=>dec1_wre7, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_1_28, DO1=>mdL0_1_29, DO2=>mdL0_1_30, 
            DO3=>mdL0_1_31);

    mem_1_2: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(24), DI1=>Data(25), DI2=>Data(26), 
            DI3=>Data(27), CK=>Clock, WRE=>dec1_wre7, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_1_24, DO1=>mdL0_1_25, DO2=>mdL0_1_26, 
            DO3=>mdL0_1_27);

    mem_1_3: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(20), DI1=>Data(21), DI2=>Data(22), 
            DI3=>Data(23), CK=>Clock, WRE=>dec1_wre7, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_1_20, DO1=>mdL0_1_21, DO2=>mdL0_1_22, 
            DO3=>mdL0_1_23);

    mem_1_4: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(16), DI1=>Data(17), DI2=>Data(18), 
            DI3=>Data(19), CK=>Clock, WRE=>dec1_wre7, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_1_16, DO1=>mdL0_1_17, DO2=>mdL0_1_18, 
            DO3=>mdL0_1_19);

    mem_1_5: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(12), DI1=>Data(13), DI2=>Data(14), 
            DI3=>Data(15), CK=>Clock, WRE=>dec1_wre7, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_1_12, DO1=>mdL0_1_13, DO2=>mdL0_1_14, 
            DO3=>mdL0_1_15);

    mem_1_6: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(8), DI1=>Data(9), DI2=>Data(10), 
            DI3=>Data(11), CK=>Clock, WRE=>dec1_wre7, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_1_8, DO1=>mdL0_1_9, DO2=>mdL0_1_10, DO3=>mdL0_1_11);

    mem_1_7: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(4), DI1=>Data(5), DI2=>Data(6), DI3=>Data(7), 
            CK=>Clock, WRE=>dec1_wre7, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_1_4, 
            DO1=>mdL0_1_5, DO2=>mdL0_1_6, DO3=>mdL0_1_7);

    mem_1_8: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            CK=>Clock, WRE=>dec1_wre7, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_1_0, 
            DO1=>mdL0_1_1, DO2=>mdL0_1_2, DO3=>mdL0_1_3);

    mem_2_0: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(32), DI1=>Data(33), DI2=>Data(34), 
            DI3=>Data(35), CK=>Clock, WRE=>dec2_wre11, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_2_32, DO1=>mdL0_2_33, DO2=>mdL0_2_34, 
            DO3=>mdL0_2_35);

    mem_2_1: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(28), DI1=>Data(29), DI2=>Data(30), 
            DI3=>Data(31), CK=>Clock, WRE=>dec2_wre11, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_2_28, DO1=>mdL0_2_29, DO2=>mdL0_2_30, 
            DO3=>mdL0_2_31);

    mem_2_2: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(24), DI1=>Data(25), DI2=>Data(26), 
            DI3=>Data(27), CK=>Clock, WRE=>dec2_wre11, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_2_24, DO1=>mdL0_2_25, DO2=>mdL0_2_26, 
            DO3=>mdL0_2_27);

    mem_2_3: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(20), DI1=>Data(21), DI2=>Data(22), 
            DI3=>Data(23), CK=>Clock, WRE=>dec2_wre11, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_2_20, DO1=>mdL0_2_21, DO2=>mdL0_2_22, 
            DO3=>mdL0_2_23);

    mem_2_4: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(16), DI1=>Data(17), DI2=>Data(18), 
            DI3=>Data(19), CK=>Clock, WRE=>dec2_wre11, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_2_16, DO1=>mdL0_2_17, DO2=>mdL0_2_18, 
            DO3=>mdL0_2_19);

    mem_2_5: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(12), DI1=>Data(13), DI2=>Data(14), 
            DI3=>Data(15), CK=>Clock, WRE=>dec2_wre11, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_2_12, DO1=>mdL0_2_13, DO2=>mdL0_2_14, 
            DO3=>mdL0_2_15);

    mem_2_6: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(8), DI1=>Data(9), DI2=>Data(10), 
            DI3=>Data(11), CK=>Clock, WRE=>dec2_wre11, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_2_8, DO1=>mdL0_2_9, DO2=>mdL0_2_10, DO3=>mdL0_2_11);

    mem_2_7: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(4), DI1=>Data(5), DI2=>Data(6), DI3=>Data(7), 
            CK=>Clock, WRE=>dec2_wre11, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_2_4, 
            DO1=>mdL0_2_5, DO2=>mdL0_2_6, DO3=>mdL0_2_7);

    mem_2_8: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            CK=>Clock, WRE=>dec2_wre11, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_2_0, 
            DO1=>mdL0_2_1, DO2=>mdL0_2_2, DO3=>mdL0_2_3);

    mem_3_0: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(32), DI1=>Data(33), DI2=>Data(34), 
            DI3=>Data(35), CK=>Clock, WRE=>dec3_wre15, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_3_32, DO1=>mdL0_3_33, DO2=>mdL0_3_34, 
            DO3=>mdL0_3_35);

    mem_3_1: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(28), DI1=>Data(29), DI2=>Data(30), 
            DI3=>Data(31), CK=>Clock, WRE=>dec3_wre15, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_3_28, DO1=>mdL0_3_29, DO2=>mdL0_3_30, 
            DO3=>mdL0_3_31);

    mem_3_2: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(24), DI1=>Data(25), DI2=>Data(26), 
            DI3=>Data(27), CK=>Clock, WRE=>dec3_wre15, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_3_24, DO1=>mdL0_3_25, DO2=>mdL0_3_26, 
            DO3=>mdL0_3_27);

    mem_3_3: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(20), DI1=>Data(21), DI2=>Data(22), 
            DI3=>Data(23), CK=>Clock, WRE=>dec3_wre15, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_3_20, DO1=>mdL0_3_21, DO2=>mdL0_3_22, 
            DO3=>mdL0_3_23);

    mem_3_4: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(16), DI1=>Data(17), DI2=>Data(18), 
            DI3=>Data(19), CK=>Clock, WRE=>dec3_wre15, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_3_16, DO1=>mdL0_3_17, DO2=>mdL0_3_18, 
            DO3=>mdL0_3_19);

    mem_3_5: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(12), DI1=>Data(13), DI2=>Data(14), 
            DI3=>Data(15), CK=>Clock, WRE=>dec3_wre15, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_3_12, DO1=>mdL0_3_13, DO2=>mdL0_3_14, 
            DO3=>mdL0_3_15);

    mem_3_6: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(8), DI1=>Data(9), DI2=>Data(10), 
            DI3=>Data(11), CK=>Clock, WRE=>dec3_wre15, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_3_8, DO1=>mdL0_3_9, DO2=>mdL0_3_10, DO3=>mdL0_3_11);

    mem_3_7: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(4), DI1=>Data(5), DI2=>Data(6), DI3=>Data(7), 
            CK=>Clock, WRE=>dec3_wre15, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_3_4, 
            DO1=>mdL0_3_5, DO2=>mdL0_3_6, DO3=>mdL0_3_7);

    mem_3_8: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            CK=>Clock, WRE=>dec3_wre15, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_3_0, 
            DO1=>mdL0_3_1, DO2=>mdL0_3_2, DO3=>mdL0_3_3);

    mem_4_0: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(32), DI1=>Data(33), DI2=>Data(34), 
            DI3=>Data(35), CK=>Clock, WRE=>dec4_wre19, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_4_32, DO1=>mdL0_4_33, DO2=>mdL0_4_34, 
            DO3=>mdL0_4_35);

    mem_4_1: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(28), DI1=>Data(29), DI2=>Data(30), 
            DI3=>Data(31), CK=>Clock, WRE=>dec4_wre19, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_4_28, DO1=>mdL0_4_29, DO2=>mdL0_4_30, 
            DO3=>mdL0_4_31);

    mem_4_2: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(24), DI1=>Data(25), DI2=>Data(26), 
            DI3=>Data(27), CK=>Clock, WRE=>dec4_wre19, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_4_24, DO1=>mdL0_4_25, DO2=>mdL0_4_26, 
            DO3=>mdL0_4_27);

    mem_4_3: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(20), DI1=>Data(21), DI2=>Data(22), 
            DI3=>Data(23), CK=>Clock, WRE=>dec4_wre19, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_4_20, DO1=>mdL0_4_21, DO2=>mdL0_4_22, 
            DO3=>mdL0_4_23);

    mem_4_4: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(16), DI1=>Data(17), DI2=>Data(18), 
            DI3=>Data(19), CK=>Clock, WRE=>dec4_wre19, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_4_16, DO1=>mdL0_4_17, DO2=>mdL0_4_18, 
            DO3=>mdL0_4_19);

    mem_4_5: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(12), DI1=>Data(13), DI2=>Data(14), 
            DI3=>Data(15), CK=>Clock, WRE=>dec4_wre19, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_4_12, DO1=>mdL0_4_13, DO2=>mdL0_4_14, 
            DO3=>mdL0_4_15);

    mem_4_6: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(8), DI1=>Data(9), DI2=>Data(10), 
            DI3=>Data(11), CK=>Clock, WRE=>dec4_wre19, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_4_8, DO1=>mdL0_4_9, DO2=>mdL0_4_10, DO3=>mdL0_4_11);

    mem_4_7: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(4), DI1=>Data(5), DI2=>Data(6), DI3=>Data(7), 
            CK=>Clock, WRE=>dec4_wre19, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_4_4, 
            DO1=>mdL0_4_5, DO2=>mdL0_4_6, DO3=>mdL0_4_7);

    mem_4_8: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            CK=>Clock, WRE=>dec4_wre19, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_4_0, 
            DO1=>mdL0_4_1, DO2=>mdL0_4_2, DO3=>mdL0_4_3);

    mem_5_0: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(32), DI1=>Data(33), DI2=>Data(34), 
            DI3=>Data(35), CK=>Clock, WRE=>dec5_wre23, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_5_32, DO1=>mdL0_5_33, DO2=>mdL0_5_34, 
            DO3=>mdL0_5_35);

    mem_5_1: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(28), DI1=>Data(29), DI2=>Data(30), 
            DI3=>Data(31), CK=>Clock, WRE=>dec5_wre23, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_5_28, DO1=>mdL0_5_29, DO2=>mdL0_5_30, 
            DO3=>mdL0_5_31);

    mem_5_2: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(24), DI1=>Data(25), DI2=>Data(26), 
            DI3=>Data(27), CK=>Clock, WRE=>dec5_wre23, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_5_24, DO1=>mdL0_5_25, DO2=>mdL0_5_26, 
            DO3=>mdL0_5_27);

    mem_5_3: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(20), DI1=>Data(21), DI2=>Data(22), 
            DI3=>Data(23), CK=>Clock, WRE=>dec5_wre23, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_5_20, DO1=>mdL0_5_21, DO2=>mdL0_5_22, 
            DO3=>mdL0_5_23);

    mem_5_4: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(16), DI1=>Data(17), DI2=>Data(18), 
            DI3=>Data(19), CK=>Clock, WRE=>dec5_wre23, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_5_16, DO1=>mdL0_5_17, DO2=>mdL0_5_18, 
            DO3=>mdL0_5_19);

    mem_5_5: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(12), DI1=>Data(13), DI2=>Data(14), 
            DI3=>Data(15), CK=>Clock, WRE=>dec5_wre23, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_5_12, DO1=>mdL0_5_13, DO2=>mdL0_5_14, 
            DO3=>mdL0_5_15);

    mem_5_6: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(8), DI1=>Data(9), DI2=>Data(10), 
            DI3=>Data(11), CK=>Clock, WRE=>dec5_wre23, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_5_8, DO1=>mdL0_5_9, DO2=>mdL0_5_10, DO3=>mdL0_5_11);

    mem_5_7: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(4), DI1=>Data(5), DI2=>Data(6), DI3=>Data(7), 
            CK=>Clock, WRE=>dec5_wre23, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_5_4, 
            DO1=>mdL0_5_5, DO2=>mdL0_5_6, DO3=>mdL0_5_7);

    mem_5_8: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            CK=>Clock, WRE=>dec5_wre23, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_5_0, 
            DO1=>mdL0_5_1, DO2=>mdL0_5_2, DO3=>mdL0_5_3);

    mem_6_0: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(32), DI1=>Data(33), DI2=>Data(34), 
            DI3=>Data(35), CK=>Clock, WRE=>dec6_wre27, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_6_32, DO1=>mdL0_6_33, DO2=>mdL0_6_34, 
            DO3=>mdL0_6_35);

    mem_6_1: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(28), DI1=>Data(29), DI2=>Data(30), 
            DI3=>Data(31), CK=>Clock, WRE=>dec6_wre27, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_6_28, DO1=>mdL0_6_29, DO2=>mdL0_6_30, 
            DO3=>mdL0_6_31);

    mem_6_2: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(24), DI1=>Data(25), DI2=>Data(26), 
            DI3=>Data(27), CK=>Clock, WRE=>dec6_wre27, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_6_24, DO1=>mdL0_6_25, DO2=>mdL0_6_26, 
            DO3=>mdL0_6_27);

    mem_6_3: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(20), DI1=>Data(21), DI2=>Data(22), 
            DI3=>Data(23), CK=>Clock, WRE=>dec6_wre27, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_6_20, DO1=>mdL0_6_21, DO2=>mdL0_6_22, 
            DO3=>mdL0_6_23);

    mem_6_4: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(16), DI1=>Data(17), DI2=>Data(18), 
            DI3=>Data(19), CK=>Clock, WRE=>dec6_wre27, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_6_16, DO1=>mdL0_6_17, DO2=>mdL0_6_18, 
            DO3=>mdL0_6_19);

    mem_6_5: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(12), DI1=>Data(13), DI2=>Data(14), 
            DI3=>Data(15), CK=>Clock, WRE=>dec6_wre27, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_6_12, DO1=>mdL0_6_13, DO2=>mdL0_6_14, 
            DO3=>mdL0_6_15);

    mem_6_6: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(8), DI1=>Data(9), DI2=>Data(10), 
            DI3=>Data(11), CK=>Clock, WRE=>dec6_wre27, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_6_8, DO1=>mdL0_6_9, DO2=>mdL0_6_10, DO3=>mdL0_6_11);

    mem_6_7: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(4), DI1=>Data(5), DI2=>Data(6), DI3=>Data(7), 
            CK=>Clock, WRE=>dec6_wre27, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_6_4, 
            DO1=>mdL0_6_5, DO2=>mdL0_6_6, DO3=>mdL0_6_7);

    mem_6_8: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            CK=>Clock, WRE=>dec6_wre27, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_6_0, 
            DO1=>mdL0_6_1, DO2=>mdL0_6_2, DO3=>mdL0_6_3);

    mem_7_0: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(32), DI1=>Data(33), DI2=>Data(34), 
            DI3=>Data(35), CK=>Clock, WRE=>dec7_wre31, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_7_32, DO1=>mdL0_7_33, DO2=>mdL0_7_34, 
            DO3=>mdL0_7_35);

    mem_7_1: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(28), DI1=>Data(29), DI2=>Data(30), 
            DI3=>Data(31), CK=>Clock, WRE=>dec7_wre31, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_7_28, DO1=>mdL0_7_29, DO2=>mdL0_7_30, 
            DO3=>mdL0_7_31);

    mem_7_2: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(24), DI1=>Data(25), DI2=>Data(26), 
            DI3=>Data(27), CK=>Clock, WRE=>dec7_wre31, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_7_24, DO1=>mdL0_7_25, DO2=>mdL0_7_26, 
            DO3=>mdL0_7_27);

    mem_7_3: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(20), DI1=>Data(21), DI2=>Data(22), 
            DI3=>Data(23), CK=>Clock, WRE=>dec7_wre31, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_7_20, DO1=>mdL0_7_21, DO2=>mdL0_7_22, 
            DO3=>mdL0_7_23);

    mem_7_4: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(16), DI1=>Data(17), DI2=>Data(18), 
            DI3=>Data(19), CK=>Clock, WRE=>dec7_wre31, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_7_16, DO1=>mdL0_7_17, DO2=>mdL0_7_18, 
            DO3=>mdL0_7_19);

    mem_7_5: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(12), DI1=>Data(13), DI2=>Data(14), 
            DI3=>Data(15), CK=>Clock, WRE=>dec7_wre31, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_7_12, DO1=>mdL0_7_13, DO2=>mdL0_7_14, 
            DO3=>mdL0_7_15);

    mem_7_6: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(8), DI1=>Data(9), DI2=>Data(10), 
            DI3=>Data(11), CK=>Clock, WRE=>dec7_wre31, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_7_8, DO1=>mdL0_7_9, DO2=>mdL0_7_10, DO3=>mdL0_7_11);

    mem_7_7: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(4), DI1=>Data(5), DI2=>Data(6), DI3=>Data(7), 
            CK=>Clock, WRE=>dec7_wre31, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_7_4, 
            DO1=>mdL0_7_5, DO2=>mdL0_7_6, DO3=>mdL0_7_7);

    mem_7_8: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            CK=>Clock, WRE=>dec7_wre31, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_7_0, 
            DO1=>mdL0_7_1, DO2=>mdL0_7_2, DO3=>mdL0_7_3);

    mem_8_0: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(32), DI1=>Data(33), DI2=>Data(34), 
            DI3=>Data(35), CK=>Clock, WRE=>dec8_wre35, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_8_32, DO1=>mdL0_8_33, DO2=>mdL0_8_34, 
            DO3=>mdL0_8_35);

    mem_8_1: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(28), DI1=>Data(29), DI2=>Data(30), 
            DI3=>Data(31), CK=>Clock, WRE=>dec8_wre35, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_8_28, DO1=>mdL0_8_29, DO2=>mdL0_8_30, 
            DO3=>mdL0_8_31);

    mem_8_2: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(24), DI1=>Data(25), DI2=>Data(26), 
            DI3=>Data(27), CK=>Clock, WRE=>dec8_wre35, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_8_24, DO1=>mdL0_8_25, DO2=>mdL0_8_26, 
            DO3=>mdL0_8_27);

    mem_8_3: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(20), DI1=>Data(21), DI2=>Data(22), 
            DI3=>Data(23), CK=>Clock, WRE=>dec8_wre35, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_8_20, DO1=>mdL0_8_21, DO2=>mdL0_8_22, 
            DO3=>mdL0_8_23);

    mem_8_4: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(16), DI1=>Data(17), DI2=>Data(18), 
            DI3=>Data(19), CK=>Clock, WRE=>dec8_wre35, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_8_16, DO1=>mdL0_8_17, DO2=>mdL0_8_18, 
            DO3=>mdL0_8_19);

    mem_8_5: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(12), DI1=>Data(13), DI2=>Data(14), 
            DI3=>Data(15), CK=>Clock, WRE=>dec8_wre35, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_8_12, DO1=>mdL0_8_13, DO2=>mdL0_8_14, 
            DO3=>mdL0_8_15);

    mem_8_6: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(8), DI1=>Data(9), DI2=>Data(10), 
            DI3=>Data(11), CK=>Clock, WRE=>dec8_wre35, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_8_8, DO1=>mdL0_8_9, DO2=>mdL0_8_10, DO3=>mdL0_8_11);

    mem_8_7: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(4), DI1=>Data(5), DI2=>Data(6), DI3=>Data(7), 
            CK=>Clock, WRE=>dec8_wre35, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_8_4, 
            DO1=>mdL0_8_5, DO2=>mdL0_8_6, DO3=>mdL0_8_7);

    mem_8_8: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            CK=>Clock, WRE=>dec8_wre35, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_8_0, 
            DO1=>mdL0_8_1, DO2=>mdL0_8_2, DO3=>mdL0_8_3);

    mem_9_0: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(32), DI1=>Data(33), DI2=>Data(34), 
            DI3=>Data(35), CK=>Clock, WRE=>dec9_wre39, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_9_32, DO1=>mdL0_9_33, DO2=>mdL0_9_34, 
            DO3=>mdL0_9_35);

    mem_9_1: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(28), DI1=>Data(29), DI2=>Data(30), 
            DI3=>Data(31), CK=>Clock, WRE=>dec9_wre39, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_9_28, DO1=>mdL0_9_29, DO2=>mdL0_9_30, 
            DO3=>mdL0_9_31);

    mem_9_2: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(24), DI1=>Data(25), DI2=>Data(26), 
            DI3=>Data(27), CK=>Clock, WRE=>dec9_wre39, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_9_24, DO1=>mdL0_9_25, DO2=>mdL0_9_26, 
            DO3=>mdL0_9_27);

    mem_9_3: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(20), DI1=>Data(21), DI2=>Data(22), 
            DI3=>Data(23), CK=>Clock, WRE=>dec9_wre39, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_9_20, DO1=>mdL0_9_21, DO2=>mdL0_9_22, 
            DO3=>mdL0_9_23);

    mem_9_4: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(16), DI1=>Data(17), DI2=>Data(18), 
            DI3=>Data(19), CK=>Clock, WRE=>dec9_wre39, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_9_16, DO1=>mdL0_9_17, DO2=>mdL0_9_18, 
            DO3=>mdL0_9_19);

    mem_9_5: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(12), DI1=>Data(13), DI2=>Data(14), 
            DI3=>Data(15), CK=>Clock, WRE=>dec9_wre39, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_9_12, DO1=>mdL0_9_13, DO2=>mdL0_9_14, 
            DO3=>mdL0_9_15);

    mem_9_6: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(8), DI1=>Data(9), DI2=>Data(10), 
            DI3=>Data(11), CK=>Clock, WRE=>dec9_wre39, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_9_8, DO1=>mdL0_9_9, DO2=>mdL0_9_10, DO3=>mdL0_9_11);

    mem_9_7: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(4), DI1=>Data(5), DI2=>Data(6), DI3=>Data(7), 
            CK=>Clock, WRE=>dec9_wre39, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_9_4, 
            DO1=>mdL0_9_5, DO2=>mdL0_9_6, DO3=>mdL0_9_7);

    mem_9_8: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            CK=>Clock, WRE=>dec9_wre39, AD0=>Address(0), AD1=>Address(1), 
            AD2=>Address(2), AD3=>Address(3), DO0=>mdL0_9_0, 
            DO1=>mdL0_9_1, DO2=>mdL0_9_2, DO3=>mdL0_9_3);

    mem_10_0: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(32), DI1=>Data(33), DI2=>Data(34), 
            DI3=>Data(35), CK=>Clock, WRE=>dec10_wre43, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_10_32, DO1=>mdL0_10_33, DO2=>mdL0_10_34, 
            DO3=>mdL0_10_35);

    mem_10_1: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(28), DI1=>Data(29), DI2=>Data(30), 
            DI3=>Data(31), CK=>Clock, WRE=>dec10_wre43, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_10_28, DO1=>mdL0_10_29, DO2=>mdL0_10_30, 
            DO3=>mdL0_10_31);

    mem_10_2: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(24), DI1=>Data(25), DI2=>Data(26), 
            DI3=>Data(27), CK=>Clock, WRE=>dec10_wre43, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_10_24, DO1=>mdL0_10_25, DO2=>mdL0_10_26, 
            DO3=>mdL0_10_27);

    mem_10_3: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(20), DI1=>Data(21), DI2=>Data(22), 
            DI3=>Data(23), CK=>Clock, WRE=>dec10_wre43, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_10_20, DO1=>mdL0_10_21, DO2=>mdL0_10_22, 
            DO3=>mdL0_10_23);

    mem_10_4: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(16), DI1=>Data(17), DI2=>Data(18), 
            DI3=>Data(19), CK=>Clock, WRE=>dec10_wre43, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_10_16, DO1=>mdL0_10_17, DO2=>mdL0_10_18, 
            DO3=>mdL0_10_19);

    mem_10_5: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(12), DI1=>Data(13), DI2=>Data(14), 
            DI3=>Data(15), CK=>Clock, WRE=>dec10_wre43, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_10_12, DO1=>mdL0_10_13, DO2=>mdL0_10_14, 
            DO3=>mdL0_10_15);

    mem_10_6: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(8), DI1=>Data(9), DI2=>Data(10), 
            DI3=>Data(11), CK=>Clock, WRE=>dec10_wre43, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_10_8, DO1=>mdL0_10_9, DO2=>mdL0_10_10, 
            DO3=>mdL0_10_11);

    mem_10_7: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(4), DI1=>Data(5), DI2=>Data(6), DI3=>Data(7), 
            CK=>Clock, WRE=>dec10_wre43, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_10_4, DO1=>mdL0_10_5, DO2=>mdL0_10_6, 
            DO3=>mdL0_10_7);

    mem_10_8: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            CK=>Clock, WRE=>dec10_wre43, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_10_0, DO1=>mdL0_10_1, DO2=>mdL0_10_2, 
            DO3=>mdL0_10_3);

    mem_11_0: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(32), DI1=>Data(33), DI2=>Data(34), 
            DI3=>Data(35), CK=>Clock, WRE=>dec11_wre47, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_11_32, DO1=>mdL0_11_33, DO2=>mdL0_11_34, 
            DO3=>mdL0_11_35);

    mem_11_1: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(28), DI1=>Data(29), DI2=>Data(30), 
            DI3=>Data(31), CK=>Clock, WRE=>dec11_wre47, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_11_28, DO1=>mdL0_11_29, DO2=>mdL0_11_30, 
            DO3=>mdL0_11_31);

    mem_11_2: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(24), DI1=>Data(25), DI2=>Data(26), 
            DI3=>Data(27), CK=>Clock, WRE=>dec11_wre47, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_11_24, DO1=>mdL0_11_25, DO2=>mdL0_11_26, 
            DO3=>mdL0_11_27);

    mem_11_3: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(20), DI1=>Data(21), DI2=>Data(22), 
            DI3=>Data(23), CK=>Clock, WRE=>dec11_wre47, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_11_20, DO1=>mdL0_11_21, DO2=>mdL0_11_22, 
            DO3=>mdL0_11_23);

    mem_11_4: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(16), DI1=>Data(17), DI2=>Data(18), 
            DI3=>Data(19), CK=>Clock, WRE=>dec11_wre47, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_11_16, DO1=>mdL0_11_17, DO2=>mdL0_11_18, 
            DO3=>mdL0_11_19);

    mem_11_5: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(12), DI1=>Data(13), DI2=>Data(14), 
            DI3=>Data(15), CK=>Clock, WRE=>dec11_wre47, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_11_12, DO1=>mdL0_11_13, DO2=>mdL0_11_14, 
            DO3=>mdL0_11_15);

    mem_11_6: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(8), DI1=>Data(9), DI2=>Data(10), 
            DI3=>Data(11), CK=>Clock, WRE=>dec11_wre47, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_11_8, DO1=>mdL0_11_9, DO2=>mdL0_11_10, 
            DO3=>mdL0_11_11);

    mem_11_7: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(4), DI1=>Data(5), DI2=>Data(6), DI3=>Data(7), 
            CK=>Clock, WRE=>dec11_wre47, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_11_4, DO1=>mdL0_11_5, DO2=>mdL0_11_6, 
            DO3=>mdL0_11_7);

    mem_11_8: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            CK=>Clock, WRE=>dec11_wre47, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_11_0, DO1=>mdL0_11_1, DO2=>mdL0_11_2, 
            DO3=>mdL0_11_3);

    mem_12_0: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(32), DI1=>Data(33), DI2=>Data(34), 
            DI3=>Data(35), CK=>Clock, WRE=>dec12_wre51, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_12_32, DO1=>mdL0_12_33, DO2=>mdL0_12_34, 
            DO3=>mdL0_12_35);

    mem_12_1: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(28), DI1=>Data(29), DI2=>Data(30), 
            DI3=>Data(31), CK=>Clock, WRE=>dec12_wre51, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_12_28, DO1=>mdL0_12_29, DO2=>mdL0_12_30, 
            DO3=>mdL0_12_31);

    mem_12_2: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(24), DI1=>Data(25), DI2=>Data(26), 
            DI3=>Data(27), CK=>Clock, WRE=>dec12_wre51, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_12_24, DO1=>mdL0_12_25, DO2=>mdL0_12_26, 
            DO3=>mdL0_12_27);

    mem_12_3: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(20), DI1=>Data(21), DI2=>Data(22), 
            DI3=>Data(23), CK=>Clock, WRE=>dec12_wre51, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_12_20, DO1=>mdL0_12_21, DO2=>mdL0_12_22, 
            DO3=>mdL0_12_23);

    mem_12_4: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(16), DI1=>Data(17), DI2=>Data(18), 
            DI3=>Data(19), CK=>Clock, WRE=>dec12_wre51, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_12_16, DO1=>mdL0_12_17, DO2=>mdL0_12_18, 
            DO3=>mdL0_12_19);

    mem_12_5: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(12), DI1=>Data(13), DI2=>Data(14), 
            DI3=>Data(15), CK=>Clock, WRE=>dec12_wre51, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_12_12, DO1=>mdL0_12_13, DO2=>mdL0_12_14, 
            DO3=>mdL0_12_15);

    mem_12_6: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(8), DI1=>Data(9), DI2=>Data(10), 
            DI3=>Data(11), CK=>Clock, WRE=>dec12_wre51, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_12_8, DO1=>mdL0_12_9, DO2=>mdL0_12_10, 
            DO3=>mdL0_12_11);

    mem_12_7: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(4), DI1=>Data(5), DI2=>Data(6), DI3=>Data(7), 
            CK=>Clock, WRE=>dec12_wre51, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_12_4, DO1=>mdL0_12_5, DO2=>mdL0_12_6, 
            DO3=>mdL0_12_7);

    mem_12_8: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            CK=>Clock, WRE=>dec12_wre51, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_12_0, DO1=>mdL0_12_1, DO2=>mdL0_12_2, 
            DO3=>mdL0_12_3);

    mem_13_0: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(32), DI1=>Data(33), DI2=>Data(34), 
            DI3=>Data(35), CK=>Clock, WRE=>dec13_wre55, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_13_32, DO1=>mdL0_13_33, DO2=>mdL0_13_34, 
            DO3=>mdL0_13_35);

    mem_13_1: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(28), DI1=>Data(29), DI2=>Data(30), 
            DI3=>Data(31), CK=>Clock, WRE=>dec13_wre55, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_13_28, DO1=>mdL0_13_29, DO2=>mdL0_13_30, 
            DO3=>mdL0_13_31);

    mem_13_2: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(24), DI1=>Data(25), DI2=>Data(26), 
            DI3=>Data(27), CK=>Clock, WRE=>dec13_wre55, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_13_24, DO1=>mdL0_13_25, DO2=>mdL0_13_26, 
            DO3=>mdL0_13_27);

    mem_13_3: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(20), DI1=>Data(21), DI2=>Data(22), 
            DI3=>Data(23), CK=>Clock, WRE=>dec13_wre55, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_13_20, DO1=>mdL0_13_21, DO2=>mdL0_13_22, 
            DO3=>mdL0_13_23);

    mem_13_4: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(16), DI1=>Data(17), DI2=>Data(18), 
            DI3=>Data(19), CK=>Clock, WRE=>dec13_wre55, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_13_16, DO1=>mdL0_13_17, DO2=>mdL0_13_18, 
            DO3=>mdL0_13_19);

    mem_13_5: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(12), DI1=>Data(13), DI2=>Data(14), 
            DI3=>Data(15), CK=>Clock, WRE=>dec13_wre55, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_13_12, DO1=>mdL0_13_13, DO2=>mdL0_13_14, 
            DO3=>mdL0_13_15);

    mem_13_6: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(8), DI1=>Data(9), DI2=>Data(10), 
            DI3=>Data(11), CK=>Clock, WRE=>dec13_wre55, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_13_8, DO1=>mdL0_13_9, DO2=>mdL0_13_10, 
            DO3=>mdL0_13_11);

    mem_13_7: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(4), DI1=>Data(5), DI2=>Data(6), DI3=>Data(7), 
            CK=>Clock, WRE=>dec13_wre55, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_13_4, DO1=>mdL0_13_5, DO2=>mdL0_13_6, 
            DO3=>mdL0_13_7);

    mem_13_8: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            CK=>Clock, WRE=>dec13_wre55, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_13_0, DO1=>mdL0_13_1, DO2=>mdL0_13_2, 
            DO3=>mdL0_13_3);

    mem_14_0: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(32), DI1=>Data(33), DI2=>Data(34), 
            DI3=>Data(35), CK=>Clock, WRE=>dec14_wre59, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_14_32, DO1=>mdL0_14_33, DO2=>mdL0_14_34, 
            DO3=>mdL0_14_35);

    mem_14_1: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(28), DI1=>Data(29), DI2=>Data(30), 
            DI3=>Data(31), CK=>Clock, WRE=>dec14_wre59, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_14_28, DO1=>mdL0_14_29, DO2=>mdL0_14_30, 
            DO3=>mdL0_14_31);

    mem_14_2: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(24), DI1=>Data(25), DI2=>Data(26), 
            DI3=>Data(27), CK=>Clock, WRE=>dec14_wre59, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_14_24, DO1=>mdL0_14_25, DO2=>mdL0_14_26, 
            DO3=>mdL0_14_27);

    mem_14_3: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(20), DI1=>Data(21), DI2=>Data(22), 
            DI3=>Data(23), CK=>Clock, WRE=>dec14_wre59, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_14_20, DO1=>mdL0_14_21, DO2=>mdL0_14_22, 
            DO3=>mdL0_14_23);

    mem_14_4: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(16), DI1=>Data(17), DI2=>Data(18), 
            DI3=>Data(19), CK=>Clock, WRE=>dec14_wre59, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_14_16, DO1=>mdL0_14_17, DO2=>mdL0_14_18, 
            DO3=>mdL0_14_19);

    mem_14_5: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(12), DI1=>Data(13), DI2=>Data(14), 
            DI3=>Data(15), CK=>Clock, WRE=>dec14_wre59, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_14_12, DO1=>mdL0_14_13, DO2=>mdL0_14_14, 
            DO3=>mdL0_14_15);

    mem_14_6: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(8), DI1=>Data(9), DI2=>Data(10), 
            DI3=>Data(11), CK=>Clock, WRE=>dec14_wre59, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_14_8, DO1=>mdL0_14_9, DO2=>mdL0_14_10, 
            DO3=>mdL0_14_11);

    mem_14_7: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(4), DI1=>Data(5), DI2=>Data(6), DI3=>Data(7), 
            CK=>Clock, WRE=>dec14_wre59, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_14_4, DO1=>mdL0_14_5, DO2=>mdL0_14_6, 
            DO3=>mdL0_14_7);

    mem_14_8: SPR16X4B
        -- synopsys translate_off
        generic map (initval=> "0x0000000000000000")
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            CK=>Clock, WRE=>dec14_wre59, AD0=>Address(0), 
            AD1=>Address(1), AD2=>Address(2), AD3=>Address(3), 
            DO0=>mdL0_14_0, DO1=>mdL0_14_1, DO2=>mdL0_14_2, 
            DO3=>mdL0_14_3);

end Structure;

-- synopsys translate_off
library xp2;
configuration Structure_CON of DRAM is
    for Structure
        for all:FD1P3DX use entity xp2.FD1P3DX(V); end for;
        for all:INV use entity xp2.INV(V); end for;
        for all:MUX161 use entity xp2.MUX161(V); end for;
        for all:ROM16X1 use entity xp2.ROM16X1(V); end for;
        for all:SPR16X4B use entity xp2.SPR16X4B(V); end for;
        for all:VHI use entity xp2.VHI(V); end for;
        for all:VLO use entity xp2.VLO(V); end for;
    end for;
end Structure_CON;

-- synopsys translate_on
