// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/21/2020 22:58:34"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pipelined_cpu_with_fpu_top (
	CLK,
	RST,
	SW,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR,
	PS2_CLK,
	PS2_DAT,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS,
	DRAM_CLK,
	DRAM_CKE,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_RAS_N,
	DRAM_CS_N,
	DRAM_WE_N,
	DRAM_UDQM,
	DRAM_LDQM,
	DRAM_DQ,
	GPIO_0);
input 	CLK;
input 	RST;
input 	[8:0] SW;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;
output 	PS2_CLK;
output 	PS2_DAT;
output 	[3:0] VGA_R;
output 	[3:0] VGA_G;
output 	[3:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;
output 	DRAM_CLK;
output 	DRAM_CKE;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_RAS_N;
output 	DRAM_CS_N;
output 	DRAM_WE_N;
output 	DRAM_UDQM;
output 	DRAM_LDQM;
input 	[15:0] DRAM_DQ;
output 	[35:0] GPIO_0;

// Design Ports Information
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CLK	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CKE	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[1]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[2]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[3]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[4]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[5]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[6]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[7]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[8]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[9]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[10]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[11]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[12]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[0]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[1]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CAS_N	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_RAS_N	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CS_N	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_WE_N	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_UDQM	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_LDQM	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[0]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[1]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[2]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[3]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[4]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[5]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[6]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[7]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[8]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[9]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[10]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[11]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[12]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[13]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[14]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[15]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RST	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_DAT~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \CLK~input_o ;
wire \vga|syncgen|PCK~0_combout ;
wire \vga|syncgen|PCK~q ;
wire \vga|syncgen|Add0~1_sumout ;
wire \RST~input_o ;
wire \vga|syncgen|Add0~22 ;
wire \vga|syncgen|Add0~33_sumout ;
wire \vga|syncgen|Add0~34 ;
wire \vga|syncgen|Add0~29_sumout ;
wire \vga|syncgen|Equal0~0_combout ;
wire \vga|syncgen|Equal0~1_combout ;
wire \vga|syncgen|Add0~2 ;
wire \vga|syncgen|Add0~9_sumout ;
wire \vga|syncgen|Add0~10 ;
wire \vga|syncgen|Add0~5_sumout ;
wire \vga|syncgen|Add0~6 ;
wire \vga|syncgen|Add0~25_sumout ;
wire \vga|syncgen|Add0~26 ;
wire \vga|syncgen|Add0~37_sumout ;
wire \vga|syncgen|Add0~38 ;
wire \vga|syncgen|Add0~17_sumout ;
wire \vga|syncgen|Add0~18 ;
wire \vga|syncgen|Add0~13_sumout ;
wire \vga|syncgen|Add0~14 ;
wire \vga|syncgen|Add0~21_sumout ;
wire \vga|Add3~22 ;
wire \vga|Add3~26 ;
wire \vga|Add3~6 ;
wire \vga|Add3~10 ;
wire \vga|Add3~13_sumout ;
wire \vga|Add3~14 ;
wire \vga|Add3~18 ;
wire \vga|Add3~1_sumout ;
wire \vga|Add3~17_sumout ;
wire \vga|sregld~0_combout ;
wire \vga|syncgen|Add1~17_sumout ;
wire \vga|syncgen|VCNT[9]~DUPLICATE_q ;
wire \vga|syncgen|Add1~18 ;
wire \vga|syncgen|Add1~5_sumout ;
wire \vga|syncgen|Add1~6 ;
wire \vga|syncgen|Add1~1_sumout ;
wire \vga|syncgen|Add1~2 ;
wire \vga|syncgen|Add1~33_sumout ;
wire \vga|syncgen|Add1~34 ;
wire \vga|syncgen|Add1~13_sumout ;
wire \vga|syncgen|VCNT[4]~DUPLICATE_q ;
wire \vga|syncgen|Add1~14 ;
wire \vga|syncgen|Add1~29_sumout ;
wire \vga|syncgen|Add1~30 ;
wire \vga|syncgen|Add1~25_sumout ;
wire \vga|syncgen|Add1~26 ;
wire \vga|syncgen|Add1~21_sumout ;
wire \vga|syncgen|Add1~22 ;
wire \vga|syncgen|Add1~37_sumout ;
wire \vga|syncgen|Add1~38 ;
wire \vga|syncgen|Add1~9_sumout ;
wire \vga|syncgen|Equal1~0_combout ;
wire \vga|syncgen|Equal1~2_combout ;
wire \vga|Add6~29_sumout ;
wire \vga|Add6~30 ;
wire \vga|Add6~33_sumout ;
wire \vga|Add6~34 ;
wire \vga|Add6~37_sumout ;
wire \CLK~inputCLKENA0_outclk ;
wire \~GND~combout ;
wire \cpuclk~0_combout ;
wire \cpuclk~q ;
wire \cpu|iu|if_stage|Add0~2 ;
wire \cpu|iu|if_stage|Add0~5_sumout ;
wire \cpu|iu|program_counter[3]~DUPLICATE_q ;
wire \cpu|iu|if_stage|Add0~6 ;
wire \cpu|iu|if_stage|Add0~9_sumout ;
wire \cpu|iu|if_stage|Add0~10 ;
wire \cpu|iu|if_stage|Add0~13_sumout ;
wire \cpu|iu|program_counter[5]~feeder_combout ;
wire \cpu|iu|if_stage|Add0~14 ;
wire \cpu|iu|if_stage|Add0~17_sumout ;
wire \cpu|iu|if_stage|Add0~18 ;
wire \cpu|iu|if_stage|Add0~21_sumout ;
wire \cpu|iu|if_stage|Add0~22 ;
wire \cpu|iu|if_stage|Add0~25_sumout ;
wire \cpu|iu|program_counter[8]~feeder_combout ;
wire \cpu|iu|program_counter[8]~DUPLICATE_q ;
wire \cpu|iu|if_stage|Add0~26 ;
wire \cpu|iu|if_stage|Add0~29_sumout ;
wire \cpu|iu|id_stage|Equal5~0_combout ;
wire \cpu|iu|if_stage|Add0~1_sumout ;
wire \cpu|iu|program_counter[2]~feeder_combout ;
wire \cpu|iu|program_counter[2]~DUPLICATE_q ;
wire \cpu|iu|id_stage|shift~0_combout ;
wire \cpu|iu|id_exe_reg|eshift~q ;
wire \cpu|iu|id_stage|aluc~2_combout ;
wire \cpu|iu|id_stage|aluc~1_combout ;
wire \cpu|iu|id_stage|aluc~0_combout ;
wire \cpu|iu|id_exe_reg|ealuc[2]~DUPLICATE_q ;
wire \cpu|iu|exe_mem_reg|malu[7]~0_combout ;
wire \cpu|iu|exe_stage|Add0~42_cout ;
wire \cpu|iu|exe_stage|Add0~1_sumout ;
wire \cpu|iu|exe_stage|Mux31~0_combout ;
wire \cpu|iu|exe_mem_reg|malu[7]~1_combout ;
wire \cpu|iu|exe_stage|Add0~2 ;
wire \cpu|iu|exe_stage|Add0~5_sumout ;
wire \cpu|iu|exe_stage|Mux30~0_combout ;
wire \cpu|iu|exe_stage|Add0~6 ;
wire \cpu|iu|exe_stage|Add0~9_sumout ;
wire \cpu|iu|exe_stage|Mux29~0_combout ;
wire \cpu|iu|exe_stage|Add0~10 ;
wire \cpu|iu|exe_stage|Add0~13_sumout ;
wire \cpu|iu|exe_stage|Mux28~0_combout ;
wire \cpu|iu|exe_stage|Add0~14 ;
wire \cpu|iu|exe_stage|Add0~17_sumout ;
wire \cpu|iu|exe_stage|Mux27~0_combout ;
wire \cpu|iu|exe_stage|Add0~18 ;
wire \cpu|iu|exe_stage|Add0~21_sumout ;
wire \cpu|iu|exe_stage|Mux26~0_combout ;
wire \cpu|iu|exe_stage|Add0~22 ;
wire \cpu|iu|exe_stage|Add0~25_sumout ;
wire \cpu|iu|exe_stage|Mux25~0_combout ;
wire \cpu|iu|exe_stage|Add0~26 ;
wire \cpu|iu|exe_stage|Add0~29_sumout ;
wire \cpu|iu|exe_stage|Mux24~0_combout ;
wire \cpu|iu|exe_stage|Add0~30 ;
wire \cpu|iu|exe_stage|Add0~33_sumout ;
wire \cpu|iu|exe_stage|Mux23~0_combout ;
wire \cpu|iu|exe_stage|Add0~34 ;
wire \cpu|iu|exe_stage|Add0~37_sumout ;
wire \cpu|iu|exe_stage|Mux22~0_combout ;
wire \vga|Add3~5_sumout ;
wire \vga|Add3~9_sumout ;
wire \vga|Add6~38 ;
wire \vga|Add6~25_sumout ;
wire \vga|Add9~1_sumout ;
wire \vga|Add6~26 ;
wire \vga|Add6~13_sumout ;
wire \vga|Add9~2 ;
wire \vga|Add9~5_sumout ;
wire \vga|Add6~14 ;
wire \vga|Add6~17_sumout ;
wire \vga|Add9~6 ;
wire \vga|Add9~9_sumout ;
wire \vga|Add6~18 ;
wire \vga|Add6~21_sumout ;
wire \vga|Add8~0_combout ;
wire \vga|Add9~10 ;
wire \vga|Add9~13_sumout ;
wire \vga|Add6~22 ;
wire \vga|Add6~5_sumout ;
wire \vga|Add8~1_combout ;
wire \vga|Add9~14 ;
wire \vga|Add9~17_sumout ;
wire \vga|Add6~6 ;
wire \vga|Add6~9_sumout ;
wire \vga|Add8~2_combout ;
wire \vga|Add9~18 ;
wire \vga|Add9~21_sumout ;
wire \vga|Add8~3_combout ;
wire \vga|Add9~22 ;
wire \vga|Add9~25_sumout ;
wire \vga|Add9~26 ;
wire \vga|Add9~29_sumout ;
wire \vga|Add9~30 ;
wire \vga|Add9~33_sumout ;
wire \vga|sreg~7_combout ;
wire \vga|sreg~6_combout ;
wire \vga|sreg~5_combout ;
wire \vga|sreg~4_combout ;
wire \vga|sreg~3_combout ;
wire \vga|sreg~2_combout ;
wire \vga|sreg~1_combout ;
wire \vga|sreg~0_combout ;
wire \vga|LessThan3~0_combout ;
wire \vga|Add3~21_sumout ;
wire \vga|Add3~25_sumout ;
wire \vga|LessThan1~0_combout ;
wire \vga|vga_rgb~0_combout ;
wire \vga|Add6~10 ;
wire \vga|Add6~1_sumout ;
wire \vga|sregld~1_combout ;
wire \vga|vga_rgb~1_combout ;
wire \vga|vga_rgb~2_combout ;
wire \vga|color[10]~feeder_combout ;
wire \vga|vga_rgb~3_combout ;
wire \vga|vga_rgb~4_combout ;
wire \vga|vga_rgb~5_combout ;
wire \vga|vga_rgb~6_combout ;
wire \vga|vga_rgb~7_combout ;
wire \vga|vga_rgb~8_combout ;
wire \vga|vga_rgb~9_combout ;
wire \vga|vga_rgb~10_combout ;
wire \vga|color[2]~feeder_combout ;
wire \vga|vga_rgb~11_combout ;
wire \vga|color[3]~feeder_combout ;
wire \vga|vga_rgb~12_combout ;
wire \vga|syncgen|Equal2~0_combout ;
wire \vga|syncgen|VGA_HS~0_combout ;
wire \vga|syncgen|VGA_HS~q ;
wire \vga|syncgen|VGA_VS~0_combout ;
wire \vga|syncgen|Equal1~1_combout ;
wire \vga|syncgen|VGA_VS~1_combout ;
wire \vga|syncgen|VGA_VS~q ;
wire [3:0] \cpu|iu|id_exe_reg|ealuc ;
wire [9:0] \vga|syncgen|HCNT ;
wire [31:0] \VRAM|altsyncram_component|auto_generated|q_b ;
wire [31:0] \cpu|iu|if_id_reg|instruction ;
wire [31:0] \cpu|iu|id_exe_reg|eimm ;
wire [31:0] \cpu|iu|exe_mem_reg|malu ;
wire [9:0] \vga|syncgen|VCNT ;
wire [31:0] \cpu|iu|program_counter ;
wire [7:0] \vga|CGROM|altsyncram_component|auto_generated|q_a ;
wire [11:0] \vga|vga_rgb ;
wire [11:0] \vga|color ;
wire [7:0] \vga|sreg ;

wire [1:0] \VRAM|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [1:0] \VRAM|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [1:0] \VRAM|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [1:0] \VRAM|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \VRAM|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [1:0] \VRAM|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [1:0] \VRAM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VRAM|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \VRAM|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \VRAM|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [19:0] \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \VRAM|altsyncram_component|auto_generated|q_b [24] = \VRAM|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];
assign \VRAM|altsyncram_component|auto_generated|q_b [25] = \VRAM|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [1];

assign \VRAM|altsyncram_component|auto_generated|q_b [26] = \VRAM|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];
assign \VRAM|altsyncram_component|auto_generated|q_b [27] = \VRAM|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [1];

assign \VRAM|altsyncram_component|auto_generated|q_b [20] = \VRAM|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];
assign \VRAM|altsyncram_component|auto_generated|q_b [21] = \VRAM|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [1];

assign \VRAM|altsyncram_component|auto_generated|q_b [22] = \VRAM|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];
assign \VRAM|altsyncram_component|auto_generated|q_b [23] = \VRAM|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [1];

assign \VRAM|altsyncram_component|auto_generated|q_b [16] = \VRAM|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \VRAM|altsyncram_component|auto_generated|q_b [17] = \VRAM|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];

assign \VRAM|altsyncram_component|auto_generated|q_b [18] = \VRAM|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \VRAM|altsyncram_component|auto_generated|q_b [19] = \VRAM|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];

assign \VRAM|altsyncram_component|auto_generated|q_b [0] = \VRAM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \VRAM|altsyncram_component|auto_generated|q_b [1] = \VRAM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \VRAM|altsyncram_component|auto_generated|q_b [2] = \VRAM|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \VRAM|altsyncram_component|auto_generated|q_b [3] = \VRAM|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];

assign \VRAM|altsyncram_component|auto_generated|q_b [4] = \VRAM|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \VRAM|altsyncram_component|auto_generated|q_b [5] = \VRAM|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \VRAM|altsyncram_component|auto_generated|q_b [6] = \VRAM|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \cpu|iu|if_id_reg|instruction [0] = \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \cpu|iu|if_id_reg|instruction [1] = \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \cpu|iu|if_id_reg|instruction [2] = \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \cpu|iu|if_id_reg|instruction [3] = \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \cpu|iu|if_id_reg|instruction [4] = \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \cpu|iu|if_id_reg|instruction [5] = \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \cpu|iu|if_id_reg|instruction [6] = \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \cpu|iu|if_id_reg|instruction [7] = \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \vga|CGROM|altsyncram_component|auto_generated|q_a [0] = \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vga|CGROM|altsyncram_component|auto_generated|q_a [1] = \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vga|CGROM|altsyncram_component|auto_generated|q_a [2] = \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vga|CGROM|altsyncram_component|auto_generated|q_a [3] = \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \vga|CGROM|altsyncram_component|auto_generated|q_a [4] = \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \vga|CGROM|altsyncram_component|auto_generated|q_a [5] = \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \vga|CGROM|altsyncram_component|auto_generated|q_a [6] = \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \vga|CGROM|altsyncram_component|auto_generated|q_a [7] = \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\vga|vga_rgb [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N42
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\vga|vga_rgb [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\vga|vga_rgb [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N76
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\vga|vga_rgb [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N36
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\vga|vga_rgb [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N53
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\vga|vga_rgb [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N2
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\vga|vga_rgb [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N19
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\vga|vga_rgb [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\vga|vga_rgb [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N53
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\vga|vga_rgb [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\vga|vga_rgb [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\vga|vga_rgb [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N36
cyclonev_io_obuf \VGA_HS~output (
	.i(!\vga|syncgen|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N53
cyclonev_io_obuf \VGA_VS~output (
	.i(!\vga|syncgen|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N93
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N93
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N76
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N5
cyclonev_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N5
cyclonev_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N45
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N36
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N62
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N53
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N2
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N2
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N39
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N56
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N39
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N56
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N96
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N39
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N79
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N5
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N39
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N39
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N56
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N22
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N5
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N22
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N22
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N22
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N5
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N5
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N19
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N56
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N22
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N22
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N5
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N96
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N21
cyclonev_lcell_comb \vga|syncgen|PCK~0 (
// Equation(s):
// \vga|syncgen|PCK~0_combout  = ( !\vga|syncgen|PCK~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|syncgen|PCK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|syncgen|PCK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|PCK~0 .extended_lut = "off";
defparam \vga|syncgen|PCK~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga|syncgen|PCK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N20
dffeas \vga|syncgen|PCK (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\vga|syncgen|PCK~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|PCK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|PCK .is_wysiwyg = "true";
defparam \vga|syncgen|PCK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N0
cyclonev_lcell_comb \vga|syncgen|Add0~1 (
// Equation(s):
// \vga|syncgen|Add0~1_sumout  = SUM(( \vga|syncgen|HCNT [0] ) + ( VCC ) + ( !VCC ))
// \vga|syncgen|Add0~2  = CARRY(( \vga|syncgen|HCNT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|syncgen|HCNT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add0~1_sumout ),
	.cout(\vga|syncgen|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add0~1 .extended_lut = "off";
defparam \vga|syncgen|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \vga|syncgen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \RST~input (
	.i(RST),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RST~input_o ));
// synopsys translate_off
defparam \RST~input .bus_hold = "false";
defparam \RST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N21
cyclonev_lcell_comb \vga|syncgen|Add0~21 (
// Equation(s):
// \vga|syncgen|Add0~21_sumout  = SUM(( \vga|syncgen|HCNT [7] ) + ( GND ) + ( \vga|syncgen|Add0~14  ))
// \vga|syncgen|Add0~22  = CARRY(( \vga|syncgen|HCNT [7] ) + ( GND ) + ( \vga|syncgen|Add0~14  ))

	.dataa(!\vga|syncgen|HCNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add0~21_sumout ),
	.cout(\vga|syncgen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add0~21 .extended_lut = "off";
defparam \vga|syncgen|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|syncgen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N24
cyclonev_lcell_comb \vga|syncgen|Add0~33 (
// Equation(s):
// \vga|syncgen|Add0~33_sumout  = SUM(( \vga|syncgen|HCNT [8] ) + ( GND ) + ( \vga|syncgen|Add0~22  ))
// \vga|syncgen|Add0~34  = CARRY(( \vga|syncgen|HCNT [8] ) + ( GND ) + ( \vga|syncgen|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|syncgen|HCNT [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add0~33_sumout ),
	.cout(\vga|syncgen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add0~33 .extended_lut = "off";
defparam \vga|syncgen|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|syncgen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N17
dffeas \vga|syncgen|HCNT[8] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add0~33_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|HCNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|HCNT[8] .is_wysiwyg = "true";
defparam \vga|syncgen|HCNT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N27
cyclonev_lcell_comb \vga|syncgen|Add0~29 (
// Equation(s):
// \vga|syncgen|Add0~29_sumout  = SUM(( \vga|syncgen|HCNT [9] ) + ( GND ) + ( \vga|syncgen|Add0~34  ))

	.dataa(!\vga|syncgen|HCNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add0~29 .extended_lut = "off";
defparam \vga|syncgen|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|syncgen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N2
dffeas \vga|syncgen|HCNT[9] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add0~29_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|HCNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|HCNT[9] .is_wysiwyg = "true";
defparam \vga|syncgen|HCNT[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y40_N12
cyclonev_lcell_comb \vga|syncgen|Equal0~0 (
// Equation(s):
// \vga|syncgen|Equal0~0_combout  = ( !\vga|syncgen|HCNT [7] & ( (\vga|syncgen|HCNT [2] & (\vga|syncgen|HCNT [0] & (\vga|syncgen|HCNT [1] & \vga|syncgen|HCNT [3]))) ) )

	.dataa(!\vga|syncgen|HCNT [2]),
	.datab(!\vga|syncgen|HCNT [0]),
	.datac(!\vga|syncgen|HCNT [1]),
	.datad(!\vga|syncgen|HCNT [3]),
	.datae(gnd),
	.dataf(!\vga|syncgen|HCNT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|syncgen|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Equal0~0 .extended_lut = "off";
defparam \vga|syncgen|Equal0~0 .lut_mask = 64'h0001000100000000;
defparam \vga|syncgen|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y40_N6
cyclonev_lcell_comb \vga|syncgen|Equal0~1 (
// Equation(s):
// \vga|syncgen|Equal0~1_combout  = ( \vga|syncgen|HCNT [4] & ( \vga|syncgen|HCNT [8] & ( (!\vga|syncgen|HCNT [6] & (\vga|syncgen|HCNT [9] & (!\vga|syncgen|HCNT [5] & \vga|syncgen|Equal0~0_combout ))) ) ) )

	.dataa(!\vga|syncgen|HCNT [6]),
	.datab(!\vga|syncgen|HCNT [9]),
	.datac(!\vga|syncgen|HCNT [5]),
	.datad(!\vga|syncgen|Equal0~0_combout ),
	.datae(!\vga|syncgen|HCNT [4]),
	.dataf(!\vga|syncgen|HCNT [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|syncgen|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Equal0~1 .extended_lut = "off";
defparam \vga|syncgen|Equal0~1 .lut_mask = 64'h0000000000000020;
defparam \vga|syncgen|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y40_N58
dffeas \vga|syncgen|HCNT[0] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add0~1_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|HCNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|HCNT[0] .is_wysiwyg = "true";
defparam \vga|syncgen|HCNT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N3
cyclonev_lcell_comb \vga|syncgen|Add0~9 (
// Equation(s):
// \vga|syncgen|Add0~9_sumout  = SUM(( \vga|syncgen|HCNT [1] ) + ( GND ) + ( \vga|syncgen|Add0~2  ))
// \vga|syncgen|Add0~10  = CARRY(( \vga|syncgen|HCNT [1] ) + ( GND ) + ( \vga|syncgen|Add0~2  ))

	.dataa(!\vga|syncgen|HCNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add0~9_sumout ),
	.cout(\vga|syncgen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add0~9 .extended_lut = "off";
defparam \vga|syncgen|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|syncgen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N53
dffeas \vga|syncgen|HCNT[1] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add0~9_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|HCNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|HCNT[1] .is_wysiwyg = "true";
defparam \vga|syncgen|HCNT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N6
cyclonev_lcell_comb \vga|syncgen|Add0~5 (
// Equation(s):
// \vga|syncgen|Add0~5_sumout  = SUM(( \vga|syncgen|HCNT [2] ) + ( GND ) + ( \vga|syncgen|Add0~10  ))
// \vga|syncgen|Add0~6  = CARRY(( \vga|syncgen|HCNT [2] ) + ( GND ) + ( \vga|syncgen|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|syncgen|HCNT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add0~5_sumout ),
	.cout(\vga|syncgen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add0~5 .extended_lut = "off";
defparam \vga|syncgen|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|syncgen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N5
dffeas \vga|syncgen|HCNT[2] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add0~5_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|HCNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|HCNT[2] .is_wysiwyg = "true";
defparam \vga|syncgen|HCNT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N9
cyclonev_lcell_comb \vga|syncgen|Add0~25 (
// Equation(s):
// \vga|syncgen|Add0~25_sumout  = SUM(( \vga|syncgen|HCNT [3] ) + ( GND ) + ( \vga|syncgen|Add0~6  ))
// \vga|syncgen|Add0~26  = CARRY(( \vga|syncgen|HCNT [3] ) + ( GND ) + ( \vga|syncgen|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|syncgen|HCNT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add0~25_sumout ),
	.cout(\vga|syncgen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add0~25 .extended_lut = "off";
defparam \vga|syncgen|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|syncgen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N14
dffeas \vga|syncgen|HCNT[3] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add0~25_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|HCNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|HCNT[3] .is_wysiwyg = "true";
defparam \vga|syncgen|HCNT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N12
cyclonev_lcell_comb \vga|syncgen|Add0~37 (
// Equation(s):
// \vga|syncgen|Add0~37_sumout  = SUM(( \vga|syncgen|HCNT [4] ) + ( GND ) + ( \vga|syncgen|Add0~26  ))
// \vga|syncgen|Add0~38  = CARRY(( \vga|syncgen|HCNT [4] ) + ( GND ) + ( \vga|syncgen|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|syncgen|HCNT [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add0~37_sumout ),
	.cout(\vga|syncgen|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add0~37 .extended_lut = "off";
defparam \vga|syncgen|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|syncgen|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y40_N50
dffeas \vga|syncgen|HCNT[4] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add0~37_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|HCNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|HCNT[4] .is_wysiwyg = "true";
defparam \vga|syncgen|HCNT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N15
cyclonev_lcell_comb \vga|syncgen|Add0~17 (
// Equation(s):
// \vga|syncgen|Add0~17_sumout  = SUM(( \vga|syncgen|HCNT [5] ) + ( GND ) + ( \vga|syncgen|Add0~38  ))
// \vga|syncgen|Add0~18  = CARRY(( \vga|syncgen|HCNT [5] ) + ( GND ) + ( \vga|syncgen|Add0~38  ))

	.dataa(!\vga|syncgen|HCNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add0~17_sumout ),
	.cout(\vga|syncgen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add0~17 .extended_lut = "off";
defparam \vga|syncgen|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|syncgen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N11
dffeas \vga|syncgen|HCNT[5] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add0~17_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|HCNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|HCNT[5] .is_wysiwyg = "true";
defparam \vga|syncgen|HCNT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N18
cyclonev_lcell_comb \vga|syncgen|Add0~13 (
// Equation(s):
// \vga|syncgen|Add0~13_sumout  = SUM(( \vga|syncgen|HCNT [6] ) + ( GND ) + ( \vga|syncgen|Add0~18  ))
// \vga|syncgen|Add0~14  = CARRY(( \vga|syncgen|HCNT [6] ) + ( GND ) + ( \vga|syncgen|Add0~18  ))

	.dataa(gnd),
	.datab(!\vga|syncgen|HCNT [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add0~13_sumout ),
	.cout(\vga|syncgen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add0~13 .extended_lut = "off";
defparam \vga|syncgen|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|syncgen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y40_N52
dffeas \vga|syncgen|HCNT[6] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add0~13_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|HCNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|HCNT[6] .is_wysiwyg = "true";
defparam \vga|syncgen|HCNT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y40_N8
dffeas \vga|syncgen|HCNT[7] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add0~21_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|HCNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|HCNT[7] .is_wysiwyg = "true";
defparam \vga|syncgen|HCNT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N30
cyclonev_lcell_comb \vga|Add3~21 (
// Equation(s):
// \vga|Add3~21_sumout  = SUM(( \vga|syncgen|HCNT [3] ) + ( VCC ) + ( !VCC ))
// \vga|Add3~22  = CARRY(( \vga|syncgen|HCNT [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga|syncgen|HCNT [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~21_sumout ),
	.cout(\vga|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~21 .extended_lut = "off";
defparam \vga|Add3~21 .lut_mask = 64'h0000000000003333;
defparam \vga|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N33
cyclonev_lcell_comb \vga|Add3~25 (
// Equation(s):
// \vga|Add3~25_sumout  = SUM(( \vga|syncgen|HCNT [4] ) + ( GND ) + ( \vga|Add3~22  ))
// \vga|Add3~26  = CARRY(( \vga|syncgen|HCNT [4] ) + ( GND ) + ( \vga|Add3~22  ))

	.dataa(!\vga|syncgen|HCNT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~25_sumout ),
	.cout(\vga|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~25 .extended_lut = "off";
defparam \vga|Add3~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N36
cyclonev_lcell_comb \vga|Add3~5 (
// Equation(s):
// \vga|Add3~5_sumout  = SUM(( \vga|syncgen|HCNT [5] ) + ( VCC ) + ( \vga|Add3~26  ))
// \vga|Add3~6  = CARRY(( \vga|syncgen|HCNT [5] ) + ( VCC ) + ( \vga|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|syncgen|HCNT [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~5_sumout ),
	.cout(\vga|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~5 .extended_lut = "off";
defparam \vga|Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \vga|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N39
cyclonev_lcell_comb \vga|Add3~9 (
// Equation(s):
// \vga|Add3~9_sumout  = SUM(( \vga|syncgen|HCNT [6] ) + ( VCC ) + ( \vga|Add3~6  ))
// \vga|Add3~10  = CARRY(( \vga|syncgen|HCNT [6] ) + ( VCC ) + ( \vga|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|syncgen|HCNT [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~9_sumout ),
	.cout(\vga|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~9 .extended_lut = "off";
defparam \vga|Add3~9 .lut_mask = 64'h0000000000000F0F;
defparam \vga|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N42
cyclonev_lcell_comb \vga|Add3~13 (
// Equation(s):
// \vga|Add3~13_sumout  = SUM(( \vga|syncgen|HCNT [7] ) + ( GND ) + ( \vga|Add3~10  ))
// \vga|Add3~14  = CARRY(( \vga|syncgen|HCNT [7] ) + ( GND ) + ( \vga|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|syncgen|HCNT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~13_sumout ),
	.cout(\vga|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~13 .extended_lut = "off";
defparam \vga|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N45
cyclonev_lcell_comb \vga|Add3~17 (
// Equation(s):
// \vga|Add3~17_sumout  = SUM(( \vga|syncgen|HCNT [8] ) + ( VCC ) + ( \vga|Add3~14  ))
// \vga|Add3~18  = CARRY(( \vga|syncgen|HCNT [8] ) + ( VCC ) + ( \vga|Add3~14  ))

	.dataa(!\vga|syncgen|HCNT [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~17_sumout ),
	.cout(\vga|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~17 .extended_lut = "off";
defparam \vga|Add3~17 .lut_mask = 64'h0000000000005555;
defparam \vga|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N48
cyclonev_lcell_comb \vga|Add3~1 (
// Equation(s):
// \vga|Add3~1_sumout  = SUM(( \vga|syncgen|HCNT [9] ) + ( VCC ) + ( \vga|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|syncgen|HCNT [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~1 .extended_lut = "off";
defparam \vga|Add3~1 .lut_mask = 64'h0000000000000F0F;
defparam \vga|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y40_N45
cyclonev_lcell_comb \vga|sregld~0 (
// Equation(s):
// \vga|sregld~0_combout  = ( \vga|syncgen|HCNT [1] & ( (!\vga|syncgen|HCNT [0] & \vga|syncgen|HCNT [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|syncgen|HCNT [0]),
	.datad(!\vga|syncgen|HCNT [2]),
	.datae(gnd),
	.dataf(!\vga|syncgen|HCNT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sregld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sregld~0 .extended_lut = "off";
defparam \vga|sregld~0 .lut_mask = 64'h0000000000F000F0;
defparam \vga|sregld~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N0
cyclonev_lcell_comb \vga|syncgen|Add1~17 (
// Equation(s):
// \vga|syncgen|Add1~17_sumout  = SUM(( \vga|syncgen|VCNT [0] ) + ( VCC ) + ( !VCC ))
// \vga|syncgen|Add1~18  = CARRY(( \vga|syncgen|VCNT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga|syncgen|VCNT [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add1~17_sumout ),
	.cout(\vga|syncgen|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add1~17 .extended_lut = "off";
defparam \vga|syncgen|Add1~17 .lut_mask = 64'h0000000000003333;
defparam \vga|syncgen|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y40_N37
dffeas \vga|syncgen|VCNT[9]~DUPLICATE (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add1~9_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal1~2_combout ),
	.sload(vcc),
	.ena(\vga|syncgen|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|VCNT[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|VCNT[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|syncgen|VCNT[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N3
cyclonev_lcell_comb \vga|syncgen|Add1~5 (
// Equation(s):
// \vga|syncgen|Add1~5_sumout  = SUM(( \vga|syncgen|VCNT [1] ) + ( GND ) + ( \vga|syncgen|Add1~18  ))
// \vga|syncgen|Add1~6  = CARRY(( \vga|syncgen|VCNT [1] ) + ( GND ) + ( \vga|syncgen|Add1~18  ))

	.dataa(!\vga|syncgen|VCNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add1~5_sumout ),
	.cout(\vga|syncgen|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add1~5 .extended_lut = "off";
defparam \vga|syncgen|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|syncgen|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y40_N1
dffeas \vga|syncgen|VCNT[1] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add1~5_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal1~2_combout ),
	.sload(vcc),
	.ena(\vga|syncgen|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|VCNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|VCNT[1] .is_wysiwyg = "true";
defparam \vga|syncgen|VCNT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N6
cyclonev_lcell_comb \vga|syncgen|Add1~1 (
// Equation(s):
// \vga|syncgen|Add1~1_sumout  = SUM(( \vga|syncgen|VCNT [2] ) + ( GND ) + ( \vga|syncgen|Add1~6  ))
// \vga|syncgen|Add1~2  = CARRY(( \vga|syncgen|VCNT [2] ) + ( GND ) + ( \vga|syncgen|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|syncgen|VCNT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add1~1_sumout ),
	.cout(\vga|syncgen|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add1~1 .extended_lut = "off";
defparam \vga|syncgen|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|syncgen|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N38
dffeas \vga|syncgen|VCNT[2] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add1~1_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal1~2_combout ),
	.sload(vcc),
	.ena(\vga|syncgen|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|VCNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|VCNT[2] .is_wysiwyg = "true";
defparam \vga|syncgen|VCNT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N9
cyclonev_lcell_comb \vga|syncgen|Add1~33 (
// Equation(s):
// \vga|syncgen|Add1~33_sumout  = SUM(( \vga|syncgen|VCNT [3] ) + ( GND ) + ( \vga|syncgen|Add1~2  ))
// \vga|syncgen|Add1~34  = CARRY(( \vga|syncgen|VCNT [3] ) + ( GND ) + ( \vga|syncgen|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|syncgen|VCNT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add1~33_sumout ),
	.cout(\vga|syncgen|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add1~33 .extended_lut = "off";
defparam \vga|syncgen|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|syncgen|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N8
dffeas \vga|syncgen|VCNT[3] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add1~33_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal1~2_combout ),
	.sload(vcc),
	.ena(\vga|syncgen|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|VCNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|VCNT[3] .is_wysiwyg = "true";
defparam \vga|syncgen|VCNT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N12
cyclonev_lcell_comb \vga|syncgen|Add1~13 (
// Equation(s):
// \vga|syncgen|Add1~13_sumout  = SUM(( \vga|syncgen|VCNT[4]~DUPLICATE_q  ) + ( GND ) + ( \vga|syncgen|Add1~34  ))
// \vga|syncgen|Add1~14  = CARRY(( \vga|syncgen|VCNT[4]~DUPLICATE_q  ) + ( GND ) + ( \vga|syncgen|Add1~34  ))

	.dataa(gnd),
	.datab(!\vga|syncgen|VCNT[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add1~13_sumout ),
	.cout(\vga|syncgen|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add1~13 .extended_lut = "off";
defparam \vga|syncgen|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|syncgen|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y40_N46
dffeas \vga|syncgen|VCNT[4]~DUPLICATE (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add1~13_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal1~2_combout ),
	.sload(vcc),
	.ena(\vga|syncgen|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|VCNT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|VCNT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|syncgen|VCNT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N15
cyclonev_lcell_comb \vga|syncgen|Add1~29 (
// Equation(s):
// \vga|syncgen|Add1~29_sumout  = SUM(( \vga|syncgen|VCNT [5] ) + ( GND ) + ( \vga|syncgen|Add1~14  ))
// \vga|syncgen|Add1~30  = CARRY(( \vga|syncgen|VCNT [5] ) + ( GND ) + ( \vga|syncgen|Add1~14  ))

	.dataa(!\vga|syncgen|VCNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add1~29_sumout ),
	.cout(\vga|syncgen|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add1~29 .extended_lut = "off";
defparam \vga|syncgen|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|syncgen|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N5
dffeas \vga|syncgen|VCNT[5] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add1~29_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal1~2_combout ),
	.sload(vcc),
	.ena(\vga|syncgen|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|VCNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|VCNT[5] .is_wysiwyg = "true";
defparam \vga|syncgen|VCNT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N18
cyclonev_lcell_comb \vga|syncgen|Add1~25 (
// Equation(s):
// \vga|syncgen|Add1~25_sumout  = SUM(( \vga|syncgen|VCNT [6] ) + ( GND ) + ( \vga|syncgen|Add1~30  ))
// \vga|syncgen|Add1~26  = CARRY(( \vga|syncgen|VCNT [6] ) + ( GND ) + ( \vga|syncgen|Add1~30  ))

	.dataa(gnd),
	.datab(!\vga|syncgen|VCNT [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add1~25_sumout ),
	.cout(\vga|syncgen|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add1~25 .extended_lut = "off";
defparam \vga|syncgen|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|syncgen|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N14
dffeas \vga|syncgen|VCNT[6] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add1~25_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal1~2_combout ),
	.sload(vcc),
	.ena(\vga|syncgen|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|VCNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|VCNT[6] .is_wysiwyg = "true";
defparam \vga|syncgen|VCNT[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N21
cyclonev_lcell_comb \vga|syncgen|Add1~21 (
// Equation(s):
// \vga|syncgen|Add1~21_sumout  = SUM(( \vga|syncgen|VCNT [7] ) + ( GND ) + ( \vga|syncgen|Add1~26  ))
// \vga|syncgen|Add1~22  = CARRY(( \vga|syncgen|VCNT [7] ) + ( GND ) + ( \vga|syncgen|Add1~26  ))

	.dataa(!\vga|syncgen|VCNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add1~21_sumout ),
	.cout(\vga|syncgen|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add1~21 .extended_lut = "off";
defparam \vga|syncgen|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|syncgen|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y40_N53
dffeas \vga|syncgen|VCNT[7] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add1~21_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal1~2_combout ),
	.sload(vcc),
	.ena(\vga|syncgen|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|VCNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|VCNT[7] .is_wysiwyg = "true";
defparam \vga|syncgen|VCNT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N24
cyclonev_lcell_comb \vga|syncgen|Add1~37 (
// Equation(s):
// \vga|syncgen|Add1~37_sumout  = SUM(( \vga|syncgen|VCNT [8] ) + ( GND ) + ( \vga|syncgen|Add1~22  ))
// \vga|syncgen|Add1~38  = CARRY(( \vga|syncgen|VCNT [8] ) + ( GND ) + ( \vga|syncgen|Add1~22  ))

	.dataa(gnd),
	.datab(!\vga|syncgen|VCNT [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add1~37_sumout ),
	.cout(\vga|syncgen|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add1~37 .extended_lut = "off";
defparam \vga|syncgen|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|syncgen|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y40_N43
dffeas \vga|syncgen|VCNT[8] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add1~37_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal1~2_combout ),
	.sload(vcc),
	.ena(\vga|syncgen|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|VCNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|VCNT[8] .is_wysiwyg = "true";
defparam \vga|syncgen|VCNT[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N27
cyclonev_lcell_comb \vga|syncgen|Add1~9 (
// Equation(s):
// \vga|syncgen|Add1~9_sumout  = SUM(( \vga|syncgen|VCNT[9]~DUPLICATE_q  ) + ( GND ) + ( \vga|syncgen|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|syncgen|VCNT[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|syncgen|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|syncgen|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Add1~9 .extended_lut = "off";
defparam \vga|syncgen|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|syncgen|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y40_N38
dffeas \vga|syncgen|VCNT[9] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add1~9_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal1~2_combout ),
	.sload(vcc),
	.ena(\vga|syncgen|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|VCNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|VCNT[9] .is_wysiwyg = "true";
defparam \vga|syncgen|VCNT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y40_N47
dffeas \vga|syncgen|VCNT[4] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add1~13_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal1~2_combout ),
	.sload(vcc),
	.ena(\vga|syncgen|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|VCNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|VCNT[4] .is_wysiwyg = "true";
defparam \vga|syncgen|VCNT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N3
cyclonev_lcell_comb \vga|syncgen|Equal1~0 (
// Equation(s):
// \vga|syncgen|Equal1~0_combout  = ( !\vga|syncgen|VCNT [8] & ( \vga|syncgen|VCNT [3] & ( (!\vga|syncgen|VCNT [7] & (!\vga|syncgen|VCNT [5] & !\vga|syncgen|VCNT [6])) ) ) )

	.dataa(!\vga|syncgen|VCNT [7]),
	.datab(!\vga|syncgen|VCNT [5]),
	.datac(!\vga|syncgen|VCNT [6]),
	.datad(gnd),
	.datae(!\vga|syncgen|VCNT [8]),
	.dataf(!\vga|syncgen|VCNT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|syncgen|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Equal1~0 .extended_lut = "off";
defparam \vga|syncgen|Equal1~0 .lut_mask = 64'h0000000080800000;
defparam \vga|syncgen|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N39
cyclonev_lcell_comb \vga|syncgen|Equal1~2 (
// Equation(s):
// \vga|syncgen|Equal1~2_combout  = ( !\vga|syncgen|VCNT [0] & ( \vga|syncgen|Equal1~0_combout  & ( (\vga|syncgen|VCNT [9] & (!\vga|syncgen|VCNT [4] & (\vga|syncgen|VCNT [2] & !\vga|syncgen|VCNT [1]))) ) ) )

	.dataa(!\vga|syncgen|VCNT [9]),
	.datab(!\vga|syncgen|VCNT [4]),
	.datac(!\vga|syncgen|VCNT [2]),
	.datad(!\vga|syncgen|VCNT [1]),
	.datae(!\vga|syncgen|VCNT [0]),
	.dataf(!\vga|syncgen|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|syncgen|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Equal1~2 .extended_lut = "off";
defparam \vga|syncgen|Equal1~2 .lut_mask = 64'h0000000004000000;
defparam \vga|syncgen|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y40_N49
dffeas \vga|syncgen|VCNT[0] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|Add1~17_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\vga|syncgen|Equal1~2_combout ),
	.sload(vcc),
	.ena(\vga|syncgen|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|VCNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|VCNT[0] .is_wysiwyg = "true";
defparam \vga|syncgen|VCNT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N30
cyclonev_lcell_comb \vga|Add6~29 (
// Equation(s):
// \vga|Add6~29_sumout  = SUM(( \vga|syncgen|VCNT [0] ) + ( VCC ) + ( !VCC ))
// \vga|Add6~30  = CARRY(( \vga|syncgen|VCNT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga|syncgen|VCNT [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add6~29_sumout ),
	.cout(\vga|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add6~29 .extended_lut = "off";
defparam \vga|Add6~29 .lut_mask = 64'h0000000000003333;
defparam \vga|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N33
cyclonev_lcell_comb \vga|Add6~33 (
// Equation(s):
// \vga|Add6~33_sumout  = SUM(( \vga|syncgen|VCNT [1] ) + ( VCC ) + ( \vga|Add6~30  ))
// \vga|Add6~34  = CARRY(( \vga|syncgen|VCNT [1] ) + ( VCC ) + ( \vga|Add6~30  ))

	.dataa(!\vga|syncgen|VCNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add6~33_sumout ),
	.cout(\vga|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add6~33 .extended_lut = "off";
defparam \vga|Add6~33 .lut_mask = 64'h0000000000005555;
defparam \vga|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N36
cyclonev_lcell_comb \vga|Add6~37 (
// Equation(s):
// \vga|Add6~37_sumout  = SUM(( \vga|syncgen|VCNT [2] ) + ( GND ) + ( \vga|Add6~34  ))
// \vga|Add6~38  = CARRY(( \vga|syncgen|VCNT [2] ) + ( GND ) + ( \vga|Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|syncgen|VCNT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add6~37_sumout ),
	.cout(\vga|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add6~37 .extended_lut = "off";
defparam \vga|Add6~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLK~inputCLKENA0 (
	.inclk(\CLK~input_o ),
	.ena(vcc),
	.outclk(\CLK~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLK~inputCLKENA0 .clock_type = "global clock";
defparam \CLK~inputCLKENA0 .disable_mode = "low";
defparam \CLK~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLK~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLK~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N57
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y36_N9
cyclonev_lcell_comb \cpuclk~0 (
// Equation(s):
// \cpuclk~0_combout  = !\cpuclk~q 

	.dataa(!\cpuclk~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuclk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuclk~0 .extended_lut = "off";
defparam \cpuclk~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \cpuclk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y36_N35
dffeas cpuclk(
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\cpuclk~0_combout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpuclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam cpuclk.is_wysiwyg = "true";
defparam cpuclk.power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y36_N8
dffeas \cpu|iu|program_counter[3] (
	.clk(\cpuclk~q ),
	.d(gnd),
	.asdata(\cpu|iu|if_stage|Add0~5_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|id_stage|Equal5~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|program_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|program_counter[3] .is_wysiwyg = "true";
defparam \cpu|iu|program_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y36_N30
cyclonev_lcell_comb \cpu|iu|if_stage|Add0~1 (
// Equation(s):
// \cpu|iu|if_stage|Add0~1_sumout  = SUM(( \cpu|iu|program_counter [2] ) + ( VCC ) + ( !VCC ))
// \cpu|iu|if_stage|Add0~2  = CARRY(( \cpu|iu|program_counter [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|iu|program_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|if_stage|Add0~1_sumout ),
	.cout(\cpu|iu|if_stage|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|if_stage|Add0~1 .extended_lut = "off";
defparam \cpu|iu|if_stage|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \cpu|iu|if_stage|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y36_N33
cyclonev_lcell_comb \cpu|iu|if_stage|Add0~5 (
// Equation(s):
// \cpu|iu|if_stage|Add0~5_sumout  = SUM(( \cpu|iu|program_counter [3] ) + ( GND ) + ( \cpu|iu|if_stage|Add0~2  ))
// \cpu|iu|if_stage|Add0~6  = CARRY(( \cpu|iu|program_counter [3] ) + ( GND ) + ( \cpu|iu|if_stage|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|iu|program_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|iu|if_stage|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|if_stage|Add0~5_sumout ),
	.cout(\cpu|iu|if_stage|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|if_stage|Add0~5 .extended_lut = "off";
defparam \cpu|iu|if_stage|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|iu|if_stage|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y36_N7
dffeas \cpu|iu|program_counter[3]~DUPLICATE (
	.clk(\cpuclk~q ),
	.d(gnd),
	.asdata(\cpu|iu|if_stage|Add0~5_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|id_stage|Equal5~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|program_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|program_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|iu|program_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y36_N36
cyclonev_lcell_comb \cpu|iu|if_stage|Add0~9 (
// Equation(s):
// \cpu|iu|if_stage|Add0~9_sumout  = SUM(( \cpu|iu|program_counter [4] ) + ( GND ) + ( \cpu|iu|if_stage|Add0~6  ))
// \cpu|iu|if_stage|Add0~10  = CARRY(( \cpu|iu|program_counter [4] ) + ( GND ) + ( \cpu|iu|if_stage|Add0~6  ))

	.dataa(gnd),
	.datab(!\cpu|iu|program_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|iu|if_stage|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|if_stage|Add0~9_sumout ),
	.cout(\cpu|iu|if_stage|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|if_stage|Add0~9 .extended_lut = "off";
defparam \cpu|iu|if_stage|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|iu|if_stage|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y36_N52
dffeas \cpu|iu|program_counter[4] (
	.clk(\cpuclk~q ),
	.d(gnd),
	.asdata(\cpu|iu|if_stage|Add0~9_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|id_stage|Equal5~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|program_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|program_counter[4] .is_wysiwyg = "true";
defparam \cpu|iu|program_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y36_N39
cyclonev_lcell_comb \cpu|iu|if_stage|Add0~13 (
// Equation(s):
// \cpu|iu|if_stage|Add0~13_sumout  = SUM(( \cpu|iu|program_counter [5] ) + ( GND ) + ( \cpu|iu|if_stage|Add0~10  ))
// \cpu|iu|if_stage|Add0~14  = CARRY(( \cpu|iu|program_counter [5] ) + ( GND ) + ( \cpu|iu|if_stage|Add0~10  ))

	.dataa(!\cpu|iu|program_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|iu|if_stage|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|if_stage|Add0~13_sumout ),
	.cout(\cpu|iu|if_stage|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|if_stage|Add0~13 .extended_lut = "off";
defparam \cpu|iu|if_stage|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|iu|if_stage|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y36_N57
cyclonev_lcell_comb \cpu|iu|program_counter[5]~feeder (
// Equation(s):
// \cpu|iu|program_counter[5]~feeder_combout  = ( \cpu|iu|if_stage|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|iu|if_stage|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|program_counter[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|program_counter[5]~feeder .extended_lut = "off";
defparam \cpu|iu|program_counter[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|iu|program_counter[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y36_N58
dffeas \cpu|iu|program_counter[5] (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|program_counter[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|id_stage|Equal5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|program_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|program_counter[5] .is_wysiwyg = "true";
defparam \cpu|iu|program_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y36_N42
cyclonev_lcell_comb \cpu|iu|if_stage|Add0~17 (
// Equation(s):
// \cpu|iu|if_stage|Add0~17_sumout  = SUM(( \cpu|iu|program_counter [6] ) + ( GND ) + ( \cpu|iu|if_stage|Add0~14  ))
// \cpu|iu|if_stage|Add0~18  = CARRY(( \cpu|iu|program_counter [6] ) + ( GND ) + ( \cpu|iu|if_stage|Add0~14  ))

	.dataa(gnd),
	.datab(!\cpu|iu|program_counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|iu|if_stage|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|if_stage|Add0~17_sumout ),
	.cout(\cpu|iu|if_stage|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|if_stage|Add0~17 .extended_lut = "off";
defparam \cpu|iu|if_stage|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|iu|if_stage|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y36_N46
dffeas \cpu|iu|program_counter[6] (
	.clk(\cpuclk~q ),
	.d(gnd),
	.asdata(\cpu|iu|if_stage|Add0~17_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|id_stage|Equal5~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|program_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|program_counter[6] .is_wysiwyg = "true";
defparam \cpu|iu|program_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y36_N45
cyclonev_lcell_comb \cpu|iu|if_stage|Add0~21 (
// Equation(s):
// \cpu|iu|if_stage|Add0~21_sumout  = SUM(( \cpu|iu|program_counter [7] ) + ( GND ) + ( \cpu|iu|if_stage|Add0~18  ))
// \cpu|iu|if_stage|Add0~22  = CARRY(( \cpu|iu|program_counter [7] ) + ( GND ) + ( \cpu|iu|if_stage|Add0~18  ))

	.dataa(!\cpu|iu|program_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|iu|if_stage|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|if_stage|Add0~21_sumout ),
	.cout(\cpu|iu|if_stage|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|if_stage|Add0~21 .extended_lut = "off";
defparam \cpu|iu|if_stage|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|iu|if_stage|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y36_N40
dffeas \cpu|iu|program_counter[7] (
	.clk(\cpuclk~q ),
	.d(gnd),
	.asdata(\cpu|iu|if_stage|Add0~21_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|id_stage|Equal5~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|program_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|program_counter[7] .is_wysiwyg = "true";
defparam \cpu|iu|program_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y36_N14
dffeas \cpu|iu|program_counter[8] (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|program_counter[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|id_stage|Equal5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|program_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|program_counter[8] .is_wysiwyg = "true";
defparam \cpu|iu|program_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y36_N48
cyclonev_lcell_comb \cpu|iu|if_stage|Add0~25 (
// Equation(s):
// \cpu|iu|if_stage|Add0~25_sumout  = SUM(( \cpu|iu|program_counter [8] ) + ( GND ) + ( \cpu|iu|if_stage|Add0~22  ))
// \cpu|iu|if_stage|Add0~26  = CARRY(( \cpu|iu|program_counter [8] ) + ( GND ) + ( \cpu|iu|if_stage|Add0~22  ))

	.dataa(gnd),
	.datab(!\cpu|iu|program_counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|iu|if_stage|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|if_stage|Add0~25_sumout ),
	.cout(\cpu|iu|if_stage|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|if_stage|Add0~25 .extended_lut = "off";
defparam \cpu|iu|if_stage|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|iu|if_stage|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y36_N12
cyclonev_lcell_comb \cpu|iu|program_counter[8]~feeder (
// Equation(s):
// \cpu|iu|program_counter[8]~feeder_combout  = ( \cpu|iu|if_stage|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|iu|if_stage|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|program_counter[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|program_counter[8]~feeder .extended_lut = "off";
defparam \cpu|iu|program_counter[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|iu|program_counter[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y36_N13
dffeas \cpu|iu|program_counter[8]~DUPLICATE (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|program_counter[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|id_stage|Equal5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|program_counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|program_counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|iu|program_counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y36_N51
cyclonev_lcell_comb \cpu|iu|if_stage|Add0~29 (
// Equation(s):
// \cpu|iu|if_stage|Add0~29_sumout  = SUM(( \cpu|iu|program_counter [9] ) + ( GND ) + ( \cpu|iu|if_stage|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|iu|program_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|iu|if_stage|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|if_stage|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|if_stage|Add0~29 .extended_lut = "off";
defparam \cpu|iu|if_stage|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|iu|if_stage|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y36_N11
dffeas \cpu|iu|program_counter[9] (
	.clk(\cpuclk~q ),
	.d(gnd),
	.asdata(\cpu|iu|if_stage|Add0~29_sumout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|id_stage|Equal5~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|program_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|program_counter[9] .is_wysiwyg = "true";
defparam \cpu|iu|program_counter[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y36_N0
cyclonev_ram_block \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~inputCLKENA0_outclk ),
	.clk1(\cpuclk~q ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RST~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\cpu|iu|program_counter [9],\cpu|iu|program_counter[8]~DUPLICATE_q ,\cpu|iu|program_counter [7],\cpu|iu|program_counter [6],\cpu|iu|program_counter [5],\cpu|iu|program_counter [4],\cpu|iu|program_counter[3]~DUPLICATE_q ,\cpu|iu|program_counter[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./ROMRAM/inst_mem.mif";
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "pipelined_cpu_with_fpu:cpu|integer_unit:iu|pipelined_if_stage:if_stage|inst_mem:mem|altsyncram:altsyncram_component|altsyncram_r4h1:auto_generated|ALTSYNCRAM";
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpu|iu|if_stage|mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800004000FC000FF0002000000000200000000036000C20000300000000C0000FF00000000250000000003000240002600025000FF000FF00055000FF000FF000030002200000000000000400038000500000000004000F3000FF0008400044000C30000C00008000040003000041000400005000000000040007C00078000740000000000000E0000C3000A0000600000000064000000006000020";
// synopsys translate_on

// Location: LABCELL_X21_Y36_N24
cyclonev_lcell_comb \cpu|iu|id_stage|Equal5~0 (
// Equation(s):
// \cpu|iu|id_stage|Equal5~0_combout  = ( !\cpu|iu|if_id_reg|instruction [0] & ( !\cpu|iu|if_id_reg|instruction [1] & ( (\cpu|iu|if_id_reg|instruction [3] & (!\cpu|iu|if_id_reg|instruction [4] & (!\cpu|iu|if_id_reg|instruction [2] & 
// !\cpu|iu|if_id_reg|instruction [5]))) ) ) )

	.dataa(!\cpu|iu|if_id_reg|instruction [3]),
	.datab(!\cpu|iu|if_id_reg|instruction [4]),
	.datac(!\cpu|iu|if_id_reg|instruction [2]),
	.datad(!\cpu|iu|if_id_reg|instruction [5]),
	.datae(!\cpu|iu|if_id_reg|instruction [0]),
	.dataf(!\cpu|iu|if_id_reg|instruction [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|id_stage|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|id_stage|Equal5~0 .extended_lut = "off";
defparam \cpu|iu|id_stage|Equal5~0 .lut_mask = 64'h4000000000000000;
defparam \cpu|iu|id_stage|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y36_N5
dffeas \cpu|iu|program_counter[2] (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|program_counter[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|id_stage|Equal5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|program_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|program_counter[2] .is_wysiwyg = "true";
defparam \cpu|iu|program_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y36_N3
cyclonev_lcell_comb \cpu|iu|program_counter[2]~feeder (
// Equation(s):
// \cpu|iu|program_counter[2]~feeder_combout  = ( \cpu|iu|if_stage|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|iu|if_stage|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|program_counter[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|program_counter[2]~feeder .extended_lut = "off";
defparam \cpu|iu|program_counter[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|iu|program_counter[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y36_N4
dffeas \cpu|iu|program_counter[2]~DUPLICATE (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|program_counter[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|id_stage|Equal5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|program_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|program_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|iu|program_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y36_N42
cyclonev_lcell_comb \cpu|iu|id_stage|shift~0 (
// Equation(s):
// \cpu|iu|id_stage|shift~0_combout  = ( !\cpu|iu|if_id_reg|instruction [5] & ( \cpu|iu|if_id_reg|instruction [0] & ( (!\cpu|iu|if_id_reg|instruction [2] & (!\cpu|iu|if_id_reg|instruction [4] & (!\cpu|iu|if_id_reg|instruction [3] & 
// \cpu|iu|if_id_reg|instruction [1]))) ) ) ) # ( !\cpu|iu|if_id_reg|instruction [5] & ( !\cpu|iu|if_id_reg|instruction [0] & ( (!\cpu|iu|if_id_reg|instruction [2] & (!\cpu|iu|if_id_reg|instruction [4] & !\cpu|iu|if_id_reg|instruction [3])) ) ) )

	.dataa(!\cpu|iu|if_id_reg|instruction [2]),
	.datab(!\cpu|iu|if_id_reg|instruction [4]),
	.datac(!\cpu|iu|if_id_reg|instruction [3]),
	.datad(!\cpu|iu|if_id_reg|instruction [1]),
	.datae(!\cpu|iu|if_id_reg|instruction [5]),
	.dataf(!\cpu|iu|if_id_reg|instruction [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|id_stage|shift~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|id_stage|shift~0 .extended_lut = "off";
defparam \cpu|iu|id_stage|shift~0 .lut_mask = 64'h8080000000800000;
defparam \cpu|iu|id_stage|shift~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y36_N43
dffeas \cpu|iu|id_exe_reg|eshift (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|id_stage|shift~0_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|id_exe_reg|eshift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|id_exe_reg|eshift .is_wysiwyg = "true";
defparam \cpu|iu|id_exe_reg|eshift .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y36_N36
cyclonev_lcell_comb \cpu|iu|id_stage|aluc~2 (
// Equation(s):
// \cpu|iu|id_stage|aluc~2_combout  = ( \cpu|iu|if_id_reg|instruction [5] & ( \cpu|iu|if_id_reg|instruction [0] & ( (\cpu|iu|if_id_reg|instruction [2] & (!\cpu|iu|if_id_reg|instruction [4] & (!\cpu|iu|if_id_reg|instruction [3] & 
// !\cpu|iu|if_id_reg|instruction [1]))) ) ) ) # ( !\cpu|iu|if_id_reg|instruction [5] & ( \cpu|iu|if_id_reg|instruction [0] & ( (!\cpu|iu|if_id_reg|instruction [2] & (!\cpu|iu|if_id_reg|instruction [4] & (!\cpu|iu|if_id_reg|instruction [3] & 
// \cpu|iu|if_id_reg|instruction [1]))) ) ) ) # ( \cpu|iu|if_id_reg|instruction [5] & ( !\cpu|iu|if_id_reg|instruction [0] & ( (\cpu|iu|if_id_reg|instruction [2] & (!\cpu|iu|if_id_reg|instruction [4] & (!\cpu|iu|if_id_reg|instruction [3] & 
// !\cpu|iu|if_id_reg|instruction [1]))) ) ) ) # ( !\cpu|iu|if_id_reg|instruction [5] & ( !\cpu|iu|if_id_reg|instruction [0] & ( (!\cpu|iu|if_id_reg|instruction [2] & (!\cpu|iu|if_id_reg|instruction [4] & !\cpu|iu|if_id_reg|instruction [3])) ) ) )

	.dataa(!\cpu|iu|if_id_reg|instruction [2]),
	.datab(!\cpu|iu|if_id_reg|instruction [4]),
	.datac(!\cpu|iu|if_id_reg|instruction [3]),
	.datad(!\cpu|iu|if_id_reg|instruction [1]),
	.datae(!\cpu|iu|if_id_reg|instruction [5]),
	.dataf(!\cpu|iu|if_id_reg|instruction [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|id_stage|aluc~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|id_stage|aluc~2 .extended_lut = "off";
defparam \cpu|iu|id_stage|aluc~2 .lut_mask = 64'h8080400000804000;
defparam \cpu|iu|id_stage|aluc~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y36_N37
dffeas \cpu|iu|id_exe_reg|ealuc[0] (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|id_stage|aluc~2_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|id_exe_reg|ealuc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|id_exe_reg|ealuc[0] .is_wysiwyg = "true";
defparam \cpu|iu|id_exe_reg|ealuc[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y36_N48
cyclonev_lcell_comb \cpu|iu|id_stage|aluc~1 (
// Equation(s):
// \cpu|iu|id_stage|aluc~1_combout  = ( !\cpu|iu|if_id_reg|instruction [5] & ( \cpu|iu|if_id_reg|instruction [0] & ( (!\cpu|iu|if_id_reg|instruction [2] & (!\cpu|iu|if_id_reg|instruction [4] & (!\cpu|iu|if_id_reg|instruction [3] & 
// \cpu|iu|if_id_reg|instruction [1]))) ) ) ) # ( \cpu|iu|if_id_reg|instruction [5] & ( !\cpu|iu|if_id_reg|instruction [0] & ( (\cpu|iu|if_id_reg|instruction [2] & (!\cpu|iu|if_id_reg|instruction [4] & (!\cpu|iu|if_id_reg|instruction [3] & 
// \cpu|iu|if_id_reg|instruction [1]))) ) ) ) # ( !\cpu|iu|if_id_reg|instruction [5] & ( !\cpu|iu|if_id_reg|instruction [0] & ( (!\cpu|iu|if_id_reg|instruction [2] & (!\cpu|iu|if_id_reg|instruction [4] & !\cpu|iu|if_id_reg|instruction [3])) ) ) )

	.dataa(!\cpu|iu|if_id_reg|instruction [2]),
	.datab(!\cpu|iu|if_id_reg|instruction [4]),
	.datac(!\cpu|iu|if_id_reg|instruction [3]),
	.datad(!\cpu|iu|if_id_reg|instruction [1]),
	.datae(!\cpu|iu|if_id_reg|instruction [5]),
	.dataf(!\cpu|iu|if_id_reg|instruction [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|id_stage|aluc~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|id_stage|aluc~1 .extended_lut = "off";
defparam \cpu|iu|id_stage|aluc~1 .lut_mask = 64'h8080004000800000;
defparam \cpu|iu|id_stage|aluc~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y36_N49
dffeas \cpu|iu|id_exe_reg|ealuc[1] (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|id_stage|aluc~1_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|id_exe_reg|ealuc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|id_exe_reg|ealuc[1] .is_wysiwyg = "true";
defparam \cpu|iu|id_exe_reg|ealuc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y36_N18
cyclonev_lcell_comb \cpu|iu|id_stage|aluc~0 (
// Equation(s):
// \cpu|iu|id_stage|aluc~0_combout  = ( \cpu|iu|if_id_reg|instruction [0] & ( \cpu|iu|if_id_reg|instruction [1] & ( (!\cpu|iu|if_id_reg|instruction [3] & (!\cpu|iu|if_id_reg|instruction [4] & (!\cpu|iu|if_id_reg|instruction [2] & 
// !\cpu|iu|if_id_reg|instruction [5]))) ) ) ) # ( !\cpu|iu|if_id_reg|instruction [0] & ( \cpu|iu|if_id_reg|instruction [1] & ( (!\cpu|iu|if_id_reg|instruction [3] & (!\cpu|iu|if_id_reg|instruction [4] & !\cpu|iu|if_id_reg|instruction [2])) ) ) ) # ( 
// \cpu|iu|if_id_reg|instruction [0] & ( !\cpu|iu|if_id_reg|instruction [1] & ( (!\cpu|iu|if_id_reg|instruction [3] & (!\cpu|iu|if_id_reg|instruction [4] & (\cpu|iu|if_id_reg|instruction [2] & \cpu|iu|if_id_reg|instruction [5]))) ) ) )

	.dataa(!\cpu|iu|if_id_reg|instruction [3]),
	.datab(!\cpu|iu|if_id_reg|instruction [4]),
	.datac(!\cpu|iu|if_id_reg|instruction [2]),
	.datad(!\cpu|iu|if_id_reg|instruction [5]),
	.datae(!\cpu|iu|if_id_reg|instruction [0]),
	.dataf(!\cpu|iu|if_id_reg|instruction [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|id_stage|aluc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|id_stage|aluc~0 .extended_lut = "off";
defparam \cpu|iu|id_stage|aluc~0 .lut_mask = 64'h0000000880808000;
defparam \cpu|iu|id_stage|aluc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y36_N55
dffeas \cpu|iu|id_exe_reg|ealuc[2]~DUPLICATE (
	.clk(\cpuclk~q ),
	.d(gnd),
	.asdata(\cpu|iu|id_stage|aluc~0_combout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|id_exe_reg|ealuc[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|id_exe_reg|ealuc[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|iu|id_exe_reg|ealuc[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y36_N3
cyclonev_lcell_comb \cpu|iu|exe_mem_reg|malu[7]~0 (
// Equation(s):
// \cpu|iu|exe_mem_reg|malu[7]~0_combout  = ( \cpu|iu|id_exe_reg|ealuc[2]~DUPLICATE_q  & ( (\cpu|iu|id_exe_reg|ealuc [0] & !\cpu|iu|id_exe_reg|ealuc [1]) ) ) # ( !\cpu|iu|id_exe_reg|ealuc[2]~DUPLICATE_q  & ( (!\cpu|iu|id_exe_reg|ealuc [0] & 
// \cpu|iu|id_exe_reg|ealuc [1]) ) )

	.dataa(!\cpu|iu|id_exe_reg|ealuc [0]),
	.datab(gnd),
	.datac(!\cpu|iu|id_exe_reg|ealuc [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|iu|id_exe_reg|ealuc[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|exe_mem_reg|malu[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_mem_reg|malu[7]~0 .extended_lut = "off";
defparam \cpu|iu|exe_mem_reg|malu[7]~0 .lut_mask = 64'h0A0A0A0A50505050;
defparam \cpu|iu|exe_mem_reg|malu[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y36_N5
dffeas \cpu|iu|id_exe_reg|eimm[0] (
	.clk(\cpuclk~q ),
	.d(gnd),
	.asdata(\cpu|iu|if_id_reg|instruction [0]),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|id_exe_reg|eimm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|id_exe_reg|eimm[0] .is_wysiwyg = "true";
defparam \cpu|iu|id_exe_reg|eimm[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y36_N56
dffeas \cpu|iu|id_exe_reg|ealuc[2] (
	.clk(\cpuclk~q ),
	.d(gnd),
	.asdata(\cpu|iu|id_stage|aluc~0_combout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|id_exe_reg|ealuc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|id_exe_reg|ealuc[2] .is_wysiwyg = "true";
defparam \cpu|iu|id_exe_reg|ealuc[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y36_N0
cyclonev_lcell_comb \cpu|iu|exe_stage|Add0~42 (
// Equation(s):
// \cpu|iu|exe_stage|Add0~42_cout  = CARRY(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|iu|id_exe_reg|ealuc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cpu|iu|exe_stage|Add0~42_cout ),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Add0~42 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Add0~42 .lut_mask = 64'h0000000000000F0F;
defparam \cpu|iu|exe_stage|Add0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y36_N3
cyclonev_lcell_comb \cpu|iu|exe_stage|Add0~1 (
// Equation(s):
// \cpu|iu|exe_stage|Add0~1_sumout  = SUM(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( (\cpu|iu|id_exe_reg|eimm [0] & \cpu|iu|id_exe_reg|eshift~q ) ) + ( \cpu|iu|exe_stage|Add0~42_cout  ))
// \cpu|iu|exe_stage|Add0~2  = CARRY(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( (\cpu|iu|id_exe_reg|eimm [0] & \cpu|iu|id_exe_reg|eshift~q ) ) + ( \cpu|iu|exe_stage|Add0~42_cout  ))

	.dataa(!\cpu|iu|id_exe_reg|eimm [0]),
	.datab(gnd),
	.datac(!\cpu|iu|id_exe_reg|eshift~q ),
	.datad(!\cpu|iu|id_exe_reg|ealuc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|iu|exe_stage|Add0~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|exe_stage|Add0~1_sumout ),
	.cout(\cpu|iu|exe_stage|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Add0~1 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Add0~1 .lut_mask = 64'h0000FAFA000000FF;
defparam \cpu|iu|exe_stage|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y36_N30
cyclonev_lcell_comb \cpu|iu|exe_stage|Mux31~0 (
// Equation(s):
// \cpu|iu|exe_stage|Mux31~0_combout  = ( \cpu|iu|id_exe_reg|eimm [0] & ( (!\cpu|iu|exe_mem_reg|malu[7]~0_combout  & ((\cpu|iu|exe_stage|Add0~1_sumout ))) # (\cpu|iu|exe_mem_reg|malu[7]~0_combout  & (\cpu|iu|id_exe_reg|eshift~q )) ) ) # ( 
// !\cpu|iu|id_exe_reg|eimm [0] & ( (!\cpu|iu|exe_mem_reg|malu[7]~0_combout  & \cpu|iu|exe_stage|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\cpu|iu|id_exe_reg|eshift~q ),
	.datac(!\cpu|iu|exe_mem_reg|malu[7]~0_combout ),
	.datad(!\cpu|iu|exe_stage|Add0~1_sumout ),
	.datae(!\cpu|iu|id_exe_reg|eimm [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|exe_stage|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Mux31~0 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Mux31~0 .lut_mask = 64'h00F003F300F003F3;
defparam \cpu|iu|exe_stage|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y36_N51
cyclonev_lcell_comb \cpu|iu|exe_mem_reg|malu[7]~1 (
// Equation(s):
// \cpu|iu|exe_mem_reg|malu[7]~1_combout  = ( \cpu|iu|id_exe_reg|ealuc [1] & ( (\cpu|iu|id_exe_reg|ealuc[2]~DUPLICATE_q ) # (\cpu|iu|id_exe_reg|ealuc [0]) ) ) # ( !\cpu|iu|id_exe_reg|ealuc [1] & ( (\cpu|iu|id_exe_reg|ealuc [0] & 
// !\cpu|iu|id_exe_reg|ealuc[2]~DUPLICATE_q ) ) )

	.dataa(!\cpu|iu|id_exe_reg|ealuc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|iu|id_exe_reg|ealuc[2]~DUPLICATE_q ),
	.datae(!\cpu|iu|id_exe_reg|ealuc [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|exe_mem_reg|malu[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_mem_reg|malu[7]~1 .extended_lut = "off";
defparam \cpu|iu|exe_mem_reg|malu[7]~1 .lut_mask = 64'h550055FF550055FF;
defparam \cpu|iu|exe_mem_reg|malu[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N31
dffeas \cpu|iu|exe_mem_reg|malu[0] (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|exe_stage|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|exe_mem_reg|malu[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|exe_mem_reg|malu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|exe_mem_reg|malu[0] .is_wysiwyg = "true";
defparam \cpu|iu|exe_mem_reg|malu[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y36_N8
dffeas \cpu|iu|id_exe_reg|eimm[1] (
	.clk(\cpuclk~q ),
	.d(gnd),
	.asdata(\cpu|iu|if_id_reg|instruction [1]),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|id_exe_reg|eimm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|id_exe_reg|eimm[1] .is_wysiwyg = "true";
defparam \cpu|iu|id_exe_reg|eimm[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y36_N6
cyclonev_lcell_comb \cpu|iu|exe_stage|Add0~5 (
// Equation(s):
// \cpu|iu|exe_stage|Add0~5_sumout  = SUM(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( (\cpu|iu|id_exe_reg|eshift~q  & \cpu|iu|id_exe_reg|eimm [1]) ) + ( \cpu|iu|exe_stage|Add0~2  ))
// \cpu|iu|exe_stage|Add0~6  = CARRY(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( (\cpu|iu|id_exe_reg|eshift~q  & \cpu|iu|id_exe_reg|eimm [1]) ) + ( \cpu|iu|exe_stage|Add0~2  ))

	.dataa(!\cpu|iu|id_exe_reg|ealuc [2]),
	.datab(!\cpu|iu|id_exe_reg|eshift~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|iu|id_exe_reg|eimm [1]),
	.datag(gnd),
	.cin(\cpu|iu|exe_stage|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|exe_stage|Add0~5_sumout ),
	.cout(\cpu|iu|exe_stage|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Add0~5 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Add0~5 .lut_mask = 64'h0000FFCC00005555;
defparam \cpu|iu|exe_stage|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y36_N36
cyclonev_lcell_comb \cpu|iu|exe_stage|Mux30~0 (
// Equation(s):
// \cpu|iu|exe_stage|Mux30~0_combout  = (!\cpu|iu|exe_mem_reg|malu[7]~0_combout  & (((\cpu|iu|exe_stage|Add0~5_sumout )))) # (\cpu|iu|exe_mem_reg|malu[7]~0_combout  & (\cpu|iu|id_exe_reg|eshift~q  & ((\cpu|iu|id_exe_reg|eimm [1]))))

	.dataa(!\cpu|iu|exe_mem_reg|malu[7]~0_combout ),
	.datab(!\cpu|iu|id_exe_reg|eshift~q ),
	.datac(!\cpu|iu|exe_stage|Add0~5_sumout ),
	.datad(!\cpu|iu|id_exe_reg|eimm [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|exe_stage|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Mux30~0 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Mux30~0 .lut_mask = 64'h0A1B0A1B0A1B0A1B;
defparam \cpu|iu|exe_stage|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N37
dffeas \cpu|iu|exe_mem_reg|malu[1] (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|exe_stage|Mux30~0_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|exe_mem_reg|malu[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|exe_mem_reg|malu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|exe_mem_reg|malu[1] .is_wysiwyg = "true";
defparam \cpu|iu|exe_mem_reg|malu[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y36_N11
dffeas \cpu|iu|id_exe_reg|eimm[2] (
	.clk(\cpuclk~q ),
	.d(gnd),
	.asdata(\cpu|iu|if_id_reg|instruction [2]),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|id_exe_reg|eimm [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|id_exe_reg|eimm[2] .is_wysiwyg = "true";
defparam \cpu|iu|id_exe_reg|eimm[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y36_N9
cyclonev_lcell_comb \cpu|iu|exe_stage|Add0~9 (
// Equation(s):
// \cpu|iu|exe_stage|Add0~9_sumout  = SUM(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( (\cpu|iu|id_exe_reg|eshift~q  & \cpu|iu|id_exe_reg|eimm [2]) ) + ( \cpu|iu|exe_stage|Add0~6  ))
// \cpu|iu|exe_stage|Add0~10  = CARRY(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( (\cpu|iu|id_exe_reg|eshift~q  & \cpu|iu|id_exe_reg|eimm [2]) ) + ( \cpu|iu|exe_stage|Add0~6  ))

	.dataa(!\cpu|iu|id_exe_reg|ealuc [2]),
	.datab(!\cpu|iu|id_exe_reg|eshift~q ),
	.datac(!\cpu|iu|id_exe_reg|eimm [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|iu|exe_stage|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|exe_stage|Add0~9_sumout ),
	.cout(\cpu|iu|exe_stage|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Add0~9 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Add0~9 .lut_mask = 64'h0000FCFC00005555;
defparam \cpu|iu|exe_stage|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y36_N12
cyclonev_lcell_comb \cpu|iu|exe_stage|Mux29~0 (
// Equation(s):
// \cpu|iu|exe_stage|Mux29~0_combout  = ( \cpu|iu|id_exe_reg|eshift~q  & ( (!\cpu|iu|exe_mem_reg|malu[7]~0_combout  & (\cpu|iu|exe_stage|Add0~9_sumout )) # (\cpu|iu|exe_mem_reg|malu[7]~0_combout  & ((\cpu|iu|id_exe_reg|eimm [2]))) ) ) # ( 
// !\cpu|iu|id_exe_reg|eshift~q  & ( (!\cpu|iu|exe_mem_reg|malu[7]~0_combout  & \cpu|iu|exe_stage|Add0~9_sumout ) ) )

	.dataa(!\cpu|iu|exe_mem_reg|malu[7]~0_combout ),
	.datab(!\cpu|iu|exe_stage|Add0~9_sumout ),
	.datac(!\cpu|iu|id_exe_reg|eimm [2]),
	.datad(gnd),
	.datae(!\cpu|iu|id_exe_reg|eshift~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|exe_stage|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Mux29~0 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Mux29~0 .lut_mask = 64'h2222272722222727;
defparam \cpu|iu|exe_stage|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N13
dffeas \cpu|iu|exe_mem_reg|malu[2] (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|exe_stage|Mux29~0_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|exe_mem_reg|malu[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|exe_mem_reg|malu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|exe_mem_reg|malu[2] .is_wysiwyg = "true";
defparam \cpu|iu|exe_mem_reg|malu[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y36_N14
dffeas \cpu|iu|id_exe_reg|eimm[3] (
	.clk(\cpuclk~q ),
	.d(gnd),
	.asdata(\cpu|iu|if_id_reg|instruction [3]),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|id_exe_reg|eimm [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|id_exe_reg|eimm[3] .is_wysiwyg = "true";
defparam \cpu|iu|id_exe_reg|eimm[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y36_N12
cyclonev_lcell_comb \cpu|iu|exe_stage|Add0~13 (
// Equation(s):
// \cpu|iu|exe_stage|Add0~13_sumout  = SUM(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( (\cpu|iu|id_exe_reg|eshift~q  & \cpu|iu|id_exe_reg|eimm [3]) ) + ( \cpu|iu|exe_stage|Add0~10  ))
// \cpu|iu|exe_stage|Add0~14  = CARRY(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( (\cpu|iu|id_exe_reg|eshift~q  & \cpu|iu|id_exe_reg|eimm [3]) ) + ( \cpu|iu|exe_stage|Add0~10  ))

	.dataa(!\cpu|iu|id_exe_reg|eshift~q ),
	.datab(!\cpu|iu|id_exe_reg|eimm [3]),
	.datac(!\cpu|iu|id_exe_reg|ealuc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|iu|exe_stage|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|exe_stage|Add0~13_sumout ),
	.cout(\cpu|iu|exe_stage|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Add0~13 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Add0~13 .lut_mask = 64'h0000EEEE00000F0F;
defparam \cpu|iu|exe_stage|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y36_N21
cyclonev_lcell_comb \cpu|iu|exe_stage|Mux28~0 (
// Equation(s):
// \cpu|iu|exe_stage|Mux28~0_combout  = ( \cpu|iu|exe_mem_reg|malu[7]~0_combout  & ( (\cpu|iu|id_exe_reg|eshift~q  & \cpu|iu|id_exe_reg|eimm [3]) ) ) # ( !\cpu|iu|exe_mem_reg|malu[7]~0_combout  & ( \cpu|iu|exe_stage|Add0~13_sumout  ) )

	.dataa(!\cpu|iu|exe_stage|Add0~13_sumout ),
	.datab(gnd),
	.datac(!\cpu|iu|id_exe_reg|eshift~q ),
	.datad(!\cpu|iu|id_exe_reg|eimm [3]),
	.datae(!\cpu|iu|exe_mem_reg|malu[7]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|exe_stage|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Mux28~0 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Mux28~0 .lut_mask = 64'h5555000F5555000F;
defparam \cpu|iu|exe_stage|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N22
dffeas \cpu|iu|exe_mem_reg|malu[3] (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|exe_stage|Mux28~0_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|exe_mem_reg|malu[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|exe_mem_reg|malu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|exe_mem_reg|malu[3] .is_wysiwyg = "true";
defparam \cpu|iu|exe_mem_reg|malu[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y36_N17
dffeas \cpu|iu|id_exe_reg|eimm[4] (
	.clk(\cpuclk~q ),
	.d(gnd),
	.asdata(\cpu|iu|if_id_reg|instruction [4]),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|id_exe_reg|eimm [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|id_exe_reg|eimm[4] .is_wysiwyg = "true";
defparam \cpu|iu|id_exe_reg|eimm[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y36_N15
cyclonev_lcell_comb \cpu|iu|exe_stage|Add0~17 (
// Equation(s):
// \cpu|iu|exe_stage|Add0~17_sumout  = SUM(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( (\cpu|iu|id_exe_reg|eshift~q  & \cpu|iu|id_exe_reg|eimm [4]) ) + ( \cpu|iu|exe_stage|Add0~14  ))
// \cpu|iu|exe_stage|Add0~18  = CARRY(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( (\cpu|iu|id_exe_reg|eshift~q  & \cpu|iu|id_exe_reg|eimm [4]) ) + ( \cpu|iu|exe_stage|Add0~14  ))

	.dataa(!\cpu|iu|id_exe_reg|eshift~q ),
	.datab(gnd),
	.datac(!\cpu|iu|id_exe_reg|eimm [4]),
	.datad(!\cpu|iu|id_exe_reg|ealuc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|iu|exe_stage|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|exe_stage|Add0~17_sumout ),
	.cout(\cpu|iu|exe_stage|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Add0~17 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Add0~17 .lut_mask = 64'h0000FAFA000000FF;
defparam \cpu|iu|exe_stage|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y36_N54
cyclonev_lcell_comb \cpu|iu|exe_stage|Mux27~0 (
// Equation(s):
// \cpu|iu|exe_stage|Mux27~0_combout  = ( \cpu|iu|id_exe_reg|eshift~q  & ( (!\cpu|iu|exe_mem_reg|malu[7]~0_combout  & (\cpu|iu|exe_stage|Add0~17_sumout )) # (\cpu|iu|exe_mem_reg|malu[7]~0_combout  & ((\cpu|iu|id_exe_reg|eimm [4]))) ) ) # ( 
// !\cpu|iu|id_exe_reg|eshift~q  & ( (!\cpu|iu|exe_mem_reg|malu[7]~0_combout  & \cpu|iu|exe_stage|Add0~17_sumout ) ) )

	.dataa(!\cpu|iu|exe_mem_reg|malu[7]~0_combout ),
	.datab(!\cpu|iu|exe_stage|Add0~17_sumout ),
	.datac(!\cpu|iu|id_exe_reg|eimm [4]),
	.datad(gnd),
	.datae(!\cpu|iu|id_exe_reg|eshift~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|exe_stage|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Mux27~0 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Mux27~0 .lut_mask = 64'h2222272722222727;
defparam \cpu|iu|exe_stage|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N55
dffeas \cpu|iu|exe_mem_reg|malu[4] (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|exe_stage|Mux27~0_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|exe_mem_reg|malu[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|exe_mem_reg|malu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|exe_mem_reg|malu[4] .is_wysiwyg = "true";
defparam \cpu|iu|exe_mem_reg|malu[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y36_N20
dffeas \cpu|iu|id_exe_reg|eimm[5] (
	.clk(\cpuclk~q ),
	.d(gnd),
	.asdata(\cpu|iu|if_id_reg|instruction [5]),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|id_exe_reg|eimm [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|id_exe_reg|eimm[5] .is_wysiwyg = "true";
defparam \cpu|iu|id_exe_reg|eimm[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y36_N18
cyclonev_lcell_comb \cpu|iu|exe_stage|Add0~21 (
// Equation(s):
// \cpu|iu|exe_stage|Add0~21_sumout  = SUM(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( (\cpu|iu|id_exe_reg|eimm [5] & \cpu|iu|id_exe_reg|eshift~q ) ) + ( \cpu|iu|exe_stage|Add0~18  ))
// \cpu|iu|exe_stage|Add0~22  = CARRY(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( (\cpu|iu|id_exe_reg|eimm [5] & \cpu|iu|id_exe_reg|eshift~q ) ) + ( \cpu|iu|exe_stage|Add0~18  ))

	.dataa(!\cpu|iu|id_exe_reg|eimm [5]),
	.datab(!\cpu|iu|id_exe_reg|eshift~q ),
	.datac(!\cpu|iu|id_exe_reg|ealuc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|iu|exe_stage|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|exe_stage|Add0~21_sumout ),
	.cout(\cpu|iu|exe_stage|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Add0~21 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Add0~21 .lut_mask = 64'h0000EEEE00000F0F;
defparam \cpu|iu|exe_stage|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y36_N39
cyclonev_lcell_comb \cpu|iu|exe_stage|Mux26~0 (
// Equation(s):
// \cpu|iu|exe_stage|Mux26~0_combout  = ( \cpu|iu|exe_stage|Add0~21_sumout  & ( (!\cpu|iu|exe_mem_reg|malu[7]~0_combout ) # ((\cpu|iu|id_exe_reg|eshift~q  & \cpu|iu|id_exe_reg|eimm [5])) ) ) # ( !\cpu|iu|exe_stage|Add0~21_sumout  & ( 
// (\cpu|iu|exe_mem_reg|malu[7]~0_combout  & (\cpu|iu|id_exe_reg|eshift~q  & \cpu|iu|id_exe_reg|eimm [5])) ) )

	.dataa(!\cpu|iu|exe_mem_reg|malu[7]~0_combout ),
	.datab(!\cpu|iu|id_exe_reg|eshift~q ),
	.datac(!\cpu|iu|id_exe_reg|eimm [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|iu|exe_stage|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|exe_stage|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Mux26~0 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Mux26~0 .lut_mask = 64'h01010101ABABABAB;
defparam \cpu|iu|exe_stage|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N40
dffeas \cpu|iu|exe_mem_reg|malu[5] (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|exe_stage|Mux26~0_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|exe_mem_reg|malu[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|exe_mem_reg|malu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|exe_mem_reg|malu[5] .is_wysiwyg = "true";
defparam \cpu|iu|exe_mem_reg|malu[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y36_N23
dffeas \cpu|iu|id_exe_reg|eimm[6] (
	.clk(\cpuclk~q ),
	.d(gnd),
	.asdata(\cpu|iu|if_id_reg|instruction [6]),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|id_exe_reg|eimm [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|id_exe_reg|eimm[6] .is_wysiwyg = "true";
defparam \cpu|iu|id_exe_reg|eimm[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y36_N21
cyclonev_lcell_comb \cpu|iu|exe_stage|Add0~25 (
// Equation(s):
// \cpu|iu|exe_stage|Add0~25_sumout  = SUM(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( (\cpu|iu|id_exe_reg|eshift~q  & \cpu|iu|id_exe_reg|eimm [6]) ) + ( \cpu|iu|exe_stage|Add0~22  ))
// \cpu|iu|exe_stage|Add0~26  = CARRY(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( (\cpu|iu|id_exe_reg|eshift~q  & \cpu|iu|id_exe_reg|eimm [6]) ) + ( \cpu|iu|exe_stage|Add0~22  ))

	.dataa(gnd),
	.datab(!\cpu|iu|id_exe_reg|eshift~q ),
	.datac(!\cpu|iu|id_exe_reg|eimm [6]),
	.datad(!\cpu|iu|id_exe_reg|ealuc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|iu|exe_stage|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|exe_stage|Add0~25_sumout ),
	.cout(\cpu|iu|exe_stage|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Add0~25 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Add0~25 .lut_mask = 64'h0000FCFC000000FF;
defparam \cpu|iu|exe_stage|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y36_N0
cyclonev_lcell_comb \cpu|iu|exe_stage|Mux25~0 (
// Equation(s):
// \cpu|iu|exe_stage|Mux25~0_combout  = ( \cpu|iu|exe_stage|Add0~25_sumout  & ( (!\cpu|iu|exe_mem_reg|malu[7]~0_combout ) # ((\cpu|iu|id_exe_reg|eshift~q  & \cpu|iu|id_exe_reg|eimm [6])) ) ) # ( !\cpu|iu|exe_stage|Add0~25_sumout  & ( 
// (\cpu|iu|id_exe_reg|eshift~q  & (\cpu|iu|exe_mem_reg|malu[7]~0_combout  & \cpu|iu|id_exe_reg|eimm [6])) ) )

	.dataa(gnd),
	.datab(!\cpu|iu|id_exe_reg|eshift~q ),
	.datac(!\cpu|iu|exe_mem_reg|malu[7]~0_combout ),
	.datad(!\cpu|iu|id_exe_reg|eimm [6]),
	.datae(gnd),
	.dataf(!\cpu|iu|exe_stage|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|exe_stage|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Mux25~0 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Mux25~0 .lut_mask = 64'h00030003F0F3F0F3;
defparam \cpu|iu|exe_stage|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N1
dffeas \cpu|iu|exe_mem_reg|malu[6] (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|exe_stage|Mux25~0_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|exe_mem_reg|malu[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|exe_mem_reg|malu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|exe_mem_reg|malu[6] .is_wysiwyg = "true";
defparam \cpu|iu|exe_mem_reg|malu[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y36_N26
dffeas \cpu|iu|id_exe_reg|eimm[7] (
	.clk(\cpuclk~q ),
	.d(gnd),
	.asdata(\cpu|iu|if_id_reg|instruction [7]),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|id_exe_reg|eimm [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|id_exe_reg|eimm[7] .is_wysiwyg = "true";
defparam \cpu|iu|id_exe_reg|eimm[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y36_N24
cyclonev_lcell_comb \cpu|iu|exe_stage|Add0~29 (
// Equation(s):
// \cpu|iu|exe_stage|Add0~29_sumout  = SUM(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( (\cpu|iu|id_exe_reg|eshift~q  & \cpu|iu|id_exe_reg|eimm [7]) ) + ( \cpu|iu|exe_stage|Add0~26  ))
// \cpu|iu|exe_stage|Add0~30  = CARRY(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( (\cpu|iu|id_exe_reg|eshift~q  & \cpu|iu|id_exe_reg|eimm [7]) ) + ( \cpu|iu|exe_stage|Add0~26  ))

	.dataa(!\cpu|iu|id_exe_reg|ealuc [2]),
	.datab(!\cpu|iu|id_exe_reg|eshift~q ),
	.datac(!\cpu|iu|id_exe_reg|eimm [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|iu|exe_stage|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|exe_stage|Add0~29_sumout ),
	.cout(\cpu|iu|exe_stage|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Add0~29 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Add0~29 .lut_mask = 64'h0000FCFC00005555;
defparam \cpu|iu|exe_stage|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y36_N9
cyclonev_lcell_comb \cpu|iu|exe_stage|Mux24~0 (
// Equation(s):
// \cpu|iu|exe_stage|Mux24~0_combout  = ( \cpu|iu|id_exe_reg|eshift~q  & ( (!\cpu|iu|exe_mem_reg|malu[7]~0_combout  & ((\cpu|iu|exe_stage|Add0~29_sumout ))) # (\cpu|iu|exe_mem_reg|malu[7]~0_combout  & (\cpu|iu|id_exe_reg|eimm [7])) ) ) # ( 
// !\cpu|iu|id_exe_reg|eshift~q  & ( (!\cpu|iu|exe_mem_reg|malu[7]~0_combout  & \cpu|iu|exe_stage|Add0~29_sumout ) ) )

	.dataa(!\cpu|iu|exe_mem_reg|malu[7]~0_combout ),
	.datab(!\cpu|iu|id_exe_reg|eimm [7]),
	.datac(!\cpu|iu|exe_stage|Add0~29_sumout ),
	.datad(gnd),
	.datae(!\cpu|iu|id_exe_reg|eshift~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|exe_stage|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Mux24~0 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Mux24~0 .lut_mask = 64'h0A0A1B1B0A0A1B1B;
defparam \cpu|iu|exe_stage|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N11
dffeas \cpu|iu|exe_mem_reg|malu[7] (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|exe_stage|Mux24~0_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(\cpu|iu|exe_mem_reg|malu[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|exe_mem_reg|malu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|exe_mem_reg|malu[7] .is_wysiwyg = "true";
defparam \cpu|iu|exe_mem_reg|malu[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y36_N27
cyclonev_lcell_comb \cpu|iu|exe_stage|Add0~33 (
// Equation(s):
// \cpu|iu|exe_stage|Add0~33_sumout  = SUM(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( GND ) + ( \cpu|iu|exe_stage|Add0~30  ))
// \cpu|iu|exe_stage|Add0~34  = CARRY(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( GND ) + ( \cpu|iu|exe_stage|Add0~30  ))

	.dataa(!\cpu|iu|id_exe_reg|ealuc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|iu|exe_stage|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|exe_stage|Add0~33_sumout ),
	.cout(\cpu|iu|exe_stage|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Add0~33 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|iu|exe_stage|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y36_N42
cyclonev_lcell_comb \cpu|iu|exe_stage|Mux23~0 (
// Equation(s):
// \cpu|iu|exe_stage|Mux23~0_combout  = (!\cpu|iu|id_exe_reg|ealuc [0] & (!\cpu|iu|id_exe_reg|ealuc [1] & \cpu|iu|exe_stage|Add0~33_sumout ))

	.dataa(!\cpu|iu|id_exe_reg|ealuc [0]),
	.datab(!\cpu|iu|id_exe_reg|ealuc [1]),
	.datac(!\cpu|iu|exe_stage|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|exe_stage|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Mux23~0 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Mux23~0 .lut_mask = 64'h0808080808080808;
defparam \cpu|iu|exe_stage|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N44
dffeas \cpu|iu|exe_mem_reg|malu[8] (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|exe_stage|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|exe_mem_reg|malu [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|exe_mem_reg|malu[8] .is_wysiwyg = "true";
defparam \cpu|iu|exe_mem_reg|malu[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y36_N30
cyclonev_lcell_comb \cpu|iu|exe_stage|Add0~37 (
// Equation(s):
// \cpu|iu|exe_stage|Add0~37_sumout  = SUM(( \cpu|iu|id_exe_reg|ealuc [2] ) + ( GND ) + ( \cpu|iu|exe_stage|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|iu|id_exe_reg|ealuc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|iu|exe_stage|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|iu|exe_stage|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Add0~37 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|iu|exe_stage|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y36_N45
cyclonev_lcell_comb \cpu|iu|exe_stage|Mux22~0 (
// Equation(s):
// \cpu|iu|exe_stage|Mux22~0_combout  = ( \cpu|iu|exe_stage|Add0~37_sumout  & ( (!\cpu|iu|id_exe_reg|ealuc [0] & !\cpu|iu|id_exe_reg|ealuc [1]) ) )

	.dataa(!\cpu|iu|id_exe_reg|ealuc [0]),
	.datab(!\cpu|iu|id_exe_reg|ealuc [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|iu|exe_stage|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|iu|exe_stage|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|iu|exe_stage|Mux22~0 .extended_lut = "off";
defparam \cpu|iu|exe_stage|Mux22~0 .lut_mask = 64'h0000000088888888;
defparam \cpu|iu|exe_stage|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N46
dffeas \cpu|iu|exe_mem_reg|malu[9] (
	.clk(\cpuclk~q ),
	.d(\cpu|iu|exe_stage|Mux22~0_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|iu|exe_mem_reg|malu [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|iu|exe_mem_reg|malu[9] .is_wysiwyg = "true";
defparam \cpu|iu|exe_mem_reg|malu[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N39
cyclonev_lcell_comb \vga|Add6~25 (
// Equation(s):
// \vga|Add6~25_sumout  = SUM(( \vga|syncgen|VCNT [3] ) + ( VCC ) + ( \vga|Add6~38  ))
// \vga|Add6~26  = CARRY(( \vga|syncgen|VCNT [3] ) + ( VCC ) + ( \vga|Add6~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|syncgen|VCNT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add6~25_sumout ),
	.cout(\vga|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add6~25 .extended_lut = "off";
defparam \vga|Add6~25 .lut_mask = 64'h0000000000000F0F;
defparam \vga|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N0
cyclonev_lcell_comb \vga|Add9~1 (
// Equation(s):
// \vga|Add9~1_sumout  = SUM(( \vga|Add6~25_sumout  ) + ( \vga|Add3~13_sumout  ) + ( !VCC ))
// \vga|Add9~2  = CARRY(( \vga|Add6~25_sumout  ) + ( \vga|Add3~13_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga|Add3~13_sumout ),
	.datac(!\vga|Add6~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add9~1_sumout ),
	.cout(\vga|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add9~1 .extended_lut = "off";
defparam \vga|Add9~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \vga|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N42
cyclonev_lcell_comb \vga|Add6~13 (
// Equation(s):
// \vga|Add6~13_sumout  = SUM(( \vga|syncgen|VCNT[4]~DUPLICATE_q  ) + ( GND ) + ( \vga|Add6~26  ))
// \vga|Add6~14  = CARRY(( \vga|syncgen|VCNT[4]~DUPLICATE_q  ) + ( GND ) + ( \vga|Add6~26  ))

	.dataa(gnd),
	.datab(!\vga|syncgen|VCNT[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add6~13_sumout ),
	.cout(\vga|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add6~13 .extended_lut = "off";
defparam \vga|Add6~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N3
cyclonev_lcell_comb \vga|Add9~5 (
// Equation(s):
// \vga|Add9~5_sumout  = SUM(( \vga|Add6~13_sumout  ) + ( \vga|Add3~17_sumout  ) + ( \vga|Add9~2  ))
// \vga|Add9~6  = CARRY(( \vga|Add6~13_sumout  ) + ( \vga|Add3~17_sumout  ) + ( \vga|Add9~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add6~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add3~17_sumout ),
	.datag(gnd),
	.cin(\vga|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add9~5_sumout ),
	.cout(\vga|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add9~5 .extended_lut = "off";
defparam \vga|Add9~5 .lut_mask = 64'h0000FF0000000F0F;
defparam \vga|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N45
cyclonev_lcell_comb \vga|Add6~17 (
// Equation(s):
// \vga|Add6~17_sumout  = SUM(( \vga|syncgen|VCNT [5] ) + ( VCC ) + ( \vga|Add6~14  ))
// \vga|Add6~18  = CARRY(( \vga|syncgen|VCNT [5] ) + ( VCC ) + ( \vga|Add6~14  ))

	.dataa(!\vga|syncgen|VCNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add6~17_sumout ),
	.cout(\vga|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add6~17 .extended_lut = "off";
defparam \vga|Add6~17 .lut_mask = 64'h0000000000005555;
defparam \vga|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N6
cyclonev_lcell_comb \vga|Add9~9 (
// Equation(s):
// \vga|Add9~9_sumout  = SUM(( \vga|Add3~1_sumout  ) + ( !\vga|Add6~17_sumout  $ (!\vga|Add6~25_sumout ) ) + ( \vga|Add9~6  ))
// \vga|Add9~10  = CARRY(( \vga|Add3~1_sumout  ) + ( !\vga|Add6~17_sumout  $ (!\vga|Add6~25_sumout ) ) + ( \vga|Add9~6  ))

	.dataa(!\vga|Add3~1_sumout ),
	.datab(gnd),
	.datac(!\vga|Add6~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add6~25_sumout ),
	.datag(gnd),
	.cin(\vga|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add9~9_sumout ),
	.cout(\vga|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add9~9 .extended_lut = "off";
defparam \vga|Add9~9 .lut_mask = 64'h0000F00F00005555;
defparam \vga|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N48
cyclonev_lcell_comb \vga|Add6~21 (
// Equation(s):
// \vga|Add6~21_sumout  = SUM(( \vga|syncgen|VCNT [6] ) + ( GND ) + ( \vga|Add6~18  ))
// \vga|Add6~22  = CARRY(( \vga|syncgen|VCNT [6] ) + ( GND ) + ( \vga|Add6~18  ))

	.dataa(gnd),
	.datab(!\vga|syncgen|VCNT [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add6~21_sumout ),
	.cout(\vga|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add6~21 .extended_lut = "off";
defparam \vga|Add6~21 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N36
cyclonev_lcell_comb \vga|Add8~0 (
// Equation(s):
// \vga|Add8~0_combout  = ( \vga|Add6~21_sumout  & ( \vga|Add6~25_sumout  & ( !\vga|Add6~13_sumout  $ (\vga|Add6~17_sumout ) ) ) ) # ( !\vga|Add6~21_sumout  & ( \vga|Add6~25_sumout  & ( !\vga|Add6~13_sumout  $ (!\vga|Add6~17_sumout ) ) ) ) # ( 
// \vga|Add6~21_sumout  & ( !\vga|Add6~25_sumout  & ( !\vga|Add6~13_sumout  ) ) ) # ( !\vga|Add6~21_sumout  & ( !\vga|Add6~25_sumout  & ( \vga|Add6~13_sumout  ) ) )

	.dataa(gnd),
	.datab(!\vga|Add6~13_sumout ),
	.datac(!\vga|Add6~17_sumout ),
	.datad(gnd),
	.datae(!\vga|Add6~21_sumout ),
	.dataf(!\vga|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Add8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add8~0 .extended_lut = "off";
defparam \vga|Add8~0 .lut_mask = 64'h3333CCCC3C3CC3C3;
defparam \vga|Add8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N9
cyclonev_lcell_comb \vga|Add9~13 (
// Equation(s):
// \vga|Add9~13_sumout  = SUM(( \vga|Add8~0_combout  ) + ( GND ) + ( \vga|Add9~10  ))
// \vga|Add9~14  = CARRY(( \vga|Add8~0_combout  ) + ( GND ) + ( \vga|Add9~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|Add8~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add9~13_sumout ),
	.cout(\vga|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add9~13 .extended_lut = "off";
defparam \vga|Add9~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N51
cyclonev_lcell_comb \vga|Add6~5 (
// Equation(s):
// \vga|Add6~5_sumout  = SUM(( \vga|syncgen|VCNT [7] ) + ( VCC ) + ( \vga|Add6~22  ))
// \vga|Add6~6  = CARRY(( \vga|syncgen|VCNT [7] ) + ( VCC ) + ( \vga|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|syncgen|VCNT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add6~5_sumout ),
	.cout(\vga|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add6~5 .extended_lut = "off";
defparam \vga|Add6~5 .lut_mask = 64'h00000000000000FF;
defparam \vga|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N33
cyclonev_lcell_comb \vga|Add8~1 (
// Equation(s):
// \vga|Add8~1_combout  = ( \vga|Add6~25_sumout  & ( !\vga|Add6~5_sumout  $ (((!\vga|Add6~17_sumout  & ((!\vga|Add6~13_sumout ) # (!\vga|Add6~21_sumout ))) # (\vga|Add6~17_sumout  & ((\vga|Add6~21_sumout ) # (\vga|Add6~13_sumout ))))) ) ) # ( 
// !\vga|Add6~25_sumout  & ( !\vga|Add6~17_sumout  $ (!\vga|Add6~5_sumout  $ (((\vga|Add6~13_sumout  & \vga|Add6~21_sumout )))) ) )

	.dataa(!\vga|Add6~17_sumout ),
	.datab(!\vga|Add6~13_sumout ),
	.datac(!\vga|Add6~21_sumout ),
	.datad(!\vga|Add6~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Add8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add8~1 .extended_lut = "off";
defparam \vga|Add8~1 .lut_mask = 64'h56A956A942BD42BD;
defparam \vga|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N12
cyclonev_lcell_comb \vga|Add9~17 (
// Equation(s):
// \vga|Add9~17_sumout  = SUM(( \vga|Add8~1_combout  ) + ( GND ) + ( \vga|Add9~14  ))
// \vga|Add9~18  = CARRY(( \vga|Add8~1_combout  ) + ( GND ) + ( \vga|Add9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add8~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add9~17_sumout ),
	.cout(\vga|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add9~17 .extended_lut = "off";
defparam \vga|Add9~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N54
cyclonev_lcell_comb \vga|Add6~9 (
// Equation(s):
// \vga|Add6~9_sumout  = SUM(( \vga|syncgen|VCNT [8] ) + ( VCC ) + ( \vga|Add6~6  ))
// \vga|Add6~10  = CARRY(( \vga|syncgen|VCNT [8] ) + ( VCC ) + ( \vga|Add6~6  ))

	.dataa(gnd),
	.datab(!\vga|syncgen|VCNT [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add6~9_sumout ),
	.cout(\vga|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add6~9 .extended_lut = "off";
defparam \vga|Add6~9 .lut_mask = 64'h0000000000003333;
defparam \vga|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N42
cyclonev_lcell_comb \vga|Add8~2 (
// Equation(s):
// \vga|Add8~2_combout  = ( \vga|Add6~21_sumout  & ( \vga|Add6~25_sumout  & ( !\vga|Add6~9_sumout  $ ((((\vga|Add6~5_sumout  & \vga|Add6~13_sumout )) # (\vga|Add6~17_sumout ))) ) ) ) # ( !\vga|Add6~21_sumout  & ( \vga|Add6~25_sumout  & ( !\vga|Add6~9_sumout  
// $ (((!\vga|Add6~17_sumout ) # ((!\vga|Add6~5_sumout  & !\vga|Add6~13_sumout )))) ) ) ) # ( \vga|Add6~21_sumout  & ( !\vga|Add6~25_sumout  & ( !\vga|Add6~9_sumout  $ (((!\vga|Add6~5_sumout  & (\vga|Add6~13_sumout  & \vga|Add6~17_sumout )) # 
// (\vga|Add6~5_sumout  & ((\vga|Add6~17_sumout ) # (\vga|Add6~13_sumout ))))) ) ) ) # ( !\vga|Add6~21_sumout  & ( !\vga|Add6~25_sumout  & ( !\vga|Add6~9_sumout  $ (((!\vga|Add6~5_sumout ) # (!\vga|Add6~17_sumout ))) ) ) )

	.dataa(!\vga|Add6~5_sumout ),
	.datab(!\vga|Add6~13_sumout ),
	.datac(!\vga|Add6~17_sumout ),
	.datad(!\vga|Add6~9_sumout ),
	.datae(!\vga|Add6~21_sumout ),
	.dataf(!\vga|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Add8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add8~2 .extended_lut = "off";
defparam \vga|Add8~2 .lut_mask = 64'h05FAE81707F8E01F;
defparam \vga|Add8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N15
cyclonev_lcell_comb \vga|Add9~21 (
// Equation(s):
// \vga|Add9~21_sumout  = SUM(( \vga|Add8~2_combout  ) + ( GND ) + ( \vga|Add9~18  ))
// \vga|Add9~22  = CARRY(( \vga|Add8~2_combout  ) + ( GND ) + ( \vga|Add9~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add8~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add9~21_sumout ),
	.cout(\vga|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add9~21 .extended_lut = "off";
defparam \vga|Add9~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N48
cyclonev_lcell_comb \vga|Add8~3 (
// Equation(s):
// \vga|Add8~3_combout  = ( \vga|Add6~21_sumout  & ( \vga|Add6~25_sumout  & ( (((\vga|Add6~5_sumout  & \vga|Add6~13_sumout )) # (\vga|Add6~9_sumout )) # (\vga|Add6~17_sumout ) ) ) ) # ( !\vga|Add6~21_sumout  & ( \vga|Add6~25_sumout  & ( (\vga|Add6~17_sumout  
// & (\vga|Add6~9_sumout  & ((\vga|Add6~13_sumout ) # (\vga|Add6~5_sumout )))) ) ) ) # ( \vga|Add6~21_sumout  & ( !\vga|Add6~25_sumout  & ( ((!\vga|Add6~5_sumout  & (\vga|Add6~13_sumout  & \vga|Add6~17_sumout )) # (\vga|Add6~5_sumout  & ((\vga|Add6~17_sumout 
// ) # (\vga|Add6~13_sumout )))) # (\vga|Add6~9_sumout ) ) ) ) # ( !\vga|Add6~21_sumout  & ( !\vga|Add6~25_sumout  & ( (\vga|Add6~5_sumout  & (\vga|Add6~17_sumout  & \vga|Add6~9_sumout )) ) ) )

	.dataa(!\vga|Add6~5_sumout ),
	.datab(!\vga|Add6~13_sumout ),
	.datac(!\vga|Add6~17_sumout ),
	.datad(!\vga|Add6~9_sumout ),
	.datae(!\vga|Add6~21_sumout ),
	.dataf(!\vga|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Add8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add8~3 .extended_lut = "off";
defparam \vga|Add8~3 .lut_mask = 64'h000517FF00071FFF;
defparam \vga|Add8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N18
cyclonev_lcell_comb \vga|Add9~25 (
// Equation(s):
// \vga|Add9~25_sumout  = SUM(( !\vga|Add6~5_sumout  $ (!\vga|Add8~3_combout ) ) + ( GND ) + ( \vga|Add9~22  ))
// \vga|Add9~26  = CARRY(( !\vga|Add6~5_sumout  $ (!\vga|Add8~3_combout ) ) + ( GND ) + ( \vga|Add9~22  ))

	.dataa(!\vga|Add6~5_sumout ),
	.datab(gnd),
	.datac(!\vga|Add8~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add9~25_sumout ),
	.cout(\vga|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add9~25 .extended_lut = "off";
defparam \vga|Add9~25 .lut_mask = 64'h0000FFFF00005A5A;
defparam \vga|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N21
cyclonev_lcell_comb \vga|Add9~29 (
// Equation(s):
// \vga|Add9~29_sumout  = SUM(( GND ) + ( !\vga|Add6~9_sumout  $ (((!\vga|Add6~5_sumout ) # (!\vga|Add8~3_combout ))) ) + ( \vga|Add9~26  ))
// \vga|Add9~30  = CARRY(( GND ) + ( !\vga|Add6~9_sumout  $ (((!\vga|Add6~5_sumout ) # (!\vga|Add8~3_combout ))) ) + ( \vga|Add9~26  ))

	.dataa(!\vga|Add6~5_sumout ),
	.datab(gnd),
	.datac(!\vga|Add6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add8~3_combout ),
	.datag(gnd),
	.cin(\vga|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add9~29_sumout ),
	.cout(\vga|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add9~29 .extended_lut = "off";
defparam \vga|Add9~29 .lut_mask = 64'h0000F0A500000000;
defparam \vga|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N24
cyclonev_lcell_comb \vga|Add9~33 (
// Equation(s):
// \vga|Add9~33_sumout  = SUM(( GND ) + ( (\vga|Add6~9_sumout  & (\vga|Add6~5_sumout  & \vga|Add8~3_combout )) ) + ( \vga|Add9~30  ))

	.dataa(!\vga|Add6~9_sumout ),
	.datab(gnd),
	.datac(!\vga|Add6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add8~3_combout ),
	.datag(gnd),
	.cin(\vga|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add9~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add9~33 .extended_lut = "off";
defparam \vga|Add9~33 .lut_mask = 64'h0000FFFA00000000;
defparam \vga|Add9~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y38_N0
cyclonev_ram_block \VRAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [8],\cpu|iu|exe_mem_reg|malu [7],\cpu|iu|exe_mem_reg|malu [6],\cpu|iu|exe_mem_reg|malu [5],\cpu|iu|exe_mem_reg|malu [4],\cpu|iu|exe_mem_reg|malu [3],\cpu|iu|exe_mem_reg|malu [2],
\cpu|iu|exe_mem_reg|malu [1],\cpu|iu|exe_mem_reg|malu [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\vga|Add9~33_sumout ,\vga|Add9~29_sumout ,\vga|Add9~25_sumout ,\vga|Add9~21_sumout ,\vga|Add9~17_sumout ,\vga|Add9~13_sumout ,\vga|Add9~9_sumout ,\vga|Add9~5_sumout ,\vga|Add9~1_sumout ,\vga|Add3~9_sumout ,\vga|Add3~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VRAM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "VRAM:VRAM|altsyncram:altsyncram_component|altsyncram_vlu1:auto_generated|ALTSYNCRAM";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y42_N0
cyclonev_ram_block \VRAM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [8],\cpu|iu|exe_mem_reg|malu [7],\cpu|iu|exe_mem_reg|malu [6],\cpu|iu|exe_mem_reg|malu [5],\cpu|iu|exe_mem_reg|malu [4],\cpu|iu|exe_mem_reg|malu [3],\cpu|iu|exe_mem_reg|malu [2],
\cpu|iu|exe_mem_reg|malu [1],\cpu|iu|exe_mem_reg|malu [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\vga|Add9~33_sumout ,\vga|Add9~29_sumout ,\vga|Add9~25_sumout ,\vga|Add9~21_sumout ,\vga|Add9~17_sumout ,\vga|Add9~13_sumout ,\vga|Add9~9_sumout ,\vga|Add9~5_sumout ,\vga|Add9~1_sumout ,\vga|Add3~9_sumout ,\vga|Add3~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VRAM|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "VRAM:VRAM|altsyncram:altsyncram_component|altsyncram_vlu1:auto_generated|ALTSYNCRAM";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y41_N0
cyclonev_ram_block \VRAM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [8],\cpu|iu|exe_mem_reg|malu [7],\cpu|iu|exe_mem_reg|malu [6],\cpu|iu|exe_mem_reg|malu [5],\cpu|iu|exe_mem_reg|malu [4],\cpu|iu|exe_mem_reg|malu [3],\cpu|iu|exe_mem_reg|malu [2],
\cpu|iu|exe_mem_reg|malu [1],\cpu|iu|exe_mem_reg|malu [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\vga|Add9~33_sumout ,\vga|Add9~29_sumout ,\vga|Add9~25_sumout ,\vga|Add9~21_sumout ,\vga|Add9~17_sumout ,\vga|Add9~13_sumout ,\vga|Add9~9_sumout ,\vga|Add9~5_sumout ,\vga|Add9~1_sumout ,\vga|Add3~9_sumout ,\vga|Add3~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VRAM|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "VRAM:VRAM|altsyncram:altsyncram_component|altsyncram_vlu1:auto_generated|ALTSYNCRAM";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y41_N0
cyclonev_ram_block \VRAM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\~GND~combout }),
	.portaaddr({\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [8],\cpu|iu|exe_mem_reg|malu [7],\cpu|iu|exe_mem_reg|malu [6],\cpu|iu|exe_mem_reg|malu [5],\cpu|iu|exe_mem_reg|malu [4],\cpu|iu|exe_mem_reg|malu [3],\cpu|iu|exe_mem_reg|malu [2],
\cpu|iu|exe_mem_reg|malu [1],\cpu|iu|exe_mem_reg|malu [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\vga|Add9~33_sumout ,\vga|Add9~29_sumout ,\vga|Add9~25_sumout ,\vga|Add9~21_sumout ,\vga|Add9~17_sumout ,\vga|Add9~13_sumout ,\vga|Add9~9_sumout ,\vga|Add9~5_sumout ,\vga|Add9~1_sumout ,\vga|Add3~9_sumout ,\vga|Add3~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VRAM|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "VRAM:VRAM|altsyncram:altsyncram_component|altsyncram_vlu1:auto_generated|ALTSYNCRAM";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y40_N0
cyclonev_ram_block \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|syncgen|PCK~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\VRAM|altsyncram_component|auto_generated|q_b [6],\VRAM|altsyncram_component|auto_generated|q_b [5],\VRAM|altsyncram_component|auto_generated|q_b [4],\VRAM|altsyncram_component|auto_generated|q_b [3],\VRAM|altsyncram_component|auto_generated|q_b [2],
\VRAM|altsyncram_component|auto_generated|q_b [1],\VRAM|altsyncram_component|auto_generated|q_b [0],\vga|Add6~37_sumout ,\vga|Add6~33_sumout ,\vga|Add6~29_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|CGROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./ROMRAM/CGDATA.mif";
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vgaif:vga|CGROM:CGROM|altsyncram:altsyncram_component|altsyncram_mvg1:auto_generated|ALTSYNCRAM";
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "3FCFF3FCFF3FCFF3FCFF00000020040F804020000001002008010080201000008020080200802008000080401008010040080003E040080103E000000001C0081E088220000000022050080502200000000140A82A0882200000000080502208822000000001A0982208822000000000C0481004038040100003C0081C0801C0000000020080200C82C00000000020081E0981A00000000200803C0883C000000001C088220881C0000000022088220C82C00000000220882A0A834000000001C020080200802018000240A0300A0240802000018090040100C000040001C02008020180000800022088220C82C080200001C0081E088220780000010040100E";
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "0100480C0001C0803E0881C000000001E088220981A008020001C088200801C000000003C088220C82C080200001E0881E0081C00000000000000000004020100003E000000000000000000000000000022050080001C01004010040101C000080203E0203E050220001C04010040100401C0003E08010020040083E0000802008050220882200022088140201408822000140A82A0A82208822000080502208822088220001C0882208822088220000802008020080203E0003C00802070200801E00022090280F0220883C0001A0902A088220881C00020080200F0220883C0001C08822088220881C00022088260A8320882200022088220A82A0D8220003";
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "E08020080200802000022090280C028090220001809004010040100E0001C02008020080201C00022088220F822088220001E088220B8200881C00020080200F0200803E0003E080200F0200803E000380902208822090380001C08820080200881C0003C088220F0220883C000220883E088220881C0001C0A82A068020881C0000800008010020881C00010020040080402010000000003E0003E000000000402010080100200400010020180001806000000000601800018060000001801002078220881C0001C08822070220881C0001004010020040083E0001C088220F0200400C0001C088020083C0803E000040103E09014030040001C08802010080";
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "103E0003E04008010020881C0001C0200802008060080001C088320A8260881C00000000200400801002000300C000000000000000000000000F800000000001002018000000000000000020080F80802000000000202A0702A020000001002004010040201000004020100401002004000000000000010020180001A0902A04028090180000609810020040C830000080F00A0702807008000140503E0503E050140000000000000140501400008000000200802008000000000000000000000003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E088";
defparam \vga|CGROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "22088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E0003E08822088220883E";
// synopsys translate_on

// Location: LABCELL_X21_Y40_N42
cyclonev_lcell_comb \vga|sreg~7 (
// Equation(s):
// \vga|sreg~7_combout  = ( \vga|CGROM|altsyncram_component|auto_generated|q_a [0] & ( (\vga|sregld~0_combout  & ((!\vga|Add3~1_sumout ) # ((!\vga|Add3~13_sumout  & !\vga|Add3~17_sumout )))) ) )

	.dataa(!\vga|Add3~13_sumout ),
	.datab(!\vga|Add3~1_sumout ),
	.datac(!\vga|Add3~17_sumout ),
	.datad(!\vga|sregld~0_combout ),
	.datae(gnd),
	.dataf(!\vga|CGROM|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sreg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sreg~7 .extended_lut = "off";
defparam \vga|sreg~7 .lut_mask = 64'h0000000000EC00EC;
defparam \vga|sreg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N44
dffeas \vga|sreg[0] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|sreg~7_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sreg[0] .is_wysiwyg = "true";
defparam \vga|sreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y40_N48
cyclonev_lcell_comb \vga|sreg~6 (
// Equation(s):
// \vga|sreg~6_combout  = ( \vga|sregld~0_combout  & ( \vga|sreg [0] & ( ((\vga|Add3~1_sumout  & ((\vga|Add3~17_sumout ) # (\vga|Add3~13_sumout )))) # (\vga|CGROM|altsyncram_component|auto_generated|q_a [1]) ) ) ) # ( !\vga|sregld~0_combout  & ( \vga|sreg 
// [0] ) ) # ( \vga|sregld~0_combout  & ( !\vga|sreg [0] & ( (\vga|CGROM|altsyncram_component|auto_generated|q_a [1] & ((!\vga|Add3~1_sumout ) # ((!\vga|Add3~13_sumout  & !\vga|Add3~17_sumout )))) ) ) )

	.dataa(!\vga|Add3~13_sumout ),
	.datab(!\vga|Add3~1_sumout ),
	.datac(!\vga|Add3~17_sumout ),
	.datad(!\vga|CGROM|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\vga|sregld~0_combout ),
	.dataf(!\vga|sreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sreg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sreg~6 .extended_lut = "off";
defparam \vga|sreg~6 .lut_mask = 64'h000000ECFFFF13FF;
defparam \vga|sreg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N50
dffeas \vga|sreg[1] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|sreg~6_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sreg[1] .is_wysiwyg = "true";
defparam \vga|sreg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y40_N39
cyclonev_lcell_comb \vga|sreg~5 (
// Equation(s):
// \vga|sreg~5_combout  = ( \vga|CGROM|altsyncram_component|auto_generated|q_a [2] & ( \vga|sreg [1] ) ) # ( !\vga|CGROM|altsyncram_component|auto_generated|q_a [2] & ( \vga|sreg [1] & ( (!\vga|sregld~0_combout ) # ((\vga|Add3~1_sumout  & 
// ((\vga|Add3~17_sumout ) # (\vga|Add3~13_sumout )))) ) ) ) # ( \vga|CGROM|altsyncram_component|auto_generated|q_a [2] & ( !\vga|sreg [1] & ( (\vga|sregld~0_combout  & ((!\vga|Add3~1_sumout ) # ((!\vga|Add3~13_sumout  & !\vga|Add3~17_sumout )))) ) ) )

	.dataa(!\vga|Add3~13_sumout ),
	.datab(!\vga|Add3~1_sumout ),
	.datac(!\vga|sregld~0_combout ),
	.datad(!\vga|Add3~17_sumout ),
	.datae(!\vga|CGROM|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\vga|sreg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sreg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sreg~5 .extended_lut = "off";
defparam \vga|sreg~5 .lut_mask = 64'h00000E0CF1F3FFFF;
defparam \vga|sreg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N41
dffeas \vga|sreg[2] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|sreg~5_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sreg[2] .is_wysiwyg = "true";
defparam \vga|sreg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y40_N27
cyclonev_lcell_comb \vga|sreg~4 (
// Equation(s):
// \vga|sreg~4_combout  = ( \vga|CGROM|altsyncram_component|auto_generated|q_a [3] & ( \vga|sreg [2] ) ) # ( !\vga|CGROM|altsyncram_component|auto_generated|q_a [3] & ( \vga|sreg [2] & ( (!\vga|sregld~0_combout ) # ((\vga|Add3~1_sumout  & 
// ((\vga|Add3~17_sumout ) # (\vga|Add3~13_sumout )))) ) ) ) # ( \vga|CGROM|altsyncram_component|auto_generated|q_a [3] & ( !\vga|sreg [2] & ( (\vga|sregld~0_combout  & ((!\vga|Add3~1_sumout ) # ((!\vga|Add3~13_sumout  & !\vga|Add3~17_sumout )))) ) ) )

	.dataa(!\vga|Add3~13_sumout ),
	.datab(!\vga|Add3~1_sumout ),
	.datac(!\vga|sregld~0_combout ),
	.datad(!\vga|Add3~17_sumout ),
	.datae(!\vga|CGROM|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\vga|sreg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sreg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sreg~4 .extended_lut = "off";
defparam \vga|sreg~4 .lut_mask = 64'h00000E0CF1F3FFFF;
defparam \vga|sreg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N28
dffeas \vga|sreg[3] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|sreg~4_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sreg[3] .is_wysiwyg = "true";
defparam \vga|sreg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y40_N24
cyclonev_lcell_comb \vga|sreg~3 (
// Equation(s):
// \vga|sreg~3_combout  = ( \vga|CGROM|altsyncram_component|auto_generated|q_a [4] & ( \vga|sreg [3] ) ) # ( !\vga|CGROM|altsyncram_component|auto_generated|q_a [4] & ( \vga|sreg [3] & ( (!\vga|sregld~0_combout ) # ((\vga|Add3~1_sumout  & 
// ((\vga|Add3~17_sumout ) # (\vga|Add3~13_sumout )))) ) ) ) # ( \vga|CGROM|altsyncram_component|auto_generated|q_a [4] & ( !\vga|sreg [3] & ( (\vga|sregld~0_combout  & ((!\vga|Add3~1_sumout ) # ((!\vga|Add3~13_sumout  & !\vga|Add3~17_sumout )))) ) ) )

	.dataa(!\vga|Add3~13_sumout ),
	.datab(!\vga|Add3~1_sumout ),
	.datac(!\vga|Add3~17_sumout ),
	.datad(!\vga|sregld~0_combout ),
	.datae(!\vga|CGROM|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\vga|sreg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sreg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sreg~3 .extended_lut = "off";
defparam \vga|sreg~3 .lut_mask = 64'h000000ECFF13FFFF;
defparam \vga|sreg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N25
dffeas \vga|sreg[4] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|sreg~3_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sreg[4] .is_wysiwyg = "true";
defparam \vga|sreg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y40_N33
cyclonev_lcell_comb \vga|sreg~2 (
// Equation(s):
// \vga|sreg~2_combout  = ( \vga|CGROM|altsyncram_component|auto_generated|q_a [5] & ( \vga|sreg [4] ) ) # ( !\vga|CGROM|altsyncram_component|auto_generated|q_a [5] & ( \vga|sreg [4] & ( (!\vga|sregld~0_combout ) # ((\vga|Add3~1_sumout  & 
// ((\vga|Add3~17_sumout ) # (\vga|Add3~13_sumout )))) ) ) ) # ( \vga|CGROM|altsyncram_component|auto_generated|q_a [5] & ( !\vga|sreg [4] & ( (\vga|sregld~0_combout  & ((!\vga|Add3~1_sumout ) # ((!\vga|Add3~13_sumout  & !\vga|Add3~17_sumout )))) ) ) )

	.dataa(!\vga|Add3~13_sumout ),
	.datab(!\vga|Add3~1_sumout ),
	.datac(!\vga|Add3~17_sumout ),
	.datad(!\vga|sregld~0_combout ),
	.datae(!\vga|CGROM|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\vga|sreg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sreg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sreg~2 .extended_lut = "off";
defparam \vga|sreg~2 .lut_mask = 64'h000000ECFF13FFFF;
defparam \vga|sreg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N35
dffeas \vga|sreg[5] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|sreg~2_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sreg[5] .is_wysiwyg = "true";
defparam \vga|sreg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y40_N30
cyclonev_lcell_comb \vga|sreg~1 (
// Equation(s):
// \vga|sreg~1_combout  = ( \vga|CGROM|altsyncram_component|auto_generated|q_a [6] & ( \vga|sreg [5] ) ) # ( !\vga|CGROM|altsyncram_component|auto_generated|q_a [6] & ( \vga|sreg [5] & ( (!\vga|sregld~0_combout ) # ((\vga|Add3~1_sumout  & 
// ((\vga|Add3~17_sumout ) # (\vga|Add3~13_sumout )))) ) ) ) # ( \vga|CGROM|altsyncram_component|auto_generated|q_a [6] & ( !\vga|sreg [5] & ( (\vga|sregld~0_combout  & ((!\vga|Add3~1_sumout ) # ((!\vga|Add3~13_sumout  & !\vga|Add3~17_sumout )))) ) ) )

	.dataa(!\vga|Add3~13_sumout ),
	.datab(!\vga|Add3~1_sumout ),
	.datac(!\vga|sregld~0_combout ),
	.datad(!\vga|Add3~17_sumout ),
	.datae(!\vga|CGROM|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\vga|sreg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sreg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sreg~1 .extended_lut = "off";
defparam \vga|sreg~1 .lut_mask = 64'h00000E0CF1F3FFFF;
defparam \vga|sreg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N32
dffeas \vga|sreg[6] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|sreg~1_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sreg[6] .is_wysiwyg = "true";
defparam \vga|sreg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y40_N36
cyclonev_lcell_comb \vga|sreg~0 (
// Equation(s):
// \vga|sreg~0_combout  = ( \vga|CGROM|altsyncram_component|auto_generated|q_a [7] & ( \vga|sreg [6] ) ) # ( !\vga|CGROM|altsyncram_component|auto_generated|q_a [7] & ( \vga|sreg [6] & ( (!\vga|sregld~0_combout ) # ((\vga|Add3~1_sumout  & 
// ((\vga|Add3~17_sumout ) # (\vga|Add3~13_sumout )))) ) ) ) # ( \vga|CGROM|altsyncram_component|auto_generated|q_a [7] & ( !\vga|sreg [6] & ( (\vga|sregld~0_combout  & ((!\vga|Add3~1_sumout ) # ((!\vga|Add3~13_sumout  & !\vga|Add3~17_sumout )))) ) ) )

	.dataa(!\vga|Add3~13_sumout ),
	.datab(!\vga|Add3~1_sumout ),
	.datac(!\vga|Add3~17_sumout ),
	.datad(!\vga|sregld~0_combout ),
	.datae(!\vga|CGROM|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\vga|sreg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sreg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sreg~0 .extended_lut = "off";
defparam \vga|sreg~0 .lut_mask = 64'h000000ECFF13FFFF;
defparam \vga|sreg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N37
dffeas \vga|sreg[7] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|sreg~0_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sreg[7] .is_wysiwyg = "true";
defparam \vga|sreg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N30
cyclonev_lcell_comb \vga|LessThan3~0 (
// Equation(s):
// \vga|LessThan3~0_combout  = ( \vga|Add6~5_sumout  & ( (\vga|Add6~9_sumout  & (((\vga|Add6~21_sumout ) # (\vga|Add6~13_sumout )) # (\vga|Add6~17_sumout ))) ) )

	.dataa(!\vga|Add6~17_sumout ),
	.datab(!\vga|Add6~13_sumout ),
	.datac(!\vga|Add6~9_sumout ),
	.datad(!\vga|Add6~21_sumout ),
	.datae(gnd),
	.dataf(!\vga|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|LessThan3~0 .extended_lut = "off";
defparam \vga|LessThan3~0 .lut_mask = 64'h00000000070F070F;
defparam \vga|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N54
cyclonev_lcell_comb \vga|LessThan1~0 (
// Equation(s):
// \vga|LessThan1~0_combout  = ( \vga|syncgen|HCNT [2] & ( !\vga|Add3~25_sumout  & ( (!\vga|Add3~21_sumout  & ((!\vga|syncgen|HCNT [1]) # (!\vga|syncgen|HCNT [0]))) ) ) ) # ( !\vga|syncgen|HCNT [2] & ( !\vga|Add3~25_sumout  & ( !\vga|Add3~21_sumout  ) ) )

	.dataa(!\vga|syncgen|HCNT [1]),
	.datab(!\vga|Add3~21_sumout ),
	.datac(!\vga|syncgen|HCNT [0]),
	.datad(gnd),
	.datae(!\vga|syncgen|HCNT [2]),
	.dataf(!\vga|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|LessThan1~0 .extended_lut = "off";
defparam \vga|LessThan1~0 .lut_mask = 64'hCCCCC8C800000000;
defparam \vga|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y40_N0
cyclonev_lcell_comb \vga|vga_rgb~0 (
// Equation(s):
// \vga|vga_rgb~0_combout  = ( \vga|Add3~5_sumout  & ( \vga|Add3~17_sumout  & ( \vga|Add3~1_sumout  ) ) ) # ( !\vga|Add3~5_sumout  & ( \vga|Add3~17_sumout  & ( \vga|Add3~1_sumout  ) ) ) # ( \vga|Add3~5_sumout  & ( !\vga|Add3~17_sumout  & ( 
// (\vga|Add3~1_sumout  & \vga|Add3~13_sumout ) ) ) ) # ( !\vga|Add3~5_sumout  & ( !\vga|Add3~17_sumout  & ( (!\vga|Add3~1_sumout  & (!\vga|Add3~9_sumout  & (!\vga|Add3~13_sumout  & \vga|LessThan1~0_combout ))) # (\vga|Add3~1_sumout  & (\vga|Add3~13_sumout  
// & ((!\vga|LessThan1~0_combout ) # (\vga|Add3~9_sumout )))) ) ) )

	.dataa(!\vga|Add3~9_sumout ),
	.datab(!\vga|Add3~1_sumout ),
	.datac(!\vga|Add3~13_sumout ),
	.datad(!\vga|LessThan1~0_combout ),
	.datae(!\vga|Add3~5_sumout ),
	.dataf(!\vga|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|vga_rgb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|vga_rgb~0 .extended_lut = "off";
defparam \vga|vga_rgb~0 .lut_mask = 64'h0381030333333333;
defparam \vga|vga_rgb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y40_N57
cyclonev_lcell_comb \vga|Add6~1 (
// Equation(s):
// \vga|Add6~1_sumout  = SUM(( \vga|syncgen|VCNT[9]~DUPLICATE_q  ) + ( VCC ) + ( \vga|Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|syncgen|VCNT[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add6~1 .extended_lut = "off";
defparam \vga|Add6~1 .lut_mask = 64'h0000000000000F0F;
defparam \vga|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y39_N0
cyclonev_ram_block \VRAM|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [8],\cpu|iu|exe_mem_reg|malu [7],\cpu|iu|exe_mem_reg|malu [6],\cpu|iu|exe_mem_reg|malu [5],\cpu|iu|exe_mem_reg|malu [4],\cpu|iu|exe_mem_reg|malu [3],\cpu|iu|exe_mem_reg|malu [2],
\cpu|iu|exe_mem_reg|malu [1],\cpu|iu|exe_mem_reg|malu [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\vga|Add9~33_sumout ,\vga|Add9~29_sumout ,\vga|Add9~25_sumout ,\vga|Add9~21_sumout ,\vga|Add9~17_sumout ,\vga|Add9~13_sumout ,\vga|Add9~9_sumout ,\vga|Add9~5_sumout ,\vga|Add9~1_sumout ,\vga|Add3~9_sumout ,\vga|Add3~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VRAM|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "VRAM:VRAM|altsyncram:altsyncram_component|altsyncram_vlu1:auto_generated|ALTSYNCRAM";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X21_Y40_N21
cyclonev_lcell_comb \vga|sregld~1 (
// Equation(s):
// \vga|sregld~1_combout  = ( \vga|sregld~0_combout  & ( (!\vga|Add3~1_sumout ) # ((!\vga|Add3~17_sumout  & !\vga|Add3~13_sumout )) ) )

	.dataa(!\vga|Add3~17_sumout ),
	.datab(gnd),
	.datac(!\vga|Add3~1_sumout ),
	.datad(!\vga|Add3~13_sumout ),
	.datae(!\vga|sregld~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sregld~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sregld~1 .extended_lut = "off";
defparam \vga|sregld~1 .lut_mask = 64'h0000FAF00000FAF0;
defparam \vga|sregld~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N22
dffeas \vga|color[8] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\VRAM|altsyncram_component|auto_generated|q_b [24]),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|sregld~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|color [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|color[8] .is_wysiwyg = "true";
defparam \vga|color[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N24
cyclonev_lcell_comb \vga|vga_rgb~1 (
// Equation(s):
// \vga|vga_rgb~1_combout  = ( !\vga|Add6~1_sumout  & ( \vga|color [8] & ( (\vga|sreg [7] & (!\vga|LessThan3~0_combout  & !\vga|vga_rgb~0_combout )) ) ) )

	.dataa(!\vga|sreg [7]),
	.datab(!\vga|LessThan3~0_combout ),
	.datac(!\vga|vga_rgb~0_combout ),
	.datad(gnd),
	.datae(!\vga|Add6~1_sumout ),
	.dataf(!\vga|color [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|vga_rgb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|vga_rgb~1 .extended_lut = "off";
defparam \vga|vga_rgb~1 .lut_mask = 64'h0000000040400000;
defparam \vga|vga_rgb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y40_N26
dffeas \vga|vga_rgb[8] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|vga_rgb~1_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|vga_rgb [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|vga_rgb[8] .is_wysiwyg = "true";
defparam \vga|vga_rgb[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y40_N8
dffeas \vga|color[9] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\VRAM|altsyncram_component|auto_generated|q_b [25]),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|sregld~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|color [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|color[9] .is_wysiwyg = "true";
defparam \vga|color[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y40_N54
cyclonev_lcell_comb \vga|vga_rgb~2 (
// Equation(s):
// \vga|vga_rgb~2_combout  = ( !\vga|vga_rgb~0_combout  & ( (!\vga|LessThan3~0_combout  & (!\vga|Add6~1_sumout  & (\vga|color [9] & \vga|sreg [7]))) ) )

	.dataa(!\vga|LessThan3~0_combout ),
	.datab(!\vga|Add6~1_sumout ),
	.datac(!\vga|color [9]),
	.datad(!\vga|sreg [7]),
	.datae(gnd),
	.dataf(!\vga|vga_rgb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|vga_rgb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|vga_rgb~2 .extended_lut = "off";
defparam \vga|vga_rgb~2 .lut_mask = 64'h0008000800000000;
defparam \vga|vga_rgb~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N56
dffeas \vga|vga_rgb[9] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|vga_rgb~2_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|vga_rgb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|vga_rgb[9] .is_wysiwyg = "true";
defparam \vga|vga_rgb[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y39_N0
cyclonev_ram_block \VRAM|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [8],\cpu|iu|exe_mem_reg|malu [7],\cpu|iu|exe_mem_reg|malu [6],\cpu|iu|exe_mem_reg|malu [5],\cpu|iu|exe_mem_reg|malu [4],\cpu|iu|exe_mem_reg|malu [3],\cpu|iu|exe_mem_reg|malu [2],
\cpu|iu|exe_mem_reg|malu [1],\cpu|iu|exe_mem_reg|malu [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\vga|Add9~33_sumout ,\vga|Add9~29_sumout ,\vga|Add9~25_sumout ,\vga|Add9~21_sumout ,\vga|Add9~17_sumout ,\vga|Add9~13_sumout ,\vga|Add9~9_sumout ,\vga|Add9~5_sumout ,\vga|Add9~1_sumout ,\vga|Add3~9_sumout ,\vga|Add3~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VRAM|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "VRAM:VRAM|altsyncram:altsyncram_component|altsyncram_vlu1:auto_generated|ALTSYNCRAM";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N27
cyclonev_lcell_comb \vga|color[10]~feeder (
// Equation(s):
// \vga|color[10]~feeder_combout  = ( \VRAM|altsyncram_component|auto_generated|q_b [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VRAM|altsyncram_component|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|color[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|color[10]~feeder .extended_lut = "off";
defparam \vga|color[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|color[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N28
dffeas \vga|color[10] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|color[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|sregld~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|color [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|color[10] .is_wysiwyg = "true";
defparam \vga|color[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N33
cyclonev_lcell_comb \vga|vga_rgb~3 (
// Equation(s):
// \vga|vga_rgb~3_combout  = ( !\vga|Add6~1_sumout  & ( !\vga|LessThan3~0_combout  & ( (\vga|sreg [7] & (!\vga|vga_rgb~0_combout  & \vga|color [10])) ) ) )

	.dataa(!\vga|sreg [7]),
	.datab(!\vga|vga_rgb~0_combout ),
	.datac(!\vga|color [10]),
	.datad(gnd),
	.datae(!\vga|Add6~1_sumout ),
	.dataf(!\vga|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|vga_rgb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|vga_rgb~3 .extended_lut = "off";
defparam \vga|vga_rgb~3 .lut_mask = 64'h0404000000000000;
defparam \vga|vga_rgb~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N34
dffeas \vga|vga_rgb[10] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|vga_rgb~3_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|vga_rgb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|vga_rgb[10] .is_wysiwyg = "true";
defparam \vga|vga_rgb[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y40_N1
dffeas \vga|color[11] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\VRAM|altsyncram_component|auto_generated|q_b [27]),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|sregld~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|color [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|color[11] .is_wysiwyg = "true";
defparam \vga|color[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N6
cyclonev_lcell_comb \vga|vga_rgb~4 (
// Equation(s):
// \vga|vga_rgb~4_combout  = ( \vga|color [11] & ( (!\vga|LessThan3~0_combout  & (!\vga|vga_rgb~0_combout  & (\vga|sreg [7] & !\vga|Add6~1_sumout ))) ) )

	.dataa(!\vga|LessThan3~0_combout ),
	.datab(!\vga|vga_rgb~0_combout ),
	.datac(!\vga|sreg [7]),
	.datad(!\vga|Add6~1_sumout ),
	.datae(gnd),
	.dataf(!\vga|color [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|vga_rgb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|vga_rgb~4 .extended_lut = "off";
defparam \vga|vga_rgb~4 .lut_mask = 64'h0000000008000800;
defparam \vga|vga_rgb~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N7
dffeas \vga|vga_rgb[11] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|vga_rgb~4_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|vga_rgb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|vga_rgb[11] .is_wysiwyg = "true";
defparam \vga|vga_rgb[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y37_N0
cyclonev_ram_block \VRAM|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [8],\cpu|iu|exe_mem_reg|malu [7],\cpu|iu|exe_mem_reg|malu [6],\cpu|iu|exe_mem_reg|malu [5],\cpu|iu|exe_mem_reg|malu [4],\cpu|iu|exe_mem_reg|malu [3],\cpu|iu|exe_mem_reg|malu [2],
\cpu|iu|exe_mem_reg|malu [1],\cpu|iu|exe_mem_reg|malu [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\vga|Add9~33_sumout ,\vga|Add9~29_sumout ,\vga|Add9~25_sumout ,\vga|Add9~21_sumout ,\vga|Add9~17_sumout ,\vga|Add9~13_sumout ,\vga|Add9~9_sumout ,\vga|Add9~5_sumout ,\vga|Add9~1_sumout ,\vga|Add3~9_sumout ,\vga|Add3~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VRAM|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "VRAM:VRAM|altsyncram:altsyncram_component|altsyncram_vlu1:auto_generated|ALTSYNCRAM";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X24_Y40_N19
dffeas \vga|color[4] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\VRAM|altsyncram_component|auto_generated|q_b [20]),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|sregld~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|color [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|color[4] .is_wysiwyg = "true";
defparam \vga|color[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N30
cyclonev_lcell_comb \vga|vga_rgb~5 (
// Equation(s):
// \vga|vga_rgb~5_combout  = ( \vga|color [4] & ( (!\vga|vga_rgb~0_combout  & (!\vga|LessThan3~0_combout  & (\vga|sreg [7] & !\vga|Add6~1_sumout ))) ) )

	.dataa(!\vga|vga_rgb~0_combout ),
	.datab(!\vga|LessThan3~0_combout ),
	.datac(!\vga|sreg [7]),
	.datad(!\vga|Add6~1_sumout ),
	.datae(gnd),
	.dataf(!\vga|color [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|vga_rgb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|vga_rgb~5 .extended_lut = "off";
defparam \vga|vga_rgb~5 .lut_mask = 64'h0000000008000800;
defparam \vga|vga_rgb~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y40_N31
dffeas \vga|vga_rgb[4] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|vga_rgb~5_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|vga_rgb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|vga_rgb[4] .is_wysiwyg = "true";
defparam \vga|vga_rgb[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y40_N19
dffeas \vga|color[5] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\VRAM|altsyncram_component|auto_generated|q_b [21]),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|sregld~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|color [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|color[5] .is_wysiwyg = "true";
defparam \vga|color[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N9
cyclonev_lcell_comb \vga|vga_rgb~6 (
// Equation(s):
// \vga|vga_rgb~6_combout  = ( \vga|sreg [7] & ( (!\vga|LessThan3~0_combout  & (!\vga|vga_rgb~0_combout  & (\vga|color [5] & !\vga|Add6~1_sumout ))) ) )

	.dataa(!\vga|LessThan3~0_combout ),
	.datab(!\vga|vga_rgb~0_combout ),
	.datac(!\vga|color [5]),
	.datad(!\vga|Add6~1_sumout ),
	.datae(gnd),
	.dataf(!\vga|sreg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|vga_rgb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|vga_rgb~6 .extended_lut = "off";
defparam \vga|vga_rgb~6 .lut_mask = 64'h0000000008000800;
defparam \vga|vga_rgb~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N10
dffeas \vga|vga_rgb[5] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|vga_rgb~6_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|vga_rgb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|vga_rgb[5] .is_wysiwyg = "true";
defparam \vga|vga_rgb[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y40_N0
cyclonev_ram_block \VRAM|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [8],\cpu|iu|exe_mem_reg|malu [7],\cpu|iu|exe_mem_reg|malu [6],\cpu|iu|exe_mem_reg|malu [5],\cpu|iu|exe_mem_reg|malu [4],\cpu|iu|exe_mem_reg|malu [3],\cpu|iu|exe_mem_reg|malu [2],
\cpu|iu|exe_mem_reg|malu [1],\cpu|iu|exe_mem_reg|malu [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\vga|Add9~33_sumout ,\vga|Add9~29_sumout ,\vga|Add9~25_sumout ,\vga|Add9~21_sumout ,\vga|Add9~17_sumout ,\vga|Add9~13_sumout ,\vga|Add9~9_sumout ,\vga|Add9~5_sumout ,\vga|Add9~1_sumout ,\vga|Add3~9_sumout ,\vga|Add3~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VRAM|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "VRAM:VRAM|altsyncram:altsyncram_component|altsyncram_vlu1:auto_generated|ALTSYNCRAM";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X24_Y40_N4
dffeas \vga|color[6] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\VRAM|altsyncram_component|auto_generated|q_b [22]),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|sregld~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|color [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|color[6] .is_wysiwyg = "true";
defparam \vga|color[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N6
cyclonev_lcell_comb \vga|vga_rgb~7 (
// Equation(s):
// \vga|vga_rgb~7_combout  = ( !\vga|Add6~1_sumout  & ( (\vga|sreg [7] & (\vga|color [6] & (!\vga|vga_rgb~0_combout  & !\vga|LessThan3~0_combout ))) ) )

	.dataa(!\vga|sreg [7]),
	.datab(!\vga|color [6]),
	.datac(!\vga|vga_rgb~0_combout ),
	.datad(!\vga|LessThan3~0_combout ),
	.datae(!\vga|Add6~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|vga_rgb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|vga_rgb~7 .extended_lut = "off";
defparam \vga|vga_rgb~7 .lut_mask = 64'h1000000010000000;
defparam \vga|vga_rgb~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y40_N7
dffeas \vga|vga_rgb[6] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|vga_rgb~7_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|vga_rgb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|vga_rgb[6] .is_wysiwyg = "true";
defparam \vga|vga_rgb[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y40_N34
dffeas \vga|color[7] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\VRAM|altsyncram_component|auto_generated|q_b [23]),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|sregld~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|color [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|color[7] .is_wysiwyg = "true";
defparam \vga|color[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N15
cyclonev_lcell_comb \vga|vga_rgb~8 (
// Equation(s):
// \vga|vga_rgb~8_combout  = ( \vga|color [7] & ( \vga|sreg [7] & ( (!\vga|LessThan3~0_combout  & (!\vga|Add6~1_sumout  & !\vga|vga_rgb~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\vga|LessThan3~0_combout ),
	.datac(!\vga|Add6~1_sumout ),
	.datad(!\vga|vga_rgb~0_combout ),
	.datae(!\vga|color [7]),
	.dataf(!\vga|sreg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|vga_rgb~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|vga_rgb~8 .extended_lut = "off";
defparam \vga|vga_rgb~8 .lut_mask = 64'h000000000000C000;
defparam \vga|vga_rgb~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y40_N16
dffeas \vga|vga_rgb[7] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|vga_rgb~8_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|vga_rgb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|vga_rgb[7] .is_wysiwyg = "true";
defparam \vga|vga_rgb[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y37_N0
cyclonev_ram_block \VRAM|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [8],\cpu|iu|exe_mem_reg|malu [7],\cpu|iu|exe_mem_reg|malu [6],\cpu|iu|exe_mem_reg|malu [5],\cpu|iu|exe_mem_reg|malu [4],\cpu|iu|exe_mem_reg|malu [3],\cpu|iu|exe_mem_reg|malu [2],
\cpu|iu|exe_mem_reg|malu [1],\cpu|iu|exe_mem_reg|malu [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\vga|Add9~33_sumout ,\vga|Add9~29_sumout ,\vga|Add9~25_sumout ,\vga|Add9~21_sumout ,\vga|Add9~17_sumout ,\vga|Add9~13_sumout ,\vga|Add9~9_sumout ,\vga|Add9~5_sumout ,\vga|Add9~1_sumout ,\vga|Add3~9_sumout ,\vga|Add3~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VRAM|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "VRAM:VRAM|altsyncram:altsyncram_component|altsyncram_vlu1:auto_generated|ALTSYNCRAM";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X20_Y40_N26
dffeas \vga|color[0] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\VRAM|altsyncram_component|auto_generated|q_b [16]),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|sregld~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|color [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|color[0] .is_wysiwyg = "true";
defparam \vga|color[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N33
cyclonev_lcell_comb \vga|vga_rgb~9 (
// Equation(s):
// \vga|vga_rgb~9_combout  = ( \vga|sreg [7] & ( (!\vga|vga_rgb~0_combout  & (!\vga|LessThan3~0_combout  & (\vga|color [0] & !\vga|Add6~1_sumout ))) ) )

	.dataa(!\vga|vga_rgb~0_combout ),
	.datab(!\vga|LessThan3~0_combout ),
	.datac(!\vga|color [0]),
	.datad(!\vga|Add6~1_sumout ),
	.datae(gnd),
	.dataf(!\vga|sreg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|vga_rgb~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|vga_rgb~9 .extended_lut = "off";
defparam \vga|vga_rgb~9 .lut_mask = 64'h0000000008000800;
defparam \vga|vga_rgb~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y40_N35
dffeas \vga|vga_rgb[0] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|vga_rgb~9_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|vga_rgb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|vga_rgb[0] .is_wysiwyg = "true";
defparam \vga|vga_rgb[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y40_N1
dffeas \vga|color[1] (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\VRAM|altsyncram_component|auto_generated|q_b [17]),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|sregld~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|color [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|color[1] .is_wysiwyg = "true";
defparam \vga|color[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N15
cyclonev_lcell_comb \vga|vga_rgb~10 (
// Equation(s):
// \vga|vga_rgb~10_combout  = ( \vga|sreg [7] & ( (!\vga|LessThan3~0_combout  & (!\vga|Add6~1_sumout  & (\vga|color [1] & !\vga|vga_rgb~0_combout ))) ) )

	.dataa(!\vga|LessThan3~0_combout ),
	.datab(!\vga|Add6~1_sumout ),
	.datac(!\vga|color [1]),
	.datad(!\vga|vga_rgb~0_combout ),
	.datae(gnd),
	.dataf(!\vga|sreg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|vga_rgb~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|vga_rgb~10 .extended_lut = "off";
defparam \vga|vga_rgb~10 .lut_mask = 64'h0000000008000800;
defparam \vga|vga_rgb~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N16
dffeas \vga|vga_rgb[1] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|vga_rgb~10_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|vga_rgb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|vga_rgb[1] .is_wysiwyg = "true";
defparam \vga|vga_rgb[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y42_N0
cyclonev_ram_block \VRAM|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [9],\cpu|iu|exe_mem_reg|malu [8],\cpu|iu|exe_mem_reg|malu [7],\cpu|iu|exe_mem_reg|malu [6],\cpu|iu|exe_mem_reg|malu [5],\cpu|iu|exe_mem_reg|malu [4],\cpu|iu|exe_mem_reg|malu [3],\cpu|iu|exe_mem_reg|malu [2],
\cpu|iu|exe_mem_reg|malu [1],\cpu|iu|exe_mem_reg|malu [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\vga|Add9~33_sumout ,\vga|Add9~29_sumout ,\vga|Add9~25_sumout ,\vga|Add9~21_sumout ,\vga|Add9~17_sumout ,\vga|Add9~13_sumout ,\vga|Add9~9_sumout ,\vga|Add9~5_sumout ,\vga|Add9~1_sumout ,\vga|Add3~9_sumout ,\vga|Add3~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VRAM|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "VRAM:VRAM|altsyncram:altsyncram_component|altsyncram_vlu1:auto_generated|ALTSYNCRAM";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 4095;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 4096;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VRAM|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N39
cyclonev_lcell_comb \vga|color[2]~feeder (
// Equation(s):
// \vga|color[2]~feeder_combout  = ( \VRAM|altsyncram_component|auto_generated|q_b [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VRAM|altsyncram_component|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|color[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|color[2]~feeder .extended_lut = "off";
defparam \vga|color[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|color[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N40
dffeas \vga|color[2] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|color[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|sregld~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|color [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|color[2] .is_wysiwyg = "true";
defparam \vga|color[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y40_N57
cyclonev_lcell_comb \vga|vga_rgb~11 (
// Equation(s):
// \vga|vga_rgb~11_combout  = ( \vga|color [2] & ( (!\vga|LessThan3~0_combout  & (!\vga|Add6~1_sumout  & (\vga|sreg [7] & !\vga|vga_rgb~0_combout ))) ) )

	.dataa(!\vga|LessThan3~0_combout ),
	.datab(!\vga|Add6~1_sumout ),
	.datac(!\vga|sreg [7]),
	.datad(!\vga|vga_rgb~0_combout ),
	.datae(gnd),
	.dataf(!\vga|color [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|vga_rgb~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|vga_rgb~11 .extended_lut = "off";
defparam \vga|vga_rgb~11 .lut_mask = 64'h0000000008000800;
defparam \vga|vga_rgb~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y40_N58
dffeas \vga|vga_rgb[2] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|vga_rgb~11_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|vga_rgb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|vga_rgb[2] .is_wysiwyg = "true";
defparam \vga|vga_rgb[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N36
cyclonev_lcell_comb \vga|color[3]~feeder (
// Equation(s):
// \vga|color[3]~feeder_combout  = ( \VRAM|altsyncram_component|auto_generated|q_b [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VRAM|altsyncram_component|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|color[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|color[3]~feeder .extended_lut = "off";
defparam \vga|color[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|color[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N38
dffeas \vga|color[3] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|color[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|sregld~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|color [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|color[3] .is_wysiwyg = "true";
defparam \vga|color[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N12
cyclonev_lcell_comb \vga|vga_rgb~12 (
// Equation(s):
// \vga|vga_rgb~12_combout  = ( !\vga|vga_rgb~0_combout  & ( (!\vga|LessThan3~0_combout  & (!\vga|Add6~1_sumout  & (\vga|sreg [7] & \vga|color [3]))) ) )

	.dataa(!\vga|LessThan3~0_combout ),
	.datab(!\vga|Add6~1_sumout ),
	.datac(!\vga|sreg [7]),
	.datad(!\vga|color [3]),
	.datae(gnd),
	.dataf(!\vga|vga_rgb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|vga_rgb~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|vga_rgb~12 .extended_lut = "off";
defparam \vga|vga_rgb~12 .lut_mask = 64'h0008000800000000;
defparam \vga|vga_rgb~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N13
dffeas \vga|vga_rgb[3] (
	.clk(\vga|syncgen|PCK~q ),
	.d(\vga|vga_rgb~12_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|vga_rgb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|vga_rgb[3] .is_wysiwyg = "true";
defparam \vga|vga_rgb[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y40_N15
cyclonev_lcell_comb \vga|syncgen|Equal2~0 (
// Equation(s):
// \vga|syncgen|Equal2~0_combout  = ( !\vga|syncgen|HCNT [4] & ( (!\vga|syncgen|HCNT [9] & !\vga|syncgen|HCNT [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|syncgen|HCNT [9]),
	.datad(!\vga|syncgen|HCNT [8]),
	.datae(gnd),
	.dataf(!\vga|syncgen|HCNT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|syncgen|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Equal2~0 .extended_lut = "off";
defparam \vga|syncgen|Equal2~0 .lut_mask = 64'hF000F00000000000;
defparam \vga|syncgen|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N18
cyclonev_lcell_comb \vga|syncgen|VGA_HS~0 (
// Equation(s):
// \vga|syncgen|VGA_HS~0_combout  = ( \vga|syncgen|Equal0~0_combout  & ( (!\vga|syncgen|Equal2~0_combout  & (((\vga|syncgen|VGA_HS~q )))) # (\vga|syncgen|Equal2~0_combout  & ((!\vga|syncgen|HCNT [5] & ((!\vga|syncgen|HCNT [6]) # (\vga|syncgen|VGA_HS~q ))) # 
// (\vga|syncgen|HCNT [5] & (!\vga|syncgen|HCNT [6] & \vga|syncgen|VGA_HS~q )))) ) ) # ( !\vga|syncgen|Equal0~0_combout  & ( \vga|syncgen|VGA_HS~q  ) )

	.dataa(!\vga|syncgen|Equal2~0_combout ),
	.datab(!\vga|syncgen|HCNT [5]),
	.datac(!\vga|syncgen|HCNT [6]),
	.datad(!\vga|syncgen|VGA_HS~q ),
	.datae(gnd),
	.dataf(!\vga|syncgen|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|syncgen|VGA_HS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|VGA_HS~0 .extended_lut = "off";
defparam \vga|syncgen|VGA_HS~0 .lut_mask = 64'h00FF00FF40FE40FE;
defparam \vga|syncgen|VGA_HS~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y40_N10
dffeas \vga|syncgen|VGA_HS (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|VGA_HS~0_combout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|VGA_HS .is_wysiwyg = "true";
defparam \vga|syncgen|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N54
cyclonev_lcell_comb \vga|syncgen|VGA_VS~0 (
// Equation(s):
// \vga|syncgen|VGA_VS~0_combout  = ( \vga|syncgen|Equal0~0_combout  & ( (!\vga|syncgen|VCNT [9] & (!\vga|syncgen|HCNT [5] & (\vga|syncgen|Equal2~0_combout  & !\vga|syncgen|HCNT [6]))) ) )

	.dataa(!\vga|syncgen|VCNT [9]),
	.datab(!\vga|syncgen|HCNT [5]),
	.datac(!\vga|syncgen|Equal2~0_combout ),
	.datad(!\vga|syncgen|HCNT [6]),
	.datae(gnd),
	.dataf(!\vga|syncgen|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|syncgen|VGA_VS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|VGA_VS~0 .extended_lut = "off";
defparam \vga|syncgen|VGA_VS~0 .lut_mask = 64'h0000000008000800;
defparam \vga|syncgen|VGA_VS~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N57
cyclonev_lcell_comb \vga|syncgen|Equal1~1 (
// Equation(s):
// \vga|syncgen|Equal1~1_combout  = ( \vga|syncgen|Equal1~0_combout  & ( (!\vga|syncgen|VCNT [0] & !\vga|syncgen|VCNT [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|syncgen|VCNT [0]),
	.datad(!\vga|syncgen|VCNT [4]),
	.datae(gnd),
	.dataf(!\vga|syncgen|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|syncgen|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|Equal1~1 .extended_lut = "off";
defparam \vga|syncgen|Equal1~1 .lut_mask = 64'h00000000F000F000;
defparam \vga|syncgen|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N51
cyclonev_lcell_comb \vga|syncgen|VGA_VS~1 (
// Equation(s):
// \vga|syncgen|VGA_VS~1_combout  = ( \vga|syncgen|Equal1~1_combout  & ( (!\vga|syncgen|VGA_VS~0_combout  & (((\vga|syncgen|VGA_VS~q )))) # (\vga|syncgen|VGA_VS~0_combout  & ((!\vga|syncgen|VCNT [2] & ((\vga|syncgen|VCNT [1]) # (\vga|syncgen|VGA_VS~q ))) # 
// (\vga|syncgen|VCNT [2] & (\vga|syncgen|VGA_VS~q  & \vga|syncgen|VCNT [1])))) ) ) # ( !\vga|syncgen|Equal1~1_combout  & ( \vga|syncgen|VGA_VS~q  ) )

	.dataa(!\vga|syncgen|VGA_VS~0_combout ),
	.datab(!\vga|syncgen|VCNT [2]),
	.datac(!\vga|syncgen|VGA_VS~q ),
	.datad(!\vga|syncgen|VCNT [1]),
	.datae(!\vga|syncgen|Equal1~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|syncgen|VGA_VS~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|syncgen|VGA_VS~1 .extended_lut = "off";
defparam \vga|syncgen|VGA_VS~1 .lut_mask = 64'h0F0F0E4F0F0F0E4F;
defparam \vga|syncgen|VGA_VS~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y40_N14
dffeas \vga|syncgen|VGA_VS (
	.clk(\vga|syncgen|PCK~q ),
	.d(gnd),
	.asdata(\vga|syncgen|VGA_VS~1_combout ),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|syncgen|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|syncgen|VGA_VS .is_wysiwyg = "true";
defparam \vga|syncgen|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N18
cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N18
cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N4
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N4
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N44
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N35
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N61
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N52
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N1
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N1
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N38
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N55
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N38
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N55
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N95
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N55
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N38
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N38
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N78
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N4
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N38
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N38
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N55
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N21
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N4
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N21
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N21
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N21
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N4
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N4
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N18
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N55
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N21
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N21
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N4
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N95
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N78
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N44
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N61
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N4
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
