<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RISCVFixupKinds.h source code [llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVFixupKinds.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::RISCV::Fixups "/>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVFixupKinds.h'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>RISCV</a>/<a href='./'>MCTargetDesc</a>/<a href='RISCVFixupKinds.h.html'>RISCVFixupKinds.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- RISCVFixupKinds.h - RISCV Specific Fixup Entries --------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_RISCV_MCTARGETDESC_RISCVFIXUPKINDS_H">LLVM_LIB_TARGET_RISCV_MCTARGETDESC_RISCVFIXUPKINDS_H</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_RISCV_MCTARGETDESC_RISCVFIXUPKINDS_H" data-ref="_M/LLVM_LIB_TARGET_RISCV_MCTARGETDESC_RISCVFIXUPKINDS_H">LLVM_LIB_TARGET_RISCV_MCTARGETDESC_RISCVFIXUPKINDS_H</dfn></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../../include/llvm/MC/MCFixup.h.html">"llvm/MC/MCFixup.h"</a></u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#undef <span class="macro" data-ref="_M/RISCV">RISCV</span></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="17">17</th><td><b>namespace</b> <span class="namespace">RISCV</span> {</td></tr>
<tr><th id="18">18</th><td><b>enum</b> <dfn class="type def" id="llvm::RISCV::Fixups" title='llvm::RISCV::Fixups' data-ref="llvm::RISCV::Fixups" data-ref-filename="llvm..RISCV..Fixups">Fixups</dfn> {</td></tr>
<tr><th id="19">19</th><td>  <i>// fixup_riscv_hi20 - 20-bit fixup corresponding to hi(foo) for</i></td></tr>
<tr><th id="20">20</th><td><i>  // instructions like lui</i></td></tr>
<tr><th id="21">21</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_hi20" title='llvm::RISCV::fixup_riscv_hi20' data-ref="llvm::RISCV::fixup_riscv_hi20" data-ref-filename="llvm..RISCV..fixup_riscv_hi20">fixup_riscv_hi20</dfn> = <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::FirstTargetFixupKind" title='llvm::FirstTargetFixupKind' data-ref="llvm::FirstTargetFixupKind" data-ref-filename="llvm..FirstTargetFixupKind">FirstTargetFixupKind</a>,</td></tr>
<tr><th id="22">22</th><td>  <i>// fixup_riscv_lo12_i - 12-bit fixup corresponding to lo(foo) for</i></td></tr>
<tr><th id="23">23</th><td><i>  // instructions like addi</i></td></tr>
<tr><th id="24">24</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_lo12_i" title='llvm::RISCV::fixup_riscv_lo12_i' data-ref="llvm::RISCV::fixup_riscv_lo12_i" data-ref-filename="llvm..RISCV..fixup_riscv_lo12_i">fixup_riscv_lo12_i</dfn>,</td></tr>
<tr><th id="25">25</th><td>  <i>// fixup_riscv_lo12_s - 12-bit fixup corresponding to lo(foo) for</i></td></tr>
<tr><th id="26">26</th><td><i>  // the S-type store instructions</i></td></tr>
<tr><th id="27">27</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_lo12_s" title='llvm::RISCV::fixup_riscv_lo12_s' data-ref="llvm::RISCV::fixup_riscv_lo12_s" data-ref-filename="llvm..RISCV..fixup_riscv_lo12_s">fixup_riscv_lo12_s</dfn>,</td></tr>
<tr><th id="28">28</th><td>  <i>// fixup_riscv_pcrel_hi20 - 20-bit fixup corresponding to pcrel_hi(foo) for</i></td></tr>
<tr><th id="29">29</th><td><i>  // instructions like auipc</i></td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_pcrel_hi20" title='llvm::RISCV::fixup_riscv_pcrel_hi20' data-ref="llvm::RISCV::fixup_riscv_pcrel_hi20" data-ref-filename="llvm..RISCV..fixup_riscv_pcrel_hi20">fixup_riscv_pcrel_hi20</dfn>,</td></tr>
<tr><th id="31">31</th><td>  <i>// fixup_riscv_pcrel_lo12_i - 12-bit fixup corresponding to pcrel_lo(foo) for</i></td></tr>
<tr><th id="32">32</th><td><i>  // instructions like addi</i></td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_pcrel_lo12_i" title='llvm::RISCV::fixup_riscv_pcrel_lo12_i' data-ref="llvm::RISCV::fixup_riscv_pcrel_lo12_i" data-ref-filename="llvm..RISCV..fixup_riscv_pcrel_lo12_i">fixup_riscv_pcrel_lo12_i</dfn>,</td></tr>
<tr><th id="34">34</th><td>  <i>// fixup_riscv_pcrel_lo12_s - 12-bit fixup corresponding to pcrel_lo(foo) for</i></td></tr>
<tr><th id="35">35</th><td><i>  // the S-type store instructions</i></td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_pcrel_lo12_s" title='llvm::RISCV::fixup_riscv_pcrel_lo12_s' data-ref="llvm::RISCV::fixup_riscv_pcrel_lo12_s" data-ref-filename="llvm..RISCV..fixup_riscv_pcrel_lo12_s">fixup_riscv_pcrel_lo12_s</dfn>,</td></tr>
<tr><th id="37">37</th><td>  <i>// fixup_riscv_got_hi20 - 20-bit fixup corresponding to got_pcrel_hi(foo) for</i></td></tr>
<tr><th id="38">38</th><td><i>  // instructions like auipc</i></td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_got_hi20" title='llvm::RISCV::fixup_riscv_got_hi20' data-ref="llvm::RISCV::fixup_riscv_got_hi20" data-ref-filename="llvm..RISCV..fixup_riscv_got_hi20">fixup_riscv_got_hi20</dfn>,</td></tr>
<tr><th id="40">40</th><td>  <i>// fixup_riscv_tprel_hi20 - 20-bit fixup corresponding to tprel_hi(foo) for</i></td></tr>
<tr><th id="41">41</th><td><i>  // instructions like lui</i></td></tr>
<tr><th id="42">42</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_tprel_hi20" title='llvm::RISCV::fixup_riscv_tprel_hi20' data-ref="llvm::RISCV::fixup_riscv_tprel_hi20" data-ref-filename="llvm..RISCV..fixup_riscv_tprel_hi20">fixup_riscv_tprel_hi20</dfn>,</td></tr>
<tr><th id="43">43</th><td>  <i>// fixup_riscv_tprel_lo12_i - 12-bit fixup corresponding to tprel_lo(foo) for</i></td></tr>
<tr><th id="44">44</th><td><i>  // instructions like addi</i></td></tr>
<tr><th id="45">45</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_tprel_lo12_i" title='llvm::RISCV::fixup_riscv_tprel_lo12_i' data-ref="llvm::RISCV::fixup_riscv_tprel_lo12_i" data-ref-filename="llvm..RISCV..fixup_riscv_tprel_lo12_i">fixup_riscv_tprel_lo12_i</dfn>,</td></tr>
<tr><th id="46">46</th><td>  <i>// fixup_riscv_tprel_lo12_s - 12-bit fixup corresponding to tprel_lo(foo) for</i></td></tr>
<tr><th id="47">47</th><td><i>  // the S-type store instructions</i></td></tr>
<tr><th id="48">48</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_tprel_lo12_s" title='llvm::RISCV::fixup_riscv_tprel_lo12_s' data-ref="llvm::RISCV::fixup_riscv_tprel_lo12_s" data-ref-filename="llvm..RISCV..fixup_riscv_tprel_lo12_s">fixup_riscv_tprel_lo12_s</dfn>,</td></tr>
<tr><th id="49">49</th><td>  <i>// fixup_riscv_tprel_add - A fixup corresponding to %tprel_add(foo) for the</i></td></tr>
<tr><th id="50">50</th><td><i>  // add_tls instruction. Used to provide a hint to the linker.</i></td></tr>
<tr><th id="51">51</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_tprel_add" title='llvm::RISCV::fixup_riscv_tprel_add' data-ref="llvm::RISCV::fixup_riscv_tprel_add" data-ref-filename="llvm..RISCV..fixup_riscv_tprel_add">fixup_riscv_tprel_add</dfn>,</td></tr>
<tr><th id="52">52</th><td>  <i>// fixup_riscv_tls_got_hi20 - 20-bit fixup corresponding to</i></td></tr>
<tr><th id="53">53</th><td><i>  // tls_ie_pcrel_hi(foo) for instructions like auipc</i></td></tr>
<tr><th id="54">54</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_tls_got_hi20" title='llvm::RISCV::fixup_riscv_tls_got_hi20' data-ref="llvm::RISCV::fixup_riscv_tls_got_hi20" data-ref-filename="llvm..RISCV..fixup_riscv_tls_got_hi20">fixup_riscv_tls_got_hi20</dfn>,</td></tr>
<tr><th id="55">55</th><td>  <i>// fixup_riscv_tls_gd_hi20 - 20-bit fixup corresponding to</i></td></tr>
<tr><th id="56">56</th><td><i>  // tls_gd_pcrel_hi(foo) for instructions like auipc</i></td></tr>
<tr><th id="57">57</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_tls_gd_hi20" title='llvm::RISCV::fixup_riscv_tls_gd_hi20' data-ref="llvm::RISCV::fixup_riscv_tls_gd_hi20" data-ref-filename="llvm..RISCV..fixup_riscv_tls_gd_hi20">fixup_riscv_tls_gd_hi20</dfn>,</td></tr>
<tr><th id="58">58</th><td>  <i>// fixup_riscv_jal - 20-bit fixup for symbol references in the jal</i></td></tr>
<tr><th id="59">59</th><td><i>  // instruction</i></td></tr>
<tr><th id="60">60</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_jal" title='llvm::RISCV::fixup_riscv_jal' data-ref="llvm::RISCV::fixup_riscv_jal" data-ref-filename="llvm..RISCV..fixup_riscv_jal">fixup_riscv_jal</dfn>,</td></tr>
<tr><th id="61">61</th><td>  <i>// fixup_riscv_branch - 12-bit fixup for symbol references in the branch</i></td></tr>
<tr><th id="62">62</th><td><i>  // instructions</i></td></tr>
<tr><th id="63">63</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_branch" title='llvm::RISCV::fixup_riscv_branch' data-ref="llvm::RISCV::fixup_riscv_branch" data-ref-filename="llvm..RISCV..fixup_riscv_branch">fixup_riscv_branch</dfn>,</td></tr>
<tr><th id="64">64</th><td>  <i>// fixup_riscv_rvc_jump - 11-bit fixup for symbol references in the</i></td></tr>
<tr><th id="65">65</th><td><i>  // compressed jump instruction</i></td></tr>
<tr><th id="66">66</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_rvc_jump" title='llvm::RISCV::fixup_riscv_rvc_jump' data-ref="llvm::RISCV::fixup_riscv_rvc_jump" data-ref-filename="llvm..RISCV..fixup_riscv_rvc_jump">fixup_riscv_rvc_jump</dfn>,</td></tr>
<tr><th id="67">67</th><td>  <i>// fixup_riscv_rvc_branch - 8-bit fixup for symbol references in the</i></td></tr>
<tr><th id="68">68</th><td><i>  // compressed branch instruction</i></td></tr>
<tr><th id="69">69</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_rvc_branch" title='llvm::RISCV::fixup_riscv_rvc_branch' data-ref="llvm::RISCV::fixup_riscv_rvc_branch" data-ref-filename="llvm..RISCV..fixup_riscv_rvc_branch">fixup_riscv_rvc_branch</dfn>,</td></tr>
<tr><th id="70">70</th><td>  <i>// fixup_riscv_call - A fixup representing a call attached to the auipc</i></td></tr>
<tr><th id="71">71</th><td><i>  // instruction in a pair composed of adjacent auipc+jalr instructions.</i></td></tr>
<tr><th id="72">72</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_call" title='llvm::RISCV::fixup_riscv_call' data-ref="llvm::RISCV::fixup_riscv_call" data-ref-filename="llvm..RISCV..fixup_riscv_call">fixup_riscv_call</dfn>,</td></tr>
<tr><th id="73">73</th><td>  <i>// fixup_riscv_call_plt - A fixup representing a procedure linkage table call</i></td></tr>
<tr><th id="74">74</th><td><i>  // attached to the auipc instruction in a pair composed of adjacent auipc+jalr</i></td></tr>
<tr><th id="75">75</th><td><i>  // instructions.</i></td></tr>
<tr><th id="76">76</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_call_plt" title='llvm::RISCV::fixup_riscv_call_plt' data-ref="llvm::RISCV::fixup_riscv_call_plt" data-ref-filename="llvm..RISCV..fixup_riscv_call_plt">fixup_riscv_call_plt</dfn>,</td></tr>
<tr><th id="77">77</th><td>  <i>// fixup_riscv_relax - Used to generate an R_RISCV_RELAX relocation type,</i></td></tr>
<tr><th id="78">78</th><td><i>  // which indicates the linker may relax the instruction pair.</i></td></tr>
<tr><th id="79">79</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_relax" title='llvm::RISCV::fixup_riscv_relax' data-ref="llvm::RISCV::fixup_riscv_relax" data-ref-filename="llvm..RISCV..fixup_riscv_relax">fixup_riscv_relax</dfn>,</td></tr>
<tr><th id="80">80</th><td>  <i>// fixup_riscv_align - Used to generate an R_RISCV_ALIGN relocation type,</i></td></tr>
<tr><th id="81">81</th><td><i>  // which indicates the linker should fixup the alignment after linker</i></td></tr>
<tr><th id="82">82</th><td><i>  // relaxation.</i></td></tr>
<tr><th id="83">83</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_align" title='llvm::RISCV::fixup_riscv_align' data-ref="llvm::RISCV::fixup_riscv_align" data-ref-filename="llvm..RISCV..fixup_riscv_align">fixup_riscv_align</dfn>,</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <i>// fixup_riscv_invalid - used as a sentinel and a marker, must be last fixup</i></td></tr>
<tr><th id="86">86</th><td>  <dfn class="enum" id="llvm::RISCV::fixup_riscv_invalid" title='llvm::RISCV::fixup_riscv_invalid' data-ref="llvm::RISCV::fixup_riscv_invalid" data-ref-filename="llvm..RISCV..fixup_riscv_invalid">fixup_riscv_invalid</dfn>,</td></tr>
<tr><th id="87">87</th><td>  <dfn class="enum" id="llvm::RISCV::NumTargetFixupKinds" title='llvm::RISCV::NumTargetFixupKinds' data-ref="llvm::RISCV::NumTargetFixupKinds" data-ref-filename="llvm..RISCV..NumTargetFixupKinds">NumTargetFixupKinds</dfn> = <a class="enum" href="#llvm::RISCV::fixup_riscv_invalid" title='llvm::RISCV::fixup_riscv_invalid' data-ref="llvm::RISCV::fixup_riscv_invalid" data-ref-filename="llvm..RISCV..fixup_riscv_invalid">fixup_riscv_invalid</a> - <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::FirstTargetFixupKind" title='llvm::FirstTargetFixupKind' data-ref="llvm::FirstTargetFixupKind" data-ref-filename="llvm..FirstTargetFixupKind">FirstTargetFixupKind</a></td></tr>
<tr><th id="88">88</th><td>};</td></tr>
<tr><th id="89">89</th><td>} <i>// end namespace RISCV</i></td></tr>
<tr><th id="90">90</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#<span data-ppcond="9">endif</span></u></td></tr>
<tr><th id="93">93</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../AsmParser/RISCVAsmParser.cpp.html'>llvm/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>