////------------------------------------------------------------------------------
////  (c) Copyright 2013 Advanced Micro Devices, Inc. All rights reserved.
////
////  This file contains confidential and proprietary information
////  of Advanced Micro Devices, Inc. and is protected under U.S. and
////  international copyright and other intellectual property
////  laws.
////
////  DISCLAIMER
////  This disclaimer is not a license and does not grant any
////  rights to the materials distributed herewith. Except as
////  otherwise provided in a valid license issued to you by
////  AMD, and to the maximum extent permitted by applicable
////  law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
////  WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
////  AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
////  BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
////  INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
////  (2) AMD shall not be liable (whether in contract or tort,
////  including negligence, or under any other theory of
////  liability) for any loss or damage of any kind or nature
////  related to, arising under or in connection with these
////  materials, including for any direct, or any indirect,
////  special, incidental, or consequential loss or damage
////  (including loss of data, profits, goodwill, or any type of
////  loss or damage suffered as a result of any action brought
////  by a third party) even if such damage or loss was
////  reasonably foreseeable or AMD had been advised of the
////  possibility of the same.
////
////  CRITICAL APPLICATIONS
////  AMD products are not designed or intended to be fail-
////  safe, or for use in any application requiring fail-safe
////  performance, such as life-support or safety devices or
////  systems, Class III medical devices, nuclear facilities,
////  applications related to the deployment of airbags, or any
////  other applications that could lead to death, personal
////  injury, or severe property or environmental damage
////  (individually and collectively, "Critical
////  Applications"). Customer assumes the sole risk and
////  liability of any use of AMD products in Critical
////  Applications, subject only to applicable laws and
////  regulations governing limitations on product liability.
////
////  THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
////  PART OF THIS FILE AT ALL TIMES.
////------------------------------------------------------------------------------



//// ==================================================
////  CMAC US+ IP Register and Bitfield defines
//// ==================================================


//// Register type terminologies
//// ==================================
//// XLNX_RW : Read/Write
//// XLNX_WO : Write-Only
//// XLNX_RO : Read-Only
//// XLNX_LH : Latched High
//// XLNX_LL : Latched Low
//// XLNX_COR: Clear-On-Read




////
//// Config Registers space
////




#define GT_RESET_REG_OFFSET 0x0000

// Disc 
#define GT_RESET_REG_GT_RESET_ALL_MASK 0x00000001
#define GT_RESET_REG_GT_RESET_ALL_ACCESS XLNX_RW 
#define GT_RESET_REG_GT_RESET_ALL_SHIFT 0
#define GT_RESET_REG_GT_RESET_ALL_DEFAULT 0x0



#define RESET_REG_OFFSET 0x0004

// Disc 
#define RESET_REG_USR_RX_SERDES_RESET_MASK 0x000003FF
#define RESET_REG_USR_RX_SERDES_RESET_ACCESS XLNX_RW 
#define RESET_REG_USR_RX_SERDES_RESET_SHIFT 0
#define RESET_REG_USR_RX_SERDES_RESET_DEFAULT 0x0

// Disc 
#define RESET_REG_USR_RX_RESET_MASK 0x40000000
#define RESET_REG_USR_RX_RESET_ACCESS XLNX_RW 
#define RESET_REG_USR_RX_RESET_SHIFT 30
#define RESET_REG_USR_RX_RESET_DEFAULT 0x0

// Disc 
#define RESET_REG_USR_TX_RESET_MASK 0x80000000
#define RESET_REG_USR_TX_RESET_ACCESS XLNX_RW 
#define RESET_REG_USR_TX_RESET_SHIFT 31
#define RESET_REG_USR_TX_RESET_DEFAULT 0x0



#define SWITCH_CORE_MODE_REG_OFFSET 0x0008

// Disc 
#define SWITCH_CORE_MODE_REG_MASK 0x00000001
#define SWITCH_CORE_MODE_REG_ACCESS XLNX_RW 
#define SWITCH_CORE_MODE_REG_SHIFT 0
#define SWITCH_CORE_MODE_REG_DEFAULT 0x0



#define CONFIGURATION_TX_REG1_OFFSET 0x000C

// Disc 
#define CONFIGURATION_TX_REG1_CTL_TX_ENABLE_MASK 0x00000001
#define CONFIGURATION_TX_REG1_CTL_TX_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_TX_REG1_CTL_TX_ENABLE_SHIFT 0
#define CONFIGURATION_TX_REG1_CTL_TX_ENABLE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_LFI_MASK 0x00000008
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_LFI_ACCESS XLNX_RW 
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_LFI_SHIFT 3
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_LFI_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_RFI_MASK 0x00000010
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_RFI_ACCESS XLNX_RW 
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_RFI_SHIFT 4
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_RFI_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_IDLE_MASK 0x00000020
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_IDLE_ACCESS XLNX_RW 
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_IDLE_SHIFT 5
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_IDLE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_REG1_CTL_TX_TEST_PATTERN_MASK 0x00010000
#define CONFIGURATION_TX_REG1_CTL_TX_TEST_PATTERN_ACCESS XLNX_RW 
#define CONFIGURATION_TX_REG1_CTL_TX_TEST_PATTERN_SHIFT 16
#define CONFIGURATION_TX_REG1_CTL_TX_TEST_PATTERN_DEFAULT 0x0



#define CONFIGURATION_RX_REG1_OFFSET 0x0014

// Disc 
#define CONFIGURATION_RX_REG1_CTL_RX_ENABLE_MASK 0x00000001
#define CONFIGURATION_RX_REG1_CTL_RX_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_RX_REG1_CTL_RX_ENABLE_SHIFT 0
#define CONFIGURATION_RX_REG1_CTL_RX_ENABLE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_REG1_CTL_RX_FORCE_RESYNC_MASK 0x00000080
#define CONFIGURATION_RX_REG1_CTL_RX_FORCE_RESYNC_ACCESS XLNX_RW 
#define CONFIGURATION_RX_REG1_CTL_RX_FORCE_RESYNC_SHIFT 7
#define CONFIGURATION_RX_REG1_CTL_RX_FORCE_RESYNC_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_REG1_CTL_RX_TEST_PATTERN_MASK 0x00000100
#define CONFIGURATION_RX_REG1_CTL_RX_TEST_PATTERN_ACCESS XLNX_RW 
#define CONFIGURATION_RX_REG1_CTL_RX_TEST_PATTERN_SHIFT 8
#define CONFIGURATION_RX_REG1_CTL_RX_TEST_PATTERN_DEFAULT 0x0



#define CORE_MODE_REG_OFFSET 0x0020

// Disc 
#define CORE_MODE_REG_MASK 0x00000003
#define CORE_MODE_REG_ACCESS XLNX_RO
#define CORE_MODE_REG_SHIFT 0



#define CORE_VERSION_REG_OFFSET 0x0024

// Disc 
#define CORE_VERSION_REG_MINOR_MASK 0x000000FF
#define CORE_VERSION_REG_MINOR_ACCESS XLNX_RO
#define CORE_VERSION_REG_MINOR_SHIFT 0
#define CORE_VERSION_REG_MINOR_DEFAULT 0x1

// Disc 
#define CORE_VERSION_REG_MAJOR_MASK 0x0000FF00
#define CORE_VERSION_REG_MAJOR_ACCESS XLNX_RO 
#define CORE_VERSION_REG_MAJOR_SHIFT 8
#define CORE_VERSION_REG_MAJOR_DEFAULT 0x3



#define CONFIGURATION_TX_BIP_OVERRIDE_OFFSET 0x002C

// Disc 
#define CONFIGURATION_TX_BIP_OVERRIDE_CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE_MASK 0x000000FF
#define CONFIGURATION_TX_BIP_OVERRIDE_CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE_ACCESS XLNX_RW 
#define CONFIGURATION_TX_BIP_OVERRIDE_CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE_SHIFT 0
#define CONFIGURATION_TX_BIP_OVERRIDE_CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_BIP_CTL_TX_LANE0_VLM_BIP7_OVERRIDE_MASK 0x00000100
#define CONFIGURATION_TX_BIP_CTL_TX_LANE0_VLM_BIP7_OVERRIDE_ACCESS XLNX_RW 
#define CONFIGURATION_TX_BIP_CTL_TX_LANE0_VLM_BIP7_OVERRIDE_SHIFT 8
#define CONFIGURATION_TX_BIP_CTL_TX_LANE0_VLM_BIP7_OVERRIDE_DEFAULT 0x0



#define CONFIGURATION_TX_FLOW_CONTROL_CONTROL_REG1_OFFSET 0x0030

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_CONTROL_REG1_CTL_TX_PAUSE_ENABLE_MASK 0x000001FF
#define CONFIGURATION_TX_FLOW_CONTROL_CONTROL_REG1_CTL_TX_PAUSE_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_CONTROL_REG1_CTL_TX_PAUSE_ENABLE_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_CONTROL_REG1_CTL_TX_PAUSE_ENABLE_DEFAULT 0x0



#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_OFFSET 0x0034

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_CTL_TX_PAUSE_REFRESH_TIMER0_MASK 0x0000FFFF
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_CTL_TX_PAUSE_REFRESH_TIMER0_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_CTL_TX_PAUSE_REFRESH_TIMER0_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_CTL_TX_PAUSE_REFRESH_TIMER0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_CTL_TX_PAUSE_REFRESH_TIMER1_MASK 0xFFFF0000
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_CTL_TX_PAUSE_REFRESH_TIMER1_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_CTL_TX_PAUSE_REFRESH_TIMER1_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_CTL_TX_PAUSE_REFRESH_TIMER1_DEFAULT 0x0



#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_OFFSET 0x0038

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_CTL_TX_PAUSE_REFRESH_TIMER2_MASK 0x0000FFFF
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_CTL_TX_PAUSE_REFRESH_TIMER2_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_CTL_TX_PAUSE_REFRESH_TIMER2_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_CTL_TX_PAUSE_REFRESH_TIMER2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_CTL_TX_PAUSE_REFRESH_TIMER3_MASK 0xFFFF0000
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_CTL_TX_PAUSE_REFRESH_TIMER3_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_CTL_TX_PAUSE_REFRESH_TIMER3_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_CTL_TX_PAUSE_REFRESH_TIMER3_DEFAULT 0x0



#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_OFFSET 0x003C

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_CTL_TX_PAUSE_REFRESH_TIMER4_MASK 0x0000FFFF
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_CTL_TX_PAUSE_REFRESH_TIMER4_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_CTL_TX_PAUSE_REFRESH_TIMER4_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_CTL_TX_PAUSE_REFRESH_TIMER4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_CTL_TX_PAUSE_REFRESH_TIMER5_MASK 0xFFFF0000
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_CTL_TX_PAUSE_REFRESH_TIMER5_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_CTL_TX_PAUSE_REFRESH_TIMER5_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_CTL_TX_PAUSE_REFRESH_TIMER5_DEFAULT 0x0



#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_OFFSET 0x0040

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_CTL_TX_PAUSE_REFRESH_TIMER6_MASK 0x0000FFFF
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_CTL_TX_PAUSE_REFRESH_TIMER6_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_CTL_TX_PAUSE_REFRESH_TIMER6_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_CTL_TX_PAUSE_REFRESH_TIMER6_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_CTL_TX_PAUSE_REFRESH_TIMER7_MASK 0xFFFF0000
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_CTL_TX_PAUSE_REFRESH_TIMER7_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_CTL_TX_PAUSE_REFRESH_TIMER7_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_CTL_TX_PAUSE_REFRESH_TIMER7_DEFAULT 0x0



#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5_OFFSET 0x0044

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5_CTL_TX_PAUSE_REFRESH_TIMER8_MASK 0x0000FFFF
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5_CTL_TX_PAUSE_REFRESH_TIMER8_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5_CTL_TX_PAUSE_REFRESH_TIMER8_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5_CTL_TX_PAUSE_REFRESH_TIMER8_DEFAULT 0x0



#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_OFFSET 0x0048

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_CTL_TX_PAUSE_QUANTA0_MASK 0x0000FFFF
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_CTL_TX_PAUSE_QUANTA0_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_CTL_TX_PAUSE_QUANTA0_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_CTL_TX_PAUSE_QUANTA0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_CTL_TX_PAUSE_QUANTA1_MASK 0xFFFF0000
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_CTL_TX_PAUSE_QUANTA1_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_CTL_TX_PAUSE_QUANTA1_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_CTL_TX_PAUSE_QUANTA1_DEFAULT 0x0



#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_OFFSET 0x004C

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_CTL_TX_PAUSE_QUANTA2_MASK 0x0000FFFF
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_CTL_TX_PAUSE_QUANTA2_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_CTL_TX_PAUSE_QUANTA2_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_CTL_TX_PAUSE_QUANTA2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_CTL_TX_PAUSE_QUANTA3_MASK 0xFFFF0000
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_CTL_TX_PAUSE_QUANTA3_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_CTL_TX_PAUSE_QUANTA3_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_CTL_TX_PAUSE_QUANTA3_DEFAULT 0x0



#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_OFFSET 0x0050

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_CTL_TX_PAUSE_QUANTA4_MASK 0x0000FFFF
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_CTL_TX_PAUSE_QUANTA4_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_CTL_TX_PAUSE_QUANTA4_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_CTL_TX_PAUSE_QUANTA4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_CTL_TX_PAUSE_QUANTA5_MASK 0xFFFF0000
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_CTL_TX_PAUSE_QUANTA5_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_CTL_TX_PAUSE_QUANTA5_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_CTL_TX_PAUSE_QUANTA5_DEFAULT 0x0



#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_OFFSET 0x0054

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_CTL_TX_PAUSE_QUANTA6_MASK 0x0000FFFF
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_CTL_TX_PAUSE_QUANTA6_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_CTL_TX_PAUSE_QUANTA6_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_CTL_TX_PAUSE_QUANTA6_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_CTL_TX_PAUSE_QUANTA7_MASK 0xFFFF0000
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_CTL_TX_PAUSE_QUANTA7_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_CTL_TX_PAUSE_QUANTA7_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_CTL_TX_PAUSE_QUANTA7_DEFAULT 0x0



#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5_OFFSET 0x0058

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5_CTL_TX_PAUSE_QUANTA8_MASK 0x0000FFFF
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5_CTL_TX_PAUSE_QUANTA8_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5_CTL_TX_PAUSE_QUANTA8_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5_CTL_TX_PAUSE_QUANTA8_DEFAULT 0x0



#define CONFIGURATION_TX_OTN_PKT_LEN_REG_OFFSET 0x005C

// Disc 
#define CONFIGURATION_TX_OTN_PKT_LEN_REG_CTL_TX_MIN_PACKET_LEN_MASK 0x000000FF
#define CONFIGURATION_TX_OTN_PKT_LEN_REG_CTL_TX_MIN_PACKET_LEN_ACCESS XLNX_RW
#define CONFIGURATION_TX_OTN_PKT_LEN_REG_CTL_TX_MIN_PACKET_LEN_SHIFT 0
#define CONFIGURATION_TX_OTN_PKT_LEN_REG_CTL_TX_MIN_PACKET_LEN_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_OTN_PKT_LEN_REG_CTL_TX_MAX_PACKET_LEN_MASK 0x007FFF00
#define CONFIGURATION_TX_OTN_PKT_LEN_REG_CTL_TX_MAX_PACKET_LEN_ACCESS XLNX_RW
#define CONFIGURATION_TX_OTN_PKT_LEN_REG_CTL_TX_MAX_PACKET_LEN_SHIFT 8
#define CONFIGURATION_TX_OTN_PKT_LEN_REG_CTL_TX_MAX_PACKET_LEN_DEFAULT 0x0



#define CONFIGURATION_TX_OTN_CTL_REG_OFFSET 0x0060

// Disc 
#define CONFIGURATION_TX_OTN_CTL_REG_CTL_TX_CHECK_SFD_MASK 0x00000001
#define CONFIGURATION_TX_OTN_CTL_REG_CTL_TX_CHECK_SFD_ACCESS XLNX_RW
#define CONFIGURATION_TX_OTN_CTL_REG_CTL_TX_CHECK_SFD_SHIFT 0
#define CONFIGURATION_TX_OTN_CTL_REG_CTL_TX_CHECK_SFD_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_OTN_CTL_REG_CTL_TX_CHECK_PREAMBLE_MASK 0x00000002
#define CONFIGURATION_TX_OTN_CTL_REG_CTL_TX_CHECK_PREAMBLE_ACCESS XLNX_RW
#define CONFIGURATION_TX_OTN_CTL_REG_CTL_TX_CHECK_PREAMBLE_SHIFT 1
#define CONFIGURATION_TX_OTN_CTL_REG_CTL_TX_CHECK_PREAMBLE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_OTN_CTL_REG_CTL_TX_IGNORE_FCS_MASK 0x00000004
#define CONFIGURATION_TX_OTN_CTL_REG_CTL_TX_IGNORE_FCS_ACCESS XLNX_RW
#define CONFIGURATION_TX_OTN_CTL_REG_CTL_TX_IGNORE_FCS_SHIFT 2
#define CONFIGURATION_TX_OTN_CTL_REG_CTL_TX_IGNORE_FCS_DEFAULT 0x0



#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_OFFSET 0x0084

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_PAUSE_ENABLE_MASK 0x000001FF
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_PAUSE_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_PAUSE_ENABLE_SHIFT 0
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_PAUSE_ENABLE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_ENABLE_GCP_MASK 0x00000400
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_ENABLE_GCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_ENABLE_GCP_SHIFT 10
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_ENABLE_GCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_ENABLE_PCP_MASK 0x00000800
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_ENABLE_PCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_ENABLE_PCP_SHIFT 11
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_ENABLE_PCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_ENABLE_GPP_MASK 0x00001000
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_ENABLE_GPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_ENABLE_GPP_SHIFT 12
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_ENABLE_GPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_ENABLE_PPP_MASK 0x00002000
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_ENABLE_PPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_ENABLE_PPP_SHIFT 13
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_ENABLE_PPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_PAUSE_ACK_MASK 0x00FF8000
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_PAUSE_ACK_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_PAUSE_ACK_SHIFT 15
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1_CTL_RX_PAUSE_ACK_DEFAULT 0x0



#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_OFFSET 0x0088

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_MCAST_GCP_MASK 0x00000001
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_MCAST_GCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_MCAST_GCP_SHIFT 0
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_MCAST_GCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_UCAST_GCP_MASK 0x00000002
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_UCAST_GCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_UCAST_GCP_SHIFT 1
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_UCAST_GCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_SA_GCP_MASK 0x00000004
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_SA_GCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_SA_GCP_SHIFT 2
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_SA_GCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_ETYPE_GCP_MASK 0x00000008
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_ETYPE_GCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_ETYPE_GCP_SHIFT 3
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_ETYPE_GCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_OPCODE_GCP_MASK 0x000000010
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_OPCODE_GCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_OPCODE_GCP_SHIFT 4
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_OPCODE_GCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_MCAST_PCP_MASK 0x000000020
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_MCAST_PCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_MCAST_PCP_SHIFT 5
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_MCAST_PCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_UCAST_PCP_MASK 0x000000040
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_UCAST_PCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_UCAST_PCP_SHIFT 6
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_UCAST_PCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_SA_PCP_MASK 0x000000080
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_SA_PCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_SA_PCP_SHIFT 7
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_SA_PCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_ETYPE_PCP_MASK 0x000000100
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_ETYPE_PCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_ETYPE_PCP_SHIFT 8
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_ETYPE_PCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_OPCODE_PCP_MASK 0x000000200
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_OPCODE_PCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_OPCODE_PCP_SHIFT 9
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_OPCODE_PCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_MCAST_GPP_MASK 0x000000400
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_MCAST_GPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_MCAST_GPP_SHIFT 10
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_MCAST_GPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_UCAST_GPP_MASK 0x000000800
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_UCAST_GPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_UCAST_GPP_SHIFT 11
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_UCAST_GPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_SA_GPP_MASK 0x000001000
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_SA_GPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_SA_GPP_SHIFT 12
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_SA_GPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_ETYPE_GPP_MASK 0x000002000
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_ETYPE_GPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_ETYPE_GPP_SHIFT 13
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_ETYPE_GPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_OPCODE_GPP_MASK 0x000004000
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_OPCODE_GPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_OPCODE_GPP_SHIFT 14
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_OPCODE_GPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_OPCODE_PPP_MASK 0x000008000
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_OPCODE_PPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_OPCODE_PPP_SHIFT 15
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_OPCODE_PPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_MCAST_PPP_MASK 0x000010000
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_MCAST_PPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_MCAST_PPP_SHIFT 16
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_MCAST_PPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_UCAST_PPP_MASK 0x000020000
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_UCAST_PPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_UCAST_PPP_SHIFT 17
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_UCAST_PPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_SA_PPP_MASK 0x000040000
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_SA_PPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_SA_PPP_SHIFT 18
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_SA_PPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_ETYPE_PPP_MASK 0x000080000
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_ETYPE_PPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_ETYPE_PPP_SHIFT 19
#define CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2_CTL_RX_CHECK_ETYPE_PPP_DEFAULT 0x0



#define GT_LOOPBACK_REG_OFFSET 0x0090

// Disc 
#define GT_LOOPBACK_REG_CTL_GT_LOOPBACK_MASK 0x00000001
#define GT_LOOPBACK_REG_CTL_GT_LOOPBACK_ACCESS XLNX_RW 
#define GT_LOOPBACK_REG_CTL_GT_LOOPBACK_SHIFT 0
#define GT_LOOPBACK_REG_CTL_GT_LOOPBACK_DEFAULT 0x0


#define CONFIGURATION_AN_CONTROL_REG1_OFFSET 0x00A0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AUTONEG_ENABLE_MASK 0x00000001
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AUTONEG_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AUTONEG_ENABLE_SHIFT 0
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AUTONEG_ENABLE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AUTONEG_BYPASS_MASK 0x00000002
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AUTONEG_BYPASS_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AUTONEG_BYPASS_SHIFT 1
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AUTONEG_BYPASS_DEFAULT 0x1

// Disc 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_NONCE_SEED_MASK 0x000003FC
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_NONCE_SEED_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_NONCE_SEED_SHIFT 2
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_NONCE_SEED_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_PSEUDO_SEL_MASK 0x00000400
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_PSEUDO_SEL_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_PSEUDO_SEL_SHIFT 10
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_PSEUDO_SEL_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_RESTART_NEGOTIATION_MASK 0x00000800
#define CONFIGURATION_AN_CONTROL_REG1_CTL_RESTART_NEGOTIATION_ACCESS XLNX_RW
#define CONFIGURATION_AN_CONTROL_REG1_CTL_RESTART_NEGOTIATION_SHIFT 11
#define CONFIGURATION_AN_CONTROL_REG1_CTL_RESTART_NEGOTIATION_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_LOCAL_FAULT_MASK 0x00001000
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_LOCAL_FAULT_ACCESS XLNX_RW
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_LOCAL_FAULT_SHIFT 12
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_LOCAL_FAULT_DEFAULT 0x0



#define CONFIGURATION_AN_CONTROL_REG2_OFFSET 0x00A4

// Disc 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_PAUSE_MASK 0x00000001
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_PAUSE_ACCESS XLNX_RW
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_PAUSE_SHIFT 0
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_PAUSE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_ASMDIR_MASK 0x00000002
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_ASMDIR_ACCESS XLNX_RW
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_ASMDIR_SHIFT 1
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_ASMDIR_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_CL91_FEC_REQUEST_MASK 0x00040000
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_CL91_FEC_REQUEST_ACCESS XLNX_RW
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_CL91_FEC_REQUEST_SHIFT 18
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_CL91_FEC_REQUEST_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_CL91_FEC_ABILITY_MASK 0x00080000
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_CL91_FEC_ABILITY_ACCESS XLNX_RW
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_CL91_FEC_ABILITY_SHIFT 19
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_CL91_FEC_ABILITY_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_25G_RS_REQUEST_MASK 0x00100000
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_25G_RS_REQUEST_ACCESS XLNX_RW
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_25G_RS_REQUEST_SHIFT 20
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_25G_RS_REQUEST_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_LOC_NP_MASK 0x00400000
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_LOC_NP_ACCESS XLNX_RW
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_LOC_NP_SHIFT 22
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_LOC_NP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_LP_NP_ACK_MASK 0x00800000
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_LP_NP_ACK_ACCESS XLNX_RW
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_LP_NP_ACK_SHIFT 23
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_LP_NP_ACK_DEFAULT 0x0



#define CONFIGURATION_AN_ABILITY_OFFSET 0x00A8

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_1000BASE_KX_MASK 0x00000001
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_1000BASE_KX_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_1000BASE_KX_SHIFT 0
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_1000BASE_KX_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_10GBASE_KX4_MASK 0x00000002
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_10GBASE_KX4_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_10GBASE_KX4_SHIFT 1
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_10GBASE_KX4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_10GBASE_KR_MASK 0x00000004
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_10GBASE_KR_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_10GBASE_KR_SHIFT 2
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_10GBASE_KR_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_40GBASE_KR4_MASK 0x00000008
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_40GBASE_KR4_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_40GBASE_KR4_SHIFT 3
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_40GBASE_KR4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_40GBASE_CR4_MASK 0x00000010
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_40GBASE_CR4_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_40GBASE_CR4_SHIFT 4
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_40GBASE_CR4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_CR10_MASK 0x00000020
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_CR10_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_CR10_SHIFT 5
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_CR10_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KP4_MASK 0x00000040
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KP4_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KP4_SHIFT 6
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KP4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KR4_MASK 0x00000080
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KR4_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KR4_SHIFT 7
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KR4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_CR4_MASK 0x00000100
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_CR4_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_CR4_SHIFT 8
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_CR4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KRCR_S_MASK 0x00000200
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KRCR_S_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KRCR_S_SHIFT 9
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KRCR_S_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KRCR_MASK 0x00000400
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KRCR_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KRCR_SHIFT 10
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KRCR_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_2_5GBASE_KX_MASK 0x00000800
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_2_5GBASE_KX_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_2_5GBASE_KX_SHIFT 11
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_2_5GBASE_KX_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_5GBASE_KR_MASK 0x00001000
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_5GBASE_KR_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_5GBASE_KR_SHIFT 12
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_5GBASE_KR_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_KRCR_MASK 0x00002000
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_KRCR_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_KRCR_SHIFT 13
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_KRCR_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KR2CR2_MASK 0x00004000
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KR2CR2_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KR2CR2_SHIFT 14
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KR2CR2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_200GBASE_KR4CR4_MASK 0x00008000
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_200GBASE_KR4CR4_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_200GBASE_KR4CR4_SHIFT 15
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_200GBASE_KR4CR4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KR1_MASK 0x00010000
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KR1_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KR1_SHIFT 16
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KR1_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_CR1_MASK 0x00020000
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_CR1_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_CR1_SHIFT 17
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_CR1_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_KR2_MASK 0x00040000
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_KR2_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_KR2_SHIFT 18
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_KR2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_CR2_MASK 0x00080000
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_CR2_ACCESS XLNX_RW
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_CR2_SHIFT 19
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_CR2_DEFAULT 0x0



#define CONFIGURATION_LT_CONTROL_REG1_OFFSET 0x00AC

// Disc 
#define CONFIGURATION_LT_CONTROL_REG1_CTL_LT_TRAINING_ENABLE_MASK 0x00000001
#define CONFIGURATION_LT_CONTROL_REG1_CTL_LT_TRAINING_ENABLE_ACCESS XLNX_RW
#define CONFIGURATION_LT_CONTROL_REG1_CTL_LT_TRAINING_ENABLE_SHIFT 0
#define CONFIGURATION_LT_CONTROL_REG1_CTL_LT_TRAINING_ENABLE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_CONTROL_REG1_CTL_LT_RESTART_TRAINING_MASK 0x00000002
#define CONFIGURATION_LT_CONTROL_REG1_CTL_LT_RESTART_TRAINING_ACCESS XLNX_RW
#define CONFIGURATION_LT_CONTROL_REG1_CTL_LT_RESTART_TRAINING_SHIFT 1
#define CONFIGURATION_LT_CONTROL_REG1_CTL_LT_RESTART_TRAINING_DEFAULT 0x0


#define CONFIGURATION_LT_TRAINED_REG_OFFSET 0x00B0

// Disc 
#define CONFIGURATION_LT_TRAINED_REG_CTL_LT_RX_TRAINED_MASK 0x0000000F
#define CONFIGURATION_LT_TRAINED_REG_CTL_LT_RX_TRAINED_ACCESS XLNX_RW
#define CONFIGURATION_LT_TRAINED_REG_CTL_LT_RX_TRAINED_SHIFT 0
#define CONFIGURATION_LT_TRAINED_REG_CTL_LT_RX_TRAINED_DEFAULT 0x0



#define CONFIGURATION_LT_PRESET_REG_OFFSET 0x00B4

// Disc 
#define CONFIGURATION_LT_PRESET_REG_CTL_LT_PRESET_TO_TX_MASK 0x0000000F
#define CONFIGURATION_LT_PRESET_REG_CTL_LT_PRESET_TO_TX_ACCESS XLNX_RW
#define CONFIGURATION_LT_PRESET_REG_CTL_LT_PRESET_TO_TX_SHIFT 0
#define CONFIGURATION_LT_PRESET_REG_CTL_LT_PRESET_TO_TX_DEFAULT 0x0



#define CONFIGURATION_LT_INIT_REG_OFFSET 0x00B8

// Disc 
#define CONFIGURATION_LT_INIT_REG_CTL_LT_INITIALIZE_TO_TX_MASK 0x0000000F
#define CONFIGURATION_LT_INIT_REG_CTL_LT_INITIALIZE_TO_TX_ACCESS XLNX_RW
#define CONFIGURATION_LT_INIT_REG_CTL_LT_INITIALIZE_TO_TX_SHIFT 0
#define CONFIGURATION_LT_INIT_REG_CTL_LT_INITIALIZE_TO_TX_DEFAULT 0x0



#define CONFIGURATION_LT_SEED_REG0_OFFSET 0x00BC

// Disc 
#define CONFIGURATION_LT_SEED_REG0_CTL_LT_PSEUDO_SEED0_MASK 0x000007FF
#define CONFIGURATION_LT_SEED_REG0_CTL_LT_PSEUDO_SEED0_ACCESS XLNX_RW
#define CONFIGURATION_LT_SEED_REG0_CTL_LT_PSEUDO_SEED0_SHIFT 0
#define CONFIGURATION_LT_SEED_REG0_CTL_LT_PSEUDO_SEED0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_SEED_REG0_CTL_LT_PSEUDO_SEED1_MASK 0x07FF0000
#define CONFIGURATION_LT_SEED_REG0_CTL_LT_PSEUDO_SEED1_ACCESS XLNX_RW
#define CONFIGURATION_LT_SEED_REG0_CTL_LT_PSEUDO_SEED1_SHIFT 16
#define CONFIGURATION_LT_SEED_REG0_CTL_LT_PSEUDO_SEED1_DEFAULT 0x0



#define CONFIGURATION_LT_SEED_REG1_OFFSET 0x00CO

// Disc 
#define CONFIGURATION_LT_SEED_REG1_CTL_LT_PSEUDO_SEED2_MASK 0x000007FF
#define CONFIGURATION_LT_SEED_REG1_CTL_LT_PSEUDO_SEED2_ACCESS XLNX_RW
#define CONFIGURATION_LT_SEED_REG1_CTL_LT_PSEUDO_SEED2_SHIFT 0
#define CONFIGURATION_LT_SEED_REG1_CTL_LT_PSEUDO_SEED2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_SEED_REG1_CTL_LT_PSEUDO_SEED3_MASK 0x07FF0000
#define CONFIGURATION_LT_SEED_REG1_CTL_LT_PSEUDO_SEED3_ACCESS XLNX_RW
#define CONFIGURATION_LT_SEED_REG1_CTL_LT_PSEUDO_SEED3_SHIFT 16
#define CONFIGURATION_LT_SEED_REG1_CTL_LT_PSEUDO_SEED3_DEFAULT 0x0



#define CONFIGURATION_LT_COEFFICIENT_REG0_OFFSET 0x00C4

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_P1_TO_TX0_MASK 0x00000003
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_P1_TO_TX0_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_P1_TO_TX0_SHIFT 0
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_P1_TO_TX0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K0_TO_TX0_MASK 0x0000000C
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K0_TO_TX0_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K0_TO_TX0_SHIFT 2
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K0_TO_TX0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_M1_TO_TX0_MASK 0x00000030
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_M1_TO_TX0_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_M1_TO_TX0_SHIFT 4
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_M1_TO_TX0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_P1_TO_TX0_MASK 0x000000C0
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_P1_TO_TX0_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_P1_TO_TX0_SHIFT 6
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_P1_TO_TX0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT0_TO_TX0_MASK 0x00000300
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT0_TO_TX0_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT0_TO_TX0_SHIFT 8
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT0_TO_TX0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_M1_TO_TX0_MASK 0x00000C00
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_M1_TO_TX0_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_M1_TO_TX0_SHIFT 10
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_M1_TO_TX0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_P1_TO_TX1_MASK 0x00030000
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_P1_TO_TX1_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_P1_TO_TX1_SHIFT 16
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_P1_TO_TX1_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K0_TO_TX1_MASK 0x000C0000
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K0_TO_TX1_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K0_TO_TX1_SHIFT 18
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K0_TO_TX1_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_M1_TO_TX1_MASK 0x00300000
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_M1_TO_TX1_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_M1_TO_TX1_SHIFT 20
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_M1_TO_TX1_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_P1_TO_TX1_MASK 0x00C00000
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_P1_TO_TX1_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_P1_TO_TX1_SHIFT 22
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_P1_TO_TX1_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT0_TO_TX1_MASK 0x03000000
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT0_TO_TX1_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT0_TO_TX1_SHIFT 24
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT0_TO_TX1_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_M1_TO_TX1_MASK 0x0C000000
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_M1_TO_TX1_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_M1_TO_TX1_SHIFT 26
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_M1_TO_TX1_DEFAULT 0x0



#define CONFIGURATION_LT_COEFFICIENT_REG1_OFFSET 0x00C8

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_P1_TO_TX2_MASK 0x00000003
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_P1_TO_TX2_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_P1_TO_TX2_SHIFT 0
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_P1_TO_TX2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K0_TO_TX2_MASK 0x0000000C
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K0_TO_TX2_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K0_TO_TX2_SHIFT 2
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K0_TO_TX2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_M1_TO_TX2_MASK 0x00000030
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_M1_TO_TX2_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_M1_TO_TX2_SHIFT 4
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_M1_TO_TX2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_P1_TO_TX2_MASK 0x000000C0
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_P1_TO_TX2_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_P1_TO_TX2_SHIFT 6
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_P1_TO_TX2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT0_TO_TX2_MASK 0x00000300
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT0_TO_TX2_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT0_TO_TX2_SHIFT 8
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT0_TO_TX2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_M1_TO_TX2_MASK 0x00000C00
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_M1_TO_TX2_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_M1_TO_TX2_SHIFT 10
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_M1_TO_TX2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_P1_TO_TX3_MASK 0x00030000
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_P1_TO_TX3_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_P1_TO_TX3_SHIFT 16
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_P1_TO_TX3_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K0_TO_TX3_MASK 0x000C0000
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K0_TO_TX3_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K0_TO_TX3_SHIFT 18
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K0_TO_TX3_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_M1_TO_TX3_MASK 0x00300000
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_M1_TO_TX3_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_M1_TO_TX3_SHIFT 20
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_M1_TO_TX3_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_P1_TO_TX3_MASK 0x00C00000
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_P1_TO_TX3_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_P1_TO_TX3_SHIFT 22
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_P1_TO_TX3_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT0_TO_TX3_MASK 0x03000000
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT0_TO_TX3_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT0_TO_TX3_SHIFT 24
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT0_TO_TX3_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_M1_TO_TX3_MASK 0x0C000000
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_M1_TO_TX3_ACCESS XLNX_RW
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_M1_TO_TX3_SHIFT 26
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_M1_TO_TX3_DEFAULT 0x0



#define USER_REG0_OFFSET 0x00CC

// Disc 
#define USER_REG0_USER_REG0_MASK 0xFFFFFFFF
#define USER_REG0_USER_REG0_ACCESS XLNX_RW
#define USER_REG0_USER_REG0_SHIFT 0
#define USER_REG0_USER_REG0_DEFAULT 0x0



#define RSFEC_CONFIG_INDICATION_CORRECTION_OFFSET 0x1000

// Disc 
#define RSFEC_CONFIG_INDICATION_CORRECTION_CTL_RX_RSFEC_ENABLE_CORRECTION_MASK 0x00000001
#define RSFEC_CONFIG_INDICATION_CORRECTION_CTL_RX_RSFEC_ENABLE_CORRECTION_ACCESS XLNX_RW
#define RSFEC_CONFIG_INDICATION_CORRECTION_CTL_RX_RSFEC_ENABLE_CORRECTION_SHIFT 0
#define RSFEC_CONFIG_INDICATION_CORRECTION_CTL_RX_RSFEC_ENABLE_CORRECTION_DEFAULT 0x0

// Disc 
#define RSFEC_CONFIG_INDICATION_CORRECTION_CTL_RX_RSFEC_ENABLE_INDICATION_MASK 0x00000002
#define RSFEC_CONFIG_INDICATION_CORRECTION_CTL_RX_RSFEC_ENABLE_INDICATION_ACCESS XLNX_RW
#define RSFEC_CONFIG_INDICATION_CORRECTION_CTL_RX_RSFEC_ENABLE_INDICATION_SHIFT 1
#define RSFEC_CONFIG_INDICATION_CORRECTION_CTL_RX_RSFEC_ENABLE_INDICATION_DEFAULT 0x0

// Disc 
#define RSFEC_CONFIG_INDICATION_CORRECTION_CTL_RX_RSFEC_IEEE_ERROR_INDICATION_MODE_MASK 0x00000004
#define RSFEC_CONFIG_INDICATION_CORRECTION_CTL_RX_RSFEC_IEEE_ERROR_INDICATION_MODE_ACCESS XLNX_RW
#define RSFEC_CONFIG_INDICATION_CORRECTION_CTL_RX_RSFEC_IEEE_ERROR_INDICATION_MODE_SHIFT 2
#define RSFEC_CONFIG_INDICATION_CORRECTION_CTL_RX_RSFEC_IEEE_ERROR_INDICATION_MODE_DEFAULT 0x0


#define RSFEC_CONFIG_ENABLE_OFFSET 0x107C

// Disc 
#define RSFEC_CONFIG_ENABLE_CTL_RX_RSFEC_ENABLE_MASK 0x00000001
#define RSFEC_CONFIG_ENABLE_CTL_RX_RSFEC_ENABLE_ACCESS XLNX_RW
#define RSFEC_CONFIG_ENABLE_CTL_RX_RSFEC_ENABLE_SHIFT 0
#define RSFEC_CONFIG_ENABLE_CTL_RX_RSFEC_ENABLE_DEFAULT 0x0

// Disc 
#define RSFEC_CONFIG_ENABLE_CTL_TX_RSFEC_ENABLE_MASK 0x00000002
#define RSFEC_CONFIG_ENABLE_CTL_TX_RSFEC_ENABLE_ACCESS XLNX_RW
#define RSFEC_CONFIG_ENABLE_CTL_TX_RSFEC_ENABLE_SHIFT 1
#define RSFEC_CONFIG_ENABLE_CTL_TX_RSFEC_ENABLE_DEFAULT 0x0





////
//// Stat Registers space
////



#define STAT_TX_STATUS_REG_OFFSET 0x0200

// DISC
#define STAT_TX_STATUS_REG_STAT_TX_LOCAL_FAULT_MASK 0x00000001
#define STAT_TX_STATUS_REG_STAT_TX_LOCAL_FAULT_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_TX_STATUS_REG_STAT_TX_LOCAL_FAULT_SHIFT 0



#define STAT_RX_STATUS_REG_OFFSET 0x0204

// DISC
#define STAT_RX_STATUS_REG_STAT_RX_STATUS_MASK 0x00000001
#define STAT_RX_STATUS_REG_STAT_RX_STATUS_ACCESS XLNX_COR XLNX_LL XLNX_RO
#define STAT_RX_STATUS_REG_STAT_RX_STATUS_SHIFT 0

// DISC
#define STAT_RX_STATUS_REG_STAT_RX_ALIGNED_MASK 0x00000002
#define STAT_RX_STATUS_REG_STAT_RX_ALIGNED_ACCESS XLNX_COR XLNX_LL XLNX_RO
#define STAT_RX_STATUS_REG_STAT_RX_ALIGNED_SHIFT 1

// DISC
#define STAT_RX_STATUS_REG_STAT_RX_MISALIGNED_MASK 0x00000004
#define STAT_RX_STATUS_REG_STAT_RX_MISALIGNED_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_RX_STATUS_REG_STAT_RX_MISALIGNED_SHIFT 2

// DISC
#define STAT_RX_STATUS_REG_STAT_RX_ALIGNED_ERR_MASK 0x00000008
#define STAT_RX_STATUS_REG_STAT_RX_ALIGNED_ERR_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_RX_STATUS_REG_STAT_RX_ALIGNED_ERR_SHIFT 3

// DISC
#define STAT_RX_STATUS_REG_STAT_RX_HI_BER_MASK 0x00000010
#define STAT_RX_STATUS_REG_STAT_RX_HI_BER_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_RX_STATUS_REG_STAT_RX_HI_BER_SHIFT 4

// DISC
#define STAT_RX_STATUS_REG_STAT_RX_REMOTE_FAULT_MASK 0x00000020
#define STAT_RX_STATUS_REG_STAT_RX_REMOTE_FAULT_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_RX_STATUS_REG_STAT_RX_REMOTE_FAULT_SHIFT 5

// DISC
#define STAT_RX_STATUS_REG_STAT_RX_LOCAL_FAULT_MASK 0x00000040
#define STAT_RX_STATUS_REG_STAT_RX_LOCAL_FAULT_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_RX_STATUS_REG_STAT_RX_LOCAL_FAULT_SHIFT 6

// DISC
#define STAT_RX_STATUS_REG_STAT_RX_INTERNAL_LOCAL_FAULT_MASK 0x00000080
#define STAT_RX_STATUS_REG_STAT_RX_INTERNAL_LOCAL_FAULT_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_RX_STATUS_REG_STAT_RX_INTERNAL_LOCAL_FAULT_SHIFT 7

// DISC
#define STAT_RX_STATUS_REG_STAT_RX_RECEIVED_LOCAL_FAULT_MASK 0x00000100
#define STAT_RX_STATUS_REG_STAT_RX_RECEIVED_LOCAL_FAULT_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_RX_STATUS_REG_STAT_RX_RECEIVED_LOCAL_FAULT_SHIFT 8

// DISC
#define STAT_RX_STATUS_REG_STAT_RX_TEST_PATTERN_MISMATCH_MASK 0x00000E00
#define STAT_RX_STATUS_REG_STAT_RX_TEST_PATTERN_MISMATCH_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_RX_STATUS_REG_STAT_RX_TEST_PATTERN_MISMATCH_SHIFT 9

// DISC
#define STAT_RX_STATUS_REG_STAT_RX_BAD_PREAMBLE_MASK 0x00001000
#define STAT_RX_STATUS_REG_STAT_RX_BAD_PREAMBLE_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_RX_STATUS_REG_STAT_RX_BAD_PREAMBLE_SHIFT 12

// DISC
#define STAT_RX_STATUS_REG_STAT_RX_BAD_SFD_MASK 0x00002000
#define STAT_RX_STATUS_REG_STAT_RX_BAD_SFD_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_RX_STATUS_REG_STAT_RX_BAD_SFD_SHIFT 13

// DISC
#define STAT_RX_STATUS_REG_STAT_RX_GOT_SIGNAL_OS_MASK 0x00004000
#define STAT_RX_STATUS_REG_STAT_RX_GOT_SIGNAL_OS_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_RX_STATUS_REG_STAT_RX_GOT_SIGNAL_OS_SHIFT 14



#define STAT_STATUS_REG1_OFFSET 0x0208

// DISC
#define STAT_STATUS_REG1_STAT_TX_PTP_FIFO_READ_ERROR_MASK 0x00000010
#define STAT_STATUS_REG1_STAT_TX_PTP_FIFO_READ_ERROR_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_STATUS_REG1_STAT_TX_PTP_FIFO_READ_ERROR_SHIFT 4

// DISC
#define STAT_STATUS_REG1_STAT_TX_PTP_FIFO_WRITE_ERROR_MASK 0x00000020
#define STAT_STATUS_REG1_STAT_TX_PTP_FIFO_WRITE_ERROR_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_STATUS_REG1_STAT_TX_PTP_FIFO_WRITE_ERROR_SHIFT 5



#define STAT_RX_BLOCK_LOCK_REG_OFFSET 0x020C

// DISC
#define STAT_RX_BLOCK_LOCK_REG_STAT_RX_BLOCK_LOCK_MASK 0x000FFFFF
#define STAT_RX_BLOCK_LOCK_REG_STAT_RX_BLOCK_LOCK_ACCESS XLNX_COR XLNX_LL XLNX_RO
#define STAT_RX_BLOCK_LOCK_REG_STAT_RX_BLOCK_LOCK_SHIFT 0



#define STAT_RX_LANE_SYNC_REG_OFFSET 0x0210

// DISC
#define STAT_RX_LANE_SYNC_REG_STAT_RX_SYNCED_MASK 0x000FFFFF
#define STAT_RX_LANE_SYNC_REG_STAT_RX_SYNCED_ACCESS XLNX_COR XLNX_LL XLNX_RO
#define STAT_RX_LANE_SYNC_REG_STAT_RX_SYNCED_SHIFT 0



#define STAT_RX_LANE_SYNC_ERR_REG_OFFSET 0x0214

// DISC
#define STAT_RX_LANE_SYNC_ERR_REG_STAT_RX_SYNCED_ERR_MASK 0x000FFFFF
#define STAT_RX_LANE_SYNC_ERR_REG_STAT_RX_SYNCED_ERR_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_RX_LANE_SYNC_ERR_REG_STAT_RX_SYNCED_ERR_SHIFT 0



#define STAT_RX_LANE_AM_ERR_REG_OFFSET 0x0218

// DISC
#define STAT_RX_LANE_AM_ERR_REG_STAT_RX_MF_ERR_MASK 0x000FFFFF
#define STAT_RX_LANE_AM_ERR_REG_STAT_RX_MF_ERR_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_RX_LANE_AM_ERR_REG_STAT_RX_MF_ERR_SHIFT 0



#define STAT_RX_LANE_AM_LEN_ERR_REG_OFFSET 0x021C

// DISC
#define STAT_RX_LANE_AM_LEN_ERR_REG_STAT_RX_MF_LEN_ERR_MASK 0x000FFFFF
#define STAT_RX_LANE_AM_LEN_ERR_REG_STAT_RX_MF_LEN_ERR_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_RX_LANE_AM_LEN_ERR_REG_STAT_RX_MF_LEN_ERR_SHIFT 0



#define STAT_RX_LANE_AM_REPEAT_ERR_REG_OFFSET 0x0220

// DISC
#define STAT_RX_LANE_AM_REPEAT_ERR_REG_STAT_RX_MF_REPEAT_ERR_MASK 0x000FFFFF
#define STAT_RX_LANE_AM_REPEAT_ERR_REG_STAT_RX_MF_REPEAT_ERR_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_RX_LANE_AM_REPEAT_ERR_REG_STAT_RX_MF_REPEAT_ERR_SHIFT 0



#define STAT_RX_PCSL_DEMUXED_OFFSET 0x0224

// DISC
#define STAT_RX_PCSL_DEMUXED_STAT_RX_PCSL_DEMUXED_MASK 0x000FFFFF
#define STAT_RX_PCSL_DEMIXED_STAT_RX_PCSL_DEMUXED_ACCESS XLNX_RO
#define STAT_RX_PCSL_DEMUXED_STAT_RX_PCSL_DEMUXED_SHIFT 0



#define STAT_RX_PCS_LANE_NUM_REG1_OFFSET 0x0228

// DISC
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_0_MASK 0x0000001F
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_0_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_0_SHIFT 0

// DISC
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_1_MASK 0x000003E0
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_1_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_1_SHIFT 5

// DISC
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_2_MASK 0x00007C00
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_2_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_2_SHIFT 10

// DISC
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_3_MASK 0x000F8000
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_3_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_3_SHIFT 15

// DISC
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_4_MASK 0x01F00000
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_4_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_4_SHIFT 20

// DISC
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_5_MASK 0x3E000000
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_5_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_PCSL_NUMBER_5_SHIFT 25



#define STAT_RX_PCS_LANE_NUM_REG2_OFFSET 0x022C

// DISC
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_6_MASK 0x0000001F
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_6_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_6_SHIFT 0

// DISC
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_7_MASK 0x000003E0
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_7_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_7_SHIFT 5

// DISC
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_8_MASK 0x00007C00
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_8_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_8_SHIFT 10

// DISC
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_9_MASK 0x000F8000
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_9_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_9_SHIFT 15

// DISC
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_10_MASK 0x01F00000
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_10_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_10_SHIFT 20

// DISC
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_11_MASK 0x3E000000
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_11_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG2_STAT_RX_PCSL_NUMBER_11_SHIFT 25



#define STAT_RX_PCS_LANE_NUM_REG3_OFFSET 0x0230

// DISC
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_12_MASK 0x0000001F
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_12_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_12_SHIFT 0

// DISC
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_13_MASK 0x000003E0
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_13_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_13_SHIFT 5

// DISC
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_14_MASK 0x00007C00
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_14_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_14_SHIFT 10

// DISC
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_15_MASK 0x000F8000
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_15_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_15_SHIFT 15

// DISC
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_16_MASK 0x01F00000
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_16_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_16_SHIFT 20

// DISC
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_17_MASK 0x3E000000
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_17_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG3_STAT_RX_PCSL_NUMBER_17_SHIFT 25



#define STAT_RX_PCS_LANE_NUM_REG4_OFFSET 0x0234

// DISC
#define STAT_RX_PCS_LANE_NUM_REG4_STAT_RX_PCSL_NUMBER_18_MASK 0x0000001F
#define STAT_RX_PCS_LANE_NUM_REG4_STAT_RX_PCSL_NUMBER_18_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG4_STAT_RX_PCSL_NUMBER_18_SHIFT 0

// DISC
#define STAT_RX_PCS_LANE_NUM_REG4_STAT_RX_PCSL_NUMBER_19_MASK 0x000003E0
#define STAT_RX_PCS_LANE_NUM_REG4_STAT_RX_PCSL_NUMBER_19_ACCESS XLNX_RO
#define STAT_RX_PCS_LANE_NUM_REG4_STAT_RX_PCSL_NUMBER_19_SHIFT 5



#define STAT_RX_BIP_OVERRIDE_REG_OFFSET 0x0238

// DISC
#define STAT_RX_BIP_OVERRIDE_REG_STAT_RX_LANE0_VLM_BIP7_MASK 0x000000FF
#define STAT_RX_BIP_OVERRIDE_REG_STAT_RX_LANE0_VLM_BIP7_ACCESS XLNX_RO
#define STAT_RX_BIP_OVERRIDE_REG_STAT_RX_LANE0_VLM_BIP7_SHIFT 0

// DISC
#define STAT_RX_BIP_OVERRIDE_REG_STAT_RX_LANE0_VLM_BIP7_VALID_MASK 0x00000100
#define STAT_RX_BIP_OVERRIDE_REG_STAT_RX_LANE0_VLM_BIP7_VALID_ACCESS XLNX_RO
#define STAT_RX_BIP_OVERRIDE_REG_STAT_RX_LANE0_VLM_BIP7_VALID_SHIFT 8



#define STAT_TX_OTN_STATUS_REG_OFFSET 0x023C

// DISC
#define STAT_TX_OTN_STATUS_REG_STAT_TX_REMOTE_FAULT_MASK 0x00000001
#define STAT_TX_OTN_STATUS_REG_STAT_TX_REMOTE_FAULT_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_TX_OTN_STATUS_REG_STAT_TX_REMOTE_FAULT_SHIFT 0

// DISC
#define STAT_TX_OTN_STATUS_REG_STAT_TX_INTERNAL_LOCAL_FAULT_MASK 0x00000002
#define STAT_TX_OTN_STATUS_REG_STAT_TX_INTERNAL_LOCAL_FAULT_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_TX_OTN_STATUS_REG_STAT_TX_INTERNAL_LOCAL_FAULT_SHIFT 1

// DISC
#define STAT_TX_OTN_STATUS_REG_STAT_TX_RECEIVED_LOCAL_FAULT_MASK 0x00000004
#define STAT_TX_OTN_STATUS_REG_STAT_TX_RECEIVED_LOCAL_FAULT_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_TX_OTN_STATUS_REG_STAT_TX_RECEIVED_LOCAL_FAULT_SHIFT 2

// DISC
#define STAT_TX_OTN_STATUS_REG_STAT_TX_TEST_PATTERN_MISMATCH_MASK 0x00000038
#define STAT_TX_OTN_STATUS_REG_STAT_TX_TEST_PATTERN_MISMATCH_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_TX_OTN_STATUS_REG_STAT_TX_TEST_PATTERN_MISMATCH_SHIFT 3

// DISC
#define STAT_TX_OTN_STATUS_REG_STAT_TX_BAD_PREAMBLE_MASK 0x00000040
#define STAT_TX_OTN_STATUS_REG_STAT_TX_BAD_PREAMBLE_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_TX_OTN_STATUS_REG_STAT_TX_BAD_PREAMBLE_SHIFT 6

// DISC
#define STAT_TX_OTN_STATUS_REG_STAT_TX_BAD_SFD_MASK 0x00000080
#define STAT_TX_OTN_STATUS_REG_STAT_TX_BAD_SFD_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_TX_OTN_STATUS_REG_STAT_TX_BAD_SFD_SHIFT 7

// DISC
#define STAT_TX_OTN_STATUS_REG_STAT_TX_GOT_SIGNAL_OS_MASK 0x00000100
#define STAT_TX_OTN_STATUS_REG_STAT_TX_GOT_SIGNAL_OS_ACCESS XLNX_COR XLNX_LH XLNX_RO
#define STAT_TX_OTN_STATUS_REG_STAT_TX_GOT_SIGNAL_OS_SHIFT 8



#define STAT_AN_STATUS_REG_OFFSET 0x0258

// DISC
#define STAT_AN_STATUS_REG_STAT_AN_FEC_ENABLE_MASK 0x00000001
#define STAT_AN_STATUS_REG_STAT_AN_FEC_ENABLE_ACCESS XLNX_RO
#define STAT_AN_STATUS_REG_STAT_AN_FEC_ENABLE_SHIFT 0

// DISC
#define STAT_AN_STATUS_REG_STAT_AN_RS_FEC_ENABLE_MASK 0x00000002
#define STAT_AN_STATUS_REG_STAT_AN_RS_FEC_ENABLE_ACCESS XLNX_RO
#define STAT_AN_STATUS_REG_STAT_AN_RS_FEC_ENABLE_SHIFT 1

// DISC
#define STAT_AN_STATUS_REG_STAT_AN_AUTONEG_COMPLETE_MASK 0x00000004
#define STAT_AN_STATUS_REG_STAT_AN_AUTONEG_COMPLETE_ACCESS XLNX_RO
#define STAT_AN_STATUS_REG_STAT_AN_AUTONEG_COMPLETE_SHIFT 2

// DISC
#define STAT_AN_STATUS_REG_STAT_AN_PARALLEL_DETECTION_FAULT_MASK 0x00000008
#define STAT_AN_STATUS_REG_STAT_AN_PARALLEL_DETECTION_FAULT_ACCESS XLNX_RO
#define STAT_AN_STATUS_REG_STAT_AN_PARALLEL_DETECTION_FAULT_SHIFT 3

// DISC
#define STAT_AN_STATUS_REG_STAT_AN_TX_PAUSE_ENABLE_MASK 0x00000010
#define STAT_AN_STATUS_REG_STAT_AN_TX_PAUSE_ENABLE_ACCESS XLNX_RO
#define STAT_AN_STATUS_REG_STAT_AN_TX_PAUSE_ENABLE_SHIFT 4

// DISC
#define STAT_AN_STATUS_REG_STAT_AN_RX_PAUSE_ENABLE_MASK 0x00000020
#define STAT_AN_STATUS_REG_STAT_AN_RX_PAUSE_ENABLE_ACCESS XLNX_RO
#define STAT_AN_STATUS_REG_STAT_AN_RX_PAUSE_ENABLE_SHIFT 5

// DISC
#define STAT_AN_STATUS_REG_STAT_AN_LP_ABILITY_VALID_MASK 0x00000040
#define STAT_AN_STATUS_REG_STAT_AN_LP_ABILITY_VALID_ACCESS XLNX_RO
#define STAT_AN_STATUS_REG_STAT_AN_LP_ABILITY_VALID_SHIFT 6

// DISC
#define STAT_AN_STATUS_REG_STAT_AN_LP_AUTONEG_ABLE_MASK 0x00000080
#define STAT_AN_STATUS_REG_STAT_AN_LP_AUTONEG_ABLE_ACCESS XLNX_RO
#define STAT_AN_STATUS_REG_STAT_AN_LP_AUTONEG_ABLE_SHIFT 7

// DISC
#define STAT_AN_STATUS_REG_STAT_AN_LP_PAUSE_MASK 0x00000100
#define STAT_AN_STATUS_REG_STAT_AN_LP_PAUSE_ACCESS XLNX_RO
#define STAT_AN_STATUS_REG_STAT_AN_LP_PAUSE_SHIFT 8

// DISC
#define STAT_AN_STATUS_REG_STAT_AN_LP_ASM_DIR_MASK 0x00000200
#define STAT_AN_STATUS_REG_STAT_AN_LP_ASM_DIR_ACCESS XLNX_RO
#define STAT_AN_STATUS_REG_STAT_AN_LP_ASM_DIR_SHIFT 9

// DISC
#define STAT_AN_STATUS_REG_STAT_AN_LP_RF_MASK 0x00000400
#define STAT_AN_STATUS_REG_STAT_AN_LP_RF_ACCESS XLNX_RO
#define STAT_AN_STATUS_REG_STAT_AN_LP_RF_SHIFT 10

// DISC
#define STAT_AN_STATUS_REG_STAT_AN_LP_FEC_10G_ABILITY_MASK 0x00000800
#define STAT_AN_STATUS_REG_STAT_AN_LP_FEC_10G_ABILITY_ACCESS XLNX_RO
#define STAT_AN_STATUS_REG_STAT_AN_LP_FEC_10G_ABILITY_SHIFT 11

// DISC
#define STAT_AN_STATUS_REG_STAT_AN_LP_FEC_10G_REQUEST_MASK 0x00001000
#define STAT_AN_STATUS_REG_STAT_AN_LP_FEC_10G_REQUEST_ACCESS XLNX_RO
#define STAT_AN_STATUS_REG_STAT_AN_LP_FEC_10G_REQUEST_SHIFT 12

// DISC
#define STAT_AN_STATUS_REG_STAT_AN_LP_EXTENDED_ABILITY_VALID_MASK 0x00002000
#define STAT_AN_STATUS_REG_STAT_AN_LP_EXTENDED_ABILITY_VALID_ACCESS XLNX_RO
#define STAT_AN_STATUS_REG_STAT_AN_LP_EXTENDED_ABILITY_VALID_SHIFT 13

// DISC
#define STAT_AN_STATUS_REG_STAT_AN_LP_ABILITY_EXTENDED_FEC_MASK 0x0003C000
#define STAT_AN_STATUS_REG_STAT_AN_LP_ABILITY_EXTENDED_FEC_ACCESS XLNX_RO
#define STAT_AN_STATUS_REG_STAT_AN_LP_ABILITY_EXTENDED_FEC_SHIFT 14

// DISC
#define STAT_AN_STATUS_REG_STAT_AN_LP_FEC_25G_RS_REQUEST_MASK 0x00040000
#define STAT_AN_STATUS_REG_STAT_AN_LP_FEC_25G_RS_REQUEST_ACCESS XLNX_RO
#define STAT_AN_STATUS_REG_STAT_AN_LP_FEC_25G_RS_REQUEST_SHIFT 18

// DISC
#define STAT_AN_STATUS_REG_STAT_AN_LP_FEC_25G_BASER_REQUEST_MASK 0x00080000
#define STAT_AN_STATUS_REG_STAT_AN_LP_FEC_25G_BASER_REQUEST_ACCESS XLNX_RO
#define STAT_AN_STATUS_REG_STAT_AN_LP_FEC_25G_BASER_REQUEST_SHIFT 19



#define STAT_AN_ABILITY_REG_OFFSET 0x025C

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_1000BASE_KX_MASK 0x00000001
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_1000BASE_KX_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_1000BASE_KX_SHIFT 0

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_10GBASE_KX4_MASK 0x00000002
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_10GBASE_KX4_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_10GBASE_KX4_SHIFT 1

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_10GBASE_KR_MASK 0x00000004
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_10GBASE_KR_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_10GBASE_KR_SHIFT 2

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_40GBASE_KR4_MASK 0x00000008
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_40GBASE_KR4_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_40GBASE_KR4_SHIFT 3

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_40GBASE_CR4_MASK 0x00000010
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_40GBASE_CR4_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_40GBASE_CR4_SHIFT 4

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_100GBASE_CR10_MASK 0x00000020
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_100GBASE_CR10_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_100GBASE_CR10_SHIFT 5

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_100GBASE_KP4_MASK 0x00000040
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_100GBASE_KP4_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_100GBASE_KP4_SHIFT 6

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_100GBASE_KR4_MASK 0x00000080
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_100GBASE_KR4_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_100GBASE_KR4_SHIFT 7

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_100GBASE_CR4_MASK 0x00000100
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_100GBASE_CR4_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_100GBASE_CR4_SHIFT 8

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_25GBASE_KRCR_S_MASK 0x00000200
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_25GBASE_KRCR_S_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_25GBASE_KRCR_S_SHIFT 9

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_25GBASE_KRCR_MASK 0x00000400
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_25GBASE_KRCR_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_25GBASE_KRCR_SHIFT 10

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_2_5GBASE_KX_MASK 0x00000800
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_2_5GBASE_KX_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_2_5GBASE_KX_SHIFT 11

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_5GBASE_KR_MASK 0x00001000
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_5GBASE_KR_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_5GBASE_KR_SHIFT 12

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_50GBASE_KRCR_MASK 0x00002000
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_50GBASE_KRCR_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_50GBASE_KRCR_SHIFT 13

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_100GBASE_KR2CR2_MASK 0x00004000
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_100GBASE_KR2CR2_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_100GBASE_KR2CR2_SHIFT 14

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_200GBASE_KR4CR4_MASK 0x00008000
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_200GBASE_KR4CR4_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_200GBASE_KR4CR4_SHIFT 15

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_25GBASE_KR1_MASK 0x00010000
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_25GBASE_KR1_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_25GBASE_KR1_SHIFT 16

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_25GBASE_CR1_MASK 0x00020000
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_25GBASE_CR1_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_25GBASE_CR1_SHIFT 17

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_50GBASE_KR2_MASK 0x00040000
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_50GBASE_KR2_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_50GBASE_KR2_SHIFT 18

// DISC
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_50GBASE_CR2_MASK 0x00080000
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_50GBASE_CR2_ACCESS XLNX_RO
#define STAT_AN_ABILITY_REG_STAT_AN_LP_ABILITY_50GBASE_CR2_SHIFT 19



#define STAT_AN_LINK_CTL_REG_1_OFFSET 0x0260

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_1000BASE_KX_MASK 0x00000003
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_1000BASE_KX_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_1000BASE_KX_SHIFT 0

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_10GBASE_KX4_MASK 0x0000000C
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_10GBASE_KX4_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_10GBASE_KX4_SHIFT 2

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_10GBASE_KR_MASK 0x00000030
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_10GBASE_KR_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_10GBASE_KR_SHIFT 4

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_40GBASE_KR4_MASK 0x000000C0
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_40GBASE_KR4_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_40GBASE_KR4_SHIFT 6

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_40GBASE_CR4_MASK 0x00000300
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_40GBASE_CR4_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_40GBASE_CR4_SHIFT 8

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_100GBASE_CR10_MASK 0x00000C00
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_100GBASE_CR10_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_100GBASE_CR10_SHIFT 10

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_100GBASE_KP4_MASK 0x00003000
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_100GBASE_KP4_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_100GBASE_KP4_SHIFT 12

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_100GBASE_KR4_MASK 0x0000C000
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_100GBASE_KR4_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_100GBASE_KR4_SHIFT 14

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_100GBASE_CR4_MASK 0x00030000
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_100GBASE_CR4_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_100GBASE_CR4_SHIFT 16

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_25GBASE_KRCR_S_MASK 0x000C0000
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_25GBASE_KRCR_S_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_25GBASE_KRCR_S_SHIFT 18

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_25GBASE_KRCR_MASK 0x00300000
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_25GBASE_KRCR_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_25GBASE_KRCR_SHIFT 20

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_2_5GBASE_KX_MASK 0x00C00000
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_2_5GBASE_KX_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_2_5GBASE_KX_SHIFT 22

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_5GBASE_KR_MASK 0x03000000
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_5GBASE_KR_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_5GBASE_KR_SHIFT 24

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_50GBASE_KRCR_MASK 0x0C000000
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_50GBASE_KRCR_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_50GBASE_KRCR_SHIFT 26

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_100GBASE_KR2CR2_MASK 0x30000000
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_100GBASE_KR2CR2_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_100GBASE_KR2CR2_SHIFT 28

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_200GBASE_KR4CR4_MASK 0xC0000000
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_200GBASE_KR4CR4_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_200GBASE_KR4CR4_SHIFT 30



#define STAT_LT_STATUS_REG1_OFFSET 0x0264

// DISC
#define STAT_LT_STATUS_REG1_STAT_LT_INITIALIZE_FROM_RX_MASK 0x0000000F
#define STAT_LT_STATUS_REG1_STAT_LT_INITIALIZE_FROM_RX_ACCESS XLNX_RO
#define STAT_LT_STATUS_REG1_STAT_LT_INITIALIZE_FROM_RX_SHIFT 0

// DISC
#define STAT_LT_STATUS_REG1_STAT_LT_PRESET_FROM_RX_MASK 0x000F0000
#define STAT_LT_STATUS_REG1_STAT_LT_PRESET_FROM_RX_ACCESS XLNX_RO
#define STAT_LT_STATUS_REG1_STAT_LT_PRESET_FROM_RX_SHIFT 16



#define STAT_LT_STATUS_REG2_OFFSET 0x0268

// DISC
#define STAT_LT_STATUS_REG2_STAT_LT_TRAINING_MASK 0x0000000F
#define STAT_LT_STATUS_REG2_STAT_LT_TRAINING_ACCESS XLNX_RO
#define STAT_LT_STATUS_REG2_STAT_LT_TRAINING_SHIFT 0

// DISC
#define STAT_LT_STATUS_REG2_STAT_LT_FRAME_LOCK_MASK 0x000F0000
#define STAT_LT_STATUS_REG2_STAT_LT_FRAME_LOCK_ACCESS XLNX_RO
#define STAT_LT_STATUS_REG2_STAT_LT_FRAME_LOCK_SHIFT 16



#define STAT_LT_STATUS_REG3_OFFSET 0x026C

// DISC
#define STAT_LT_STATUS_REG3_STAT_LT_SIGNAL_DETECT_MASK 0x0000000F
#define STAT_LT_STATUS_REG3_STAT_LT_SIGNAL_DETECT_ACCESS XLNX_RO
#define STAT_LT_STATUS_REG3_STAT_LT_SIGNAL_DETECT_SHIFT 0

// DISC
#define STAT_LT_STATUS_REG3_STAT_LT_TRAINING_FAIL_MASK 0x000F0000
#define STAT_LT_STATUS_REG3_STAT_LT_TRAINING_FAIL_ACCESS XLNX_RO
#define STAT_LT_STATUS_REG3_STAT_LT_TRAINING_FAIL_SHIFT 16



#define STAT_LT_STATUS_REG4_OFFSET 0x0270

// DISC
#define STAT_LT_STATUS_REG4_STAT_LT_RX_SOF_MASK 0x0000000F
#define STAT_LT_STATUS_REG4_STAT_LT_RX_SOF_ACCESS XLNX_RO
#define STAT_LT_STATUS_REG4_STAT_LT_RX_SOF_SHIFT 0



#define STAT_LT_COEFFICIENT0_REG_OFFSET 0x0274

// DISC
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_P1_FROM_RX0_MASK 0x00000003
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_P1_FROM_RX0_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_P1_FROM_RX0_SHIFT 0

// DISC
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K0_FROM_RX0_MASK 0x0000000C
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K0_FROM_RX0_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K0_FROM_RX0_SHIFT 2

// DISC
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_M1_FROM_RX0_MASK 0x00000030
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_M1_FROM_RX0_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_M1_FROM_RX0_SHIFT 4

// DISC
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_P1_FROM_RX0_MASK 0x000000C0
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_P1_FROM_RX0_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_P1_FROM_RX0_SHIFT 6

// DISC
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT0_FROM_RX0_MASK 0x00000300
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT0_FROM_RX0_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT0_FROM_RX0_SHIFT 8

// DISC
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_M1_FROM_RX0_MASK 0x00000C00
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_M1_FROM_RX0_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_M1_FROM_RX0_SHIFT 10

// DISC
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_P1_FROM_RX1_MASK 0x00030000
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_P1_FROM_RX1_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_P1_FROM_RX1_SHIFT 16

// DISC
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K0_FROM_RX1_MASK 0x000C0000
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K0_FROM_RX1_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K0_FROM_RX1_SHIFT 18

// DISC
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_M1_FROM_RX1_MASK 0x00300000
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_M1_FROM_RX1_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_M1_FROM_RX1_SHIFT 20

// DISC
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_P1_FROM_RX1_MASK 0x00C00000
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_P1_FROM_RX1_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_P1_FROM_RX1_SHIFT 22

// DISC
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT0_FROM_RX1_MASK 0x03000000
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT0_FROM_RX1_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT0_FROM_RX1_SHIFT 24

// DISC
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_M1_FROM_RX1_MASK 0x0C000000
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_M1_FROM_RX1_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_M1_FROM_RX1_SHIFT 26



#define STAT_LT_COEFFICIENT1_REG_OFFSET 0x0278

// DISC
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_P1_FROM_RX2_MASK 0x00000003
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_P1_FROM_RX2_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_P1_FROM_RX2_SHIFT 0

// DISC
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K0_FROM_RX2_MASK 0x0000000C
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K0_FROM_RX2_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K0_FROM_RX2_SHIFT 2

// DISC
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_M1_FROM_RX2_MASK 0x00000030
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_M1_FROM_RX2_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_M1_FROM_RX2_SHIFT 4

// DISC
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_P1_FROM_RX2_MASK 0x000000C0
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_P1_FROM_RX2_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_P1_FROM_RX2_SHIFT 6

// DISC
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT0_FROM_RX2_MASK 0x00000300
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT0_FROM_RX2_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT0_FROM_RX2_SHIFT 8

// DISC
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_M1_FROM_RX2_MASK 0x00000C00
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_M1_FROM_RX2_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_M1_FROM_RX2_SHIFT 10

// DISC
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_P1_FROM_RX3_MASK 0x00030000
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_P1_FROM_RX3_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_P1_FROM_RX3_SHIFT 16

// DISC
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K0_FROM_RX3_MASK 0x000C0000
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K0_FROM_RX3_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K0_FROM_RX3_SHIFT 18

// DISC
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_M1_FROM_RX3_MASK 0x00300000
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_M1_FROM_RX3_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_M1_FROM_RX3_SHIFT 20

// DISC
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_P1_FROM_RX3_MASK 0x00C00000
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_P1_FROM_RX3_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_P1_FROM_RX3_SHIFT 22

// DISC
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT0_FROM_RX3_MASK 0x03000000
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT0_FROM_RX3_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT0_FROM_RX3_SHIFT 24

// DISC
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_M1_FROM_RX3_MASK 0x0C000000
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_M1_FROM_RX3_ACCESS XLNX_RO
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_M1_FROM_RX3_SHIFT 26



#define STAT_AN_LINK_CTL_REG_2_OFFSET 0x027C

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_25GBASE_KR1_MASK 0x00000003
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_25GBASE_KR1_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_25GBASE_KR1_SHIFT 0

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_25GBASE_CR1_MASK 0x0000000C
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_25GBASE_CR1_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_25GBASE_CR1_SHIFT 2

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_50GBASE_KR2_MASK 0x00000030
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_50GBASE_KR2_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_50GBASE_KR2_SHIFT 4

// DISC
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_50GBASE_CR2_MASK 0x000000C0
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_50GBASE_CR2_ACCESS XLNX_RO
#define STAT_AN_LINK_CTL_REG_1_STAT_AN_LINK_CNTL_50GBASE_CR2_SHIFT 6



#define STAT_RSFEC_STATUS_REG_OFFSET 0x1004

// DISC
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_HI_SER_MASK 0x00000004
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_HI_SER_ACCESS XLNX_RO
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_HI_SER_SHIFT 2

// DISC
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_HI_SER_LH_MASK 0x00000008
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_HI_SER_LH_ACCESS XLNX_RO
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_HI_SER_LH_SHIFT 3

// DISC
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK0_MASK 0x00000100
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK0_ACCESS XLNX_RO
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK0_SHIFT 8

// DISC
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK1_MASK 0x00000200
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK1_ACCESS XLNX_RO
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK1_SHIFT 9

// DISC
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK2_MASK 0x00000400
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK2_ACCESS XLNX_RO
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK2_SHIFT 10

// DISC
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK3_MASK 0x00000800
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK3_ACCESS XLNX_RO
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK3_SHIFT 11

// DISC
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS_MASK 0x00004000
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS_ACCESS XLNX_RO
#define STAT_RSFEC_STATUS_REG_STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS_SHIFT 14



#define STAT_RSFEC_LANE_MAPPING_REG_OFFSET 0x1018

// DISC
#define STAT_RSFEC_LANE_MAPPING_REG_STAT_RX_RSFEC_LANE_MAPPING0_MASK 0x00000003
#define STAT_RSFEC_LANE_MAPPING_REG_STAT_RX_RSFEC_LANE_MAPPING0_ACCESS XLNX_RO
#define STAT_RSFEC_LANE_MAPPING_REG_STAT_RX_RSFEC_LANE_MAPPING0_SHIFT 0

// DISC
#define STAT_RSFEC_LANE_MAPPING_REG_STAT_RX_RSFEC_LANE_MAPPING1_MASK 0x0000000C
#define STAT_RSFEC_LANE_MAPPING_REG_STAT_RX_RSFEC_LANE_MAPPING1_ACCESS XLNX_RO
#define STAT_RSFEC_LANE_MAPPING_REG_STAT_RX_RSFEC_LANE_MAPPING1_SHIFT 2

// DISC
#define STAT_RSFEC_LANE_MAPPING_REG_STAT_RX_RSFEC_LANE_MAPPING2_MASK 0x00000030
#define STAT_RSFEC_LANE_MAPPING_REG_STAT_RX_RSFEC_LANE_MAPPING2_ACCESS XLNX_RO
#define STAT_RSFEC_LANE_MAPPING_REG_STAT_RX_RSFEC_LANE_MAPPING2_SHIFT 4

// DISC
#define STAT_RSFEC_LANE_MAPPING_REG_STAT_RX_RSFEC_LANE_MAPPING3_MASK 0x000000C0
#define STAT_RSFEC_LANE_MAPPING_REG_STAT_RX_RSFEC_LANE_MAPPING3_ACCESS XLNX_RO
#define STAT_RSFEC_LANE_MAPPING_REG_STAT_RX_RSFEC_LANE_MAPPING3_SHIFT 6



#define STAT_TX_OTN_RSFEC_STATUS_REG_OFFSET 0x1044

// DISC
#define STAT_TX_OTN_RSFEC_STATUS_REG_STAT_TX_RSFEC_BLOCK_LOCK_MASK 0x00000001
#define STAT_TX_OTN_RSFEC_STATUS_REG_STAT_TX_RSFEC_BLOCK_LOCK_ACCESS XLNX_COR XLNX_LL XLNX_RO
#define STAT_TX_OTN_RSFEC_STATUS_REG_STAT_TX_RSFEC_BLOCK_LOCK_SHIFT 0

// DISC
#define STAT_TX_OTN_RSFEC_STATUS_REG_STAT_TX_RSFEC_AM_LOCK_MASK 0x00000002
#define STAT_TX_OTN_RSFEC_STATUS_REG_STAT_TX_RSFEC_AM_LOCK_ACCESS XLNX_COR XLNX_LL XLNX_RO
#define STAT_TX_OTN_RSFEC_STATUS_REG_STAT_TX_RSFEC_AM_LOCK_SHIFT 1

// DISC
#define STAT_TX_OTN_RSFEC_STATUS_REG_STAT_TX_RSFEC_LANE_ALIGNMENT_STATUS_MASK 0x00000004
#define STAT_TX_OTN_RSFEC_STATUS_REG_STAT_TX_RSFEC_LANE_ALIGNMENT_STATUS_ACCESS XLNX_COR XLNX_LL XLNX_RO
#define STAT_TX_OTN_RSFEC_STATUS_REG_STAT_TX_RSFEC_LANE_ALIGNMENT_STATUS_SHIFT 2



////
//// Counter Registers space
////


#define TICK_REG_OFFSET 0x02B0

// Disc 
#define TICK_REG_TICK_REG_MASK 0x00000001
#define TICK_REG_TICK_REG_ACCESS XLNX_WO



#define STAT_CYCLE_COUNT_LSB_OFFSET 0x02B8

// DISC: 
#define STAT_CYCLE_COUNT_LSB_MASK 0xFFFFFFFF
#define STAT_CYCLE_COUNT_LSB_ACCESS XLNX_RO 
#define STAT_CYCLE_COUNT_LSB_SHIFT 0

#define STAT_CYCLE_COUNT_MSB_OFFSET 0x02BC

// DISC: 
#define STAT_CYCLE_COUNT_MSB_MASK 0x0000FFFF
#define STAT_CYCLE_COUNT_MSB_ACCESS XLNX_RO 
#define STAT_CYCLE_COUNT_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_0_LSB_OFFSET 0x02CO

// DISC: 
#define STAT_RX_BIP_ERR_0_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_0_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_0_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_0_MSB_OFFSET 0x02C4

// DISC: 
#define STAT_RX_BIP_ERR_0_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_0_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_0_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_1_LSB_OFFSET 0x02C8

// DISC: 
#define STAT_RX_BIP_ERR_1_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_1_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_1_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_1_MSB_OFFSET 0x02CC

// DISC: 
#define STAT_RX_BIP_ERR_1_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_1_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_1_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_2_LSB_OFFSET 0x02D0

// DISC: 
#define STAT_RX_BIP_ERR_2_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_2_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_2_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_2_MSB_OFFSET 0x02D4

// DISC: 
#define STAT_RX_BIP_ERR_2_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_2_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_2_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_3_LSB_OFFSET 0x02D8

// DISC: 
#define STAT_RX_BIP_ERR_3_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_3_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_3_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_3_MSB_OFFSET 0x02DC

// DISC: 
#define STAT_RX_BIP_ERR_3_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_3_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_3_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_4_LSB_OFFSET 0x02E0

// DISC: 
#define STAT_RX_BIP_ERR_4_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_4_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_4_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_4_MSB_OFFSET 0x02E4

// DISC: 
#define STAT_RX_BIP_ERR_4_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_4_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_4_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_5_LSB_OFFSET 0x02E8

// DISC: 
#define STAT_RX_BIP_ERR_5_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_5_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_5_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_5_MSB_OFFSET 0x02EC

// DISC: 
#define STAT_RX_BIP_ERR_5_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_5_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_5_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_6_LSB_OFFSET 0x02F0

// DISC: 
#define STAT_RX_BIP_ERR_6_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_6_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_6_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_6_MSB_OFFSET 0x02F4

// DISC: 
#define STAT_RX_BIP_ERR_6_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_6_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_6_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_7_LSB_OFFSET 0x02F8

// DISC: 
#define STAT_RX_BIP_ERR_7_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_7_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_7_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_7_MSB_OFFSET 0x02FC

// DISC: 
#define STAT_RX_BIP_ERR_7_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_7_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_7_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_8_LSB_OFFSET 0x0300

// DISC: 
#define STAT_RX_BIP_ERR_8_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_8_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_8_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_8_MSB_OFFSET 0x0304

// DISC: 
#define STAT_RX_BIP_ERR_8_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_8_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_8_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_9_LSB_OFFSET 0x0308

// DISC: 
#define STAT_RX_BIP_ERR_9_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_9_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_9_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_9_MSB_OFFSET 0x030C

// DISC: 
#define STAT_RX_BIP_ERR_9_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_9_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_9_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_10_LSB_OFFSET 0x0310

// DISC: 
#define STAT_RX_BIP_ERR_10_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_10_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_10_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_10_MSB_OFFSET 0x0314

// DISC: 
#define STAT_RX_BIP_ERR_10_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_10_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_10_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_11_LSB_OFFSET 0x0318

// DISC: 
#define STAT_RX_BIP_ERR_11_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_11_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_11_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_11_MSB_OFFSET 0x031C

// DISC: 
#define STAT_RX_BIP_ERR_11_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_11_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_11_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_12_LSB_OFFSET 0x0320

// DISC: 
#define STAT_RX_BIP_ERR_12_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_12_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_12_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_12_MSB_OFFSET 0x0324

// DISC: 
#define STAT_RX_BIP_ERR_12_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_12_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_12_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_13_LSB_OFFSET 0x0328

// DISC: 
#define STAT_RX_BIP_ERR_13_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_13_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_13_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_13_MSB_OFFSET 0x032C

// DISC: 
#define STAT_RX_BIP_ERR_13_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_13_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_13_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_14_LSB_OFFSET 0x0330

// DISC: 
#define STAT_RX_BIP_ERR_14_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_14_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_14_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_14_MSB_OFFSET 0x0334

// DISC: 
#define STAT_RX_BIP_ERR_14_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_14_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_14_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_15_LSB_OFFSET 0x0338

// DISC: 
#define STAT_RX_BIP_ERR_15_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_15_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_15_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_15_MSB_OFFSET 0x033C

// DISC: 
#define STAT_RX_BIP_ERR_15_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_15_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_15_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_16_LSB_OFFSET 0x0340

// DISC: 
#define STAT_RX_BIP_ERR_16_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_16_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_16_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_16_MSB_OFFSET 0x0344

// DISC: 
#define STAT_RX_BIP_ERR_16_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_16_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_16_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_17_LSB_OFFSET 0x0348

// DISC: 
#define STAT_RX_BIP_ERR_17_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_17_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_17_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_17_MSB_OFFSET 0x034C

// DISC: 
#define STAT_RX_BIP_ERR_17_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_17_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_17_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_18_LSB_OFFSET 0x0350

// DISC: 
#define STAT_RX_BIP_ERR_18_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_18_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_18_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_18_MSB_OFFSET 0x0354

// DISC: 
#define STAT_RX_BIP_ERR_18_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_18_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_18_MSB_SHIFT 0



#define STAT_RX_BIP_ERR_19_LSB_OFFSET 0x0358

// DISC: 
#define STAT_RX_BIP_ERR_19_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BIP_ERR_19_LSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_19_LSB_SHIFT 0

#define STAT_RX_BIP_ERR_19_MSB_OFFSET 0x035C

// DISC: 
#define STAT_RX_BIP_ERR_19_MSB_MASK 0x0000FFFF
#define STAT_RX_BIP_ERR_19_MSB_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_19_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_0_LSB_OFFSET 0x0360

// DISC: 
#define STAT_RX_FRAMING_ERR_0_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_0_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_0_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_0_MSB_OFFSET 0x0364

// DISC: 
#define STAT_RX_FRAMING_ERR_0_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_0_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_0_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_1_LSB_OFFSET 0x0368

// DISC: 
#define STAT_RX_FRAMING_ERR_1_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_1_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_1_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_1_MSB_OFFSET 0x036C

// DISC: 
#define STAT_RX_FRAMING_ERR_1_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_1_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_1_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_2_LSB_OFFSET 0x0370

// DISC: 
#define STAT_RX_FRAMING_ERR_2_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_2_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_2_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_2_MSB_OFFSET 0x0374

// DISC: 
#define STAT_RX_FRAMING_ERR_2_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_2_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_2_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_3_LSB_OFFSET 0x0378

// DISC: 
#define STAT_RX_FRAMING_ERR_3_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_3_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_3_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_3_MSB_OFFSET 0x037C

// DISC: 
#define STAT_RX_FRAMING_ERR_3_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_3_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_3_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_4_LSB_OFFSET 0x0380

// DISC: 
#define STAT_RX_FRAMING_ERR_4_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_4_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_4_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_4_MSB_OFFSET 0x0384

// DISC: 
#define STAT_RX_FRAMING_ERR_4_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_4_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_4_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_5_LSB_OFFSET 0x0388

// DISC: 
#define STAT_RX_FRAMING_ERR_5_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_5_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_5_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_5_MSB_OFFSET 0x038C

// DISC: 
#define STAT_RX_FRAMING_ERR_5_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_5_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_5_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_6_LSB_OFFSET 0x0390

// DISC: 
#define STAT_RX_FRAMING_ERR_6_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_6_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_6_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_6_MSB_OFFSET 0x0394

// DISC: 
#define STAT_RX_FRAMING_ERR_6_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_6_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_6_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_7_LSB_OFFSET 0x0398

// DISC: 
#define STAT_RX_FRAMING_ERR_7_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_7_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_7_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_7_MSB_OFFSET 0x039C

// DISC: 
#define STAT_RX_FRAMING_ERR_7_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_7_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_7_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_8_LSB_OFFSET 0x03A0

// DISC: 
#define STAT_RX_FRAMING_ERR_8_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_8_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_8_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_8_MSB_OFFSET 0x03A4

// DISC: 
#define STAT_RX_FRAMING_ERR_8_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_8_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_8_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_9_LSB_OFFSET 0x03A8

// DISC: 
#define STAT_RX_FRAMING_ERR_9_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_9_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_9_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_9_MSB_OFFSET 0x03AC

// DISC: 
#define STAT_RX_FRAMING_ERR_9_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_9_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_9_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_10_LSB_OFFSET 0x03B0

// DISC: 
#define STAT_RX_FRAMING_ERR_10_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_10_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_10_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_10_MSB_OFFSET 0x03B4

// DISC: 
#define STAT_RX_FRAMING_ERR_10_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_10_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_10_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_11_LSB_OFFSET 0x03B8

// DISC: 
#define STAT_RX_FRAMING_ERR_11_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_11_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_11_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_11_MSB_OFFSET 0x03BC

// DISC: 
#define STAT_RX_FRAMING_ERR_11_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_11_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_11_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_12_LSB_OFFSET 0x03C0

// DISC: 
#define STAT_RX_FRAMING_ERR_12_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_12_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_12_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_12_MSB_OFFSET 0x03C4

// DISC: 
#define STAT_RX_FRAMING_ERR_12_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_12_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_12_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_13_LSB_OFFSET 0x03C8

// DISC: 
#define STAT_RX_FRAMING_ERR_13_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_13_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_13_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_13_MSB_OFFSET 0x03CC

// DISC: 
#define STAT_RX_FRAMING_ERR_13_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_13_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_13_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_14_LSB_OFFSET 0x03D0

// DISC: 
#define STAT_RX_FRAMING_ERR_14_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_14_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_14_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_14_MSB_OFFSET 0x03D4

// DISC: 
#define STAT_RX_FRAMING_ERR_14_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_14_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_14_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_15_LSB_OFFSET 0x03D8

// DISC: 
#define STAT_RX_FRAMING_ERR_15_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_15_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_15_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_15_MSB_OFFSET 0x03DC

// DISC: 
#define STAT_RX_FRAMING_ERR_15_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_15_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_15_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_16_LSB_OFFSET 0x03E0

// DISC: 
#define STAT_RX_FRAMING_ERR_16_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_16_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_16_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_16_MSB_OFFSET 0x03E4

// DISC: 
#define STAT_RX_FRAMING_ERR_16_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_16_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_16_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_17_LSB_OFFSET 0x03E8

// DISC: 
#define STAT_RX_FRAMING_ERR_17_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_17_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_17_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_17_MSB_OFFSET 0x03EC

// DISC: 
#define STAT_RX_FRAMING_ERR_17_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_17_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_17_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_18_LSB_OFFSET 0x03F0

// DISC: 
#define STAT_RX_FRAMING_ERR_18_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_18_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_18_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_18_MSB_OFFSET 0x03F4

// DISC: 
#define STAT_RX_FRAMING_ERR_18_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_18_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_18_MSB_SHIFT 0



#define STAT_RX_FRAMING_ERR_19_LSB_OFFSET 0x03F8

// DISC: 
#define STAT_RX_FRAMING_ERR_19_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAMING_ERR_19_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_19_LSB_SHIFT 0

#define STAT_RX_FRAMING_ERR_19_MSB_OFFSET 0x03FC

// DISC: 
#define STAT_RX_FRAMING_ERR_19_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAMING_ERR_19_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_19_MSB_SHIFT 0



#define STAT_RX_BAD_CODE_LSB_OFFSET 0x0418

// DISC: 
#define STAT_RX_BAD_CODE_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BAD_CODE_LSB_ACCESS XLNX_RO 
#define STAT_RX_BAD_CODE_LSB_SHIFT 0

#define STAT_RX_BAD_CODE_MSB_OFFSET 0x041C

// DISC: 
#define STAT_RX_BAD_CODE_MSB_MASK 0x0000FFFF
#define STAT_RX_BAD_CODE_MSB_ACCESS XLNX_RO 
#define STAT_RX_BAD_CODE_MSB_SHIFT 0



#define STAT_TX_FRAME_ERROR_LSB_OFFSET 0x0458

// DISC: 
#define STAT_TX_FRAME_ERROR_LSB_MASK 0xFFFFFFFF
#define STAT_TX_FRAME_ERROR_LSB_ACCESS XLNX_RO 
#define STAT_TX_FRAME_ERROR_LSB_SHIFT 0

#define STAT_TX_FRAME_ERROR_MSB_OFFSET 0x045C

// DISC: 
#define STAT_TX_FRAME_ERROR_MSB_MASK 0x0000FFFF
#define STAT_TX_FRAME_ERROR_MSB_ACCESS XLNX_RO 
#define STAT_TX_FRAME_ERROR_MSB_SHIFT 0



#define STAT_TX_TOTAL_PACKETS_LSB_OFFSET 0x0500

// DISC: 
#define STAT_TX_TOTAL_PACKETS_LSB_MASK 0xFFFFFFFF
#define STAT_TX_TOTAL_PACKETS_LSB_ACCESS XLNX_RO 
#define STAT_TX_TOTAL_PACKETS_LSB_SHIFT 0

#define STAT_TX_TOTAL_PACKETS_MSB_OFFSET 0x0504

// DISC: 
#define STAT_TX_TOTAL_PACKETS_MSB_MASK 0x0000FFFF
#define STAT_TX_TOTAL_PACKETS_MSB_ACCESS XLNX_RO 
#define STAT_TX_TOTAL_PACKETS_MSB_SHIFT 0



#define STAT_TX_TOTAL_GOOD_PACKETS_LSB_OFFSET 0x0508

// DISC: 
#define STAT_TX_TOTAL_GOOD_PACKETS_LSB_MASK 0xFFFFFFFF
#define STAT_TX_TOTAL_GOOD_PACKETS_LSB_ACCESS XLNX_RO 
#define STAT_TX_TOTAL_GOOD_PACKETS_LSB_SHIFT 0

#define STAT_TX_TOTAL_GOOD_PACKETS_MSB_OFFSET 0x050C

// DISC: 
#define STAT_TX_TOTAL_GOOD_PACKETS_MSB_MASK 0x0000FFFF
#define STAT_TX_TOTAL_GOOD_PACKETS_MSB_ACCESS XLNX_RO 
#define STAT_TX_TOTAL_GOOD_PACKETS_MSB_SHIFT 0



#define STAT_TX_TOTAL_BYTES_LSB_OFFSET 0x0510

// DISC:
#define STAT_TX_TOTAL_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_TX_TOTAL_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_TX_TOTAL_BYTES_LSB_SHIFT 0

#define STAT_TX_TOTAL_BYTES_MSB_OFFSET 0x0514

// DISC:
#define STAT_TX_TOTAL_BYTES_MSB_MASK 0x0000FFFF
#define STAT_TX_TOTAL_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_TX_TOTAL_BYTES_MSB_SHIFT 0



#define STAT_TX_TOTAL_GOOD_BYTES_LSB_OFFSET 0x0518

// DISC:
#define STAT_TX_TOTAL_GOOD_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_TX_TOTAL_GOOD_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_TX_TOTAL_GOOD_BYTES_LSB_SHIFT 0

#define STAT_TX_TOTAL_GOOD_BYTES_MSB_OFFSET 0x051C

// DISC:
#define STAT_TX_TOTAL_GOOD_BYTES_MSB_MASK 0x0000FFFF
#define STAT_TX_TOTAL_GOOD_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_TX_TOTAL_GOOD_BYTES_MSB_SHIFT 0



#define STAT_TX_PACKET_64_BYTES_LSB_OFFSET 0x0520

// DISC:
#define STAT_TX_PACKET_64_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_TX_PACKET_64_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_64_BYTES_LSB_SHIFT 0

#define STAT_TX_PACKET_64_BYTES_MSB_OFFSET 0x0524

// DISC:
#define STAT_TX_PACKET_64_BYTES_MSB_MASK 0x0000FFFF
#define STAT_TX_PACKET_64_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_64_BYTES_MSB_SHIFT 0



#define STAT_TX_PACKET_65_127_BYTES_LSB_OFFSET 0x0528

// DISC:
#define STAT_TX_PACKET_65_127_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_TX_PACKET_65_127_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_65_127_BYTES_LSB_SHIFT 0

#define STAT_TX_PACKET_65_127_BYTES_MSB_OFFSET 0x052C

// DISC:
#define STAT_TX_PACKET_65_127_BYTES_MSB_MASK 0x0000FFFF
#define STAT_TX_PACKET_65_127_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_65_127_BYTES_MSB_SHIFT 0



#define STAT_TX_PACKET_128_255_BYTES_LSB_OFFSET 0x0530

// DISC:
#define STAT_TX_PACKET_128_255_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_TX_PACKET_128_255_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_128_255_BYTES_LSB_SHIFT 0

#define STAT_TX_PACKET_128_255_BYTES_MSB_OFFSET 0x0534

// DISC:
#define STAT_TX_PACKET_128_255_BYTES_MSB_MASK 0x0000FFFF
#define STAT_TX_PACKET_128_255_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_128_255_BYTES_MSB_SHIFT 0



#define STAT_TX_PACKET_256_511_BYTES_LSB_OFFSET 0x0538

// DISC:
#define STAT_TX_PACKET_256_511_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_TX_PACKET_256_511_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_256_511_BYTES_LSB_SHIFT 0

#define STAT_TX_PACKET_256_511_BYTES_MSB_OFFSET 0x053C

// DISC:
#define STAT_TX_PACKET_256_511_BYTES_MSB_MASK 0x0000FFFF
#define STAT_TX_PACKET_256_511_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_256_511_BYTES_MSB_SHIFT 0



#define STAT_TX_PACKET_512_1023_BYTES_LSB_OFFSET 0x0540

// DISC:
#define STAT_TX_PACKET_512_1023_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_TX_PACKET_512_1023_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_512_1023_BYTES_LSB_SHIFT 0

#define STAT_TX_PACKET_512_1023_BYTES_MSB_OFFSET 0x0544

// DISC:
#define STAT_TX_PACKET_512_1023_BYTES_MSB_MASK 0x0000FFFF
#define STAT_TX_PACKET_512_1023_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_512_1023_BYTES_MSB_SHIFT 0



#define STAT_TX_PACKET_1024_1518_BYTES_LSB_OFFSET 0x0548

// DISC:
#define STAT_TX_PACKET_1024_1518_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_TX_PACKET_1024_1518_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_1024_1518_BYTES_LSB_SHIFT 0

#define STAT_TX_PACKET_1024_1518_BYTES_MSB_OFFSET 0x054C

// DISC:
#define STAT_TX_PACKET_1024_1518_BYTES_MSB_MASK 0x0000FFFF
#define STAT_TX_PACKET_1024_1518_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_1024_1518_BYTES_MSB_SHIFT 0



#define STAT_TX_PACKET_1519_1522_BYTES_LSB_OFFSET 0x0550

// DISC:
#define STAT_TX_PACKET_1519_1522_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_TX_PACKET_1519_1522_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_1519_1522_BYTES_LSB_SHIFT 0

#define STAT_TX_PACKET_1519_1522_BYTES_MSB_OFFSET 0x0554

// DISC:
#define STAT_TX_PACKET_1519_1522_BYTES_MSB_MASK 0x0000FFFF
#define STAT_TX_PACKET_1519_1522_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_1519_1522_BYTES_MSB_SHIFT 0



#define STAT_TX_PACKET_1523_1548_BYTES_LSB_OFFSET 0x0558

// DISC:
#define STAT_TX_PACKET_1523_1548_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_TX_PACKET_1523_1548_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_1523_1548_BYTES_LSB_SHIFT 0

#define STAT_TX_PACKET_1523_1548_BYTES_MSB_OFFSET 0x055C

// DISC:
#define STAT_TX_PACKET_1523_1548_BYTES_MSB_MASK 0x0000FFFF
#define STAT_TX_PACKET_1523_1548_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_1523_1548_BYTES_MSB_SHIFT 0



#define STAT_TX_PACKET_1549_2047_BYTES_LSB_OFFSET 0x0560

// DISC:
#define STAT_TX_PACKET_1549_2047_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_TX_PACKET_1549_2047_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_1549_2047_BYTES_LSB_SHIFT 0

#define STAT_TX_PACKET_1549_2047_BYTES_MSB_OFFSET 0x0564

// DISC:
#define STAT_TX_PACKET_1549_2047_BYTES_MSB_MASK 0x0000FFFF
#define STAT_TX_PACKET_1549_2047_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_1549_2047_BYTES_MSB_SHIFT 0



#define STAT_TX_PACKET_2048_4095_BYTES_LSB_OFFSET 0x0568

// DISC:
#define STAT_TX_PACKET_2048_4095_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_TX_PACKET_2048_4095_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_2048_4095_BYTES_LSB_SHIFT 0

#define STAT_TX_PACKET_2048_4095_BYTES_MSB_OFFSET 0x056C

// DISC:
#define STAT_TX_PACKET_2048_4095_BYTES_MSB_MASK 0x0000FFFF
#define STAT_TX_PACKET_2048_4095_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_2048_4095_BYTES_MSB_SHIFT 0



#define STAT_TX_PACKET_4096_8191_BYTES_LSB_OFFSET 0x0570

// DISC:
#define STAT_TX_PACKET_4096_8191_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_TX_PACKET_4096_8191_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_4096_8191_BYTES_LSB_SHIFT 0

#define STAT_TX_PACKET_4096_8191_BYTES_MSB_OFFSET 0x0574

// DISC:
#define STAT_TX_PACKET_4096_8191_BYTES_MSB_MASK 0x0000FFFF
#define STAT_TX_PACKET_4096_8191_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_4096_8191_BYTES_MSB_SHIFT 0



#define STAT_TX_PACKET_8192_9215_BYTES_LSB_OFFSET 0x0578

// DISC:
#define STAT_TX_PACKET_8192_9215_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_TX_PACKET_8192_9215_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_8192_9215_BYTES_LSB_SHIFT 0

#define STAT_TX_PACKET_8192_9215_BYTES_MSB_OFFSET 0x057C

// DISC:
#define STAT_TX_PACKET_8192_9215_BYTES_MSB_MASK 0x0000FFFF
#define STAT_TX_PACKET_8192_9215_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_8192_9215_BYTES_MSB_SHIFT 0



#define STAT_TX_PACKET_LARGE_LSB_OFFSET 0x0580

// DISC:
#define STAT_TX_PACKET_LARGE_LSB_MASK 0xFFFFFFFF
#define STAT_TX_PACKET_LARGE_LSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_LARGE_LSB_SHIFT 0

#define STAT_TX_PACKET_LARGE_MSB_OFFSET 0x0584

// DISC:
#define STAT_TX_PACKET_LARGE_MSB_MASK 0x0000FFFF
#define STAT_TX_PACKET_LARGE_MSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_LARGE_MSB_SHIFT 0



#define STAT_TX_PACKET_SMALL_LSB_OFFSET 0x0588

// DISC:
#define STAT_TX_PACKET_SMALL_LSB_MASK 0xFFFFFFFF
#define STAT_TX_PACKET_SMALL_LSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_SMALL_LSB_SHIFT 0

#define STAT_TX_PACKET_SMALL_MSB_OFFSET 0x058C

// DISC:
#define STAT_TX_PACKET_SMALL_MSB_MASK 0x0000FFFF
#define STAT_TX_PACKET_SMALL_MSB_ACCESS XLNX_RO 
#define STAT_TX_PACKET_SMALL_MSB_SHIFT 0



#define STAT_TX_BAD_FCS_LSB_OFFSET 0x05B8

// DISC:
#define STAT_TX_BAD_FCS_LSB_MASK 0xFFFFFFFF
#define STAT_TX_BAD_FCS_LSB_ACCESS XLNX_RO 
#define STAT_TX_BAD_FCS_LSB_SHIFT 0

#define STAT_TX_BAD_FCS_MSB_OFFSET 0x05BC

// DISC:
#define STAT_TX_BAD_FCS_MSB_MASK 0x0000FFFF
#define STAT_TX_BAD_FCS_MSB_ACCESS XLNX_RO 
#define STAT_TX_BAD_FCS_MSB_SHIFT 0



#define STAT_TX_UNICAST_LSB_OFFSET 0x05D0

// DISC:
#define STAT_TX_UNICAST_LSB_MASK 0xFFFFFFFF
#define STAT_TX_UNICAST_LSB_ACCESS XLNX_RO 
#define STAT_TX_UNICAST_LSB_SHIFT 0

#define STAT_TX_UNICAST_MSB_OFFSET 0x05D4

// DISC:
#define STAT_TX_UNICAST_MSB_MASK 0x0000FFFF
#define STAT_TX_UNICAST_MSB_ACCESS XLNX_RO 
#define STAT_TX_UNICAST_MSB_SHIFT 0



#define STAT_TX_MULTICAST_LSB_OFFSET 0x05D8

// DISC:
#define STAT_TX_MULTICAST_LSB_MASK 0xFFFFFFFF
#define STAT_TX_MULTICAST_LSB_ACCESS XLNX_RO 
#define STAT_TX_MULTICAST_LSB_SHIFT 0

#define STAT_TX_MULTICAST_MSB_OFFSET 0x05DC

// DISC:
#define STAT_TX_MULTICAST_MSB_MASK 0x0000FFFF
#define STAT_TX_MULTICAST_MSB_ACCESS XLNX_RO 
#define STAT_TX_MULTICAST_MSB_SHIFT 0



#define STAT_TX_BROADCAST_LSB_OFFSET 0x05E0

// DISC:
#define STAT_TX_BROADCAST_LSB_MASK 0xFFFFFFFF
#define STAT_TX_BROADCAST_LSB_ACCESS XLNX_RO 
#define STAT_TX_BROADCAST_LSB_SHIFT 0

#define STAT_TX_BROADCAST_MSB_OFFSET 0x05E4

// DISC:
#define STAT_TX_BROADCAST_MSB_MASK 0x0000FFFF
#define STAT_TX_BROADCAST_MSB_ACCESS XLNX_RO 
#define STAT_TX_BROADCAST_MSB_SHIFT 0



#define STAT_TX_VLAN_LSB_OFFSET 0x05E8

// DISC:
#define STAT_TX_VLAN_LSB_MASK 0xFFFFFFFF
#define STAT_TX_VLAN_LSB_ACCESS XLNX_RO 
#define STAT_TX_VLAN_LSB_SHIFT 0

#define STAT_TX_VLAN_MSB_OFFSET 0x05EC

// DISC:
#define STAT_TX_VLAN_MSB_MASK 0x0000FFFF
#define STAT_TX_VLAN_MSB_ACCESS XLNX_RO 
#define STAT_TX_VLAN_MSB_SHIFT 0



#define STAT_TX_PAUSE_LSB_OFFSET 0x05F0

// DISC:
#define STAT_TX_PAUSE_LSB_MASK 0xFFFFFFFF
#define STAT_TX_PAUSE_LSB_ACCESS XLNX_RO 
#define STAT_TX_PAUSE_LSB_SHIFT 0

#define STAT_TX_PAUSE_MSB_OFFSET 0x05F4

// DISC:
#define STAT_TX_PAUSE_MSB_MASK 0x0000FFFF
#define STAT_TX_PAUSE_MSB_ACCESS XLNX_RO 
#define STAT_TX_PAUSE_MSB_SHIFT 0



#define STAT_TX_USER_PAUSE_LSB_OFFSET 0x05F8

// DISC:
#define STAT_TX_USER_PAUSE_LSB_MASK 0xFFFFFFFF
#define STAT_TX_USER_PAUSE_LSB_ACCESS XLNX_RO 
#define STAT_TX_USER_PAUSE_LSB_SHIFT 0

#define STAT_TX_USER_PAUSE_MSB_OFFSET 0x05FC

// DISC:
#define STAT_TX_USER_PAUSE_MSB_MASK 0x0000FFFF
#define STAT_TX_USER_PAUSE_MSB_ACCESS XLNX_RO 
#define STAT_TX_USER_PAUSE_MSB_SHIFT 0



#define STAT_RX_TOTAL_PACKETS_LSB_OFFSET 0x0608

// DISC:
#define STAT_RX_TOTAL_PACKETS_LSB_MASK 0xFFFFFFFF
#define STAT_RX_TOTAL_PACKETS_LSB_ACCESS XLNX_RO 
#define STAT_RX_TOTAL_PACKETS_LSB_SHIFT 0

#define STAT_RX_TOTAL_PACKETS_MSB_OFFSET 0x060C

// DISC:
#define STAT_RX_TOTAL_PACKETS_MSB_MASK 0x0000FFFF
#define STAT_RX_TOTAL_PACKETS_MSB_ACCESS XLNX_RO 
#define STAT_RX_TOTAL_PACKETS_MSB_SHIFT 0



#define STAT_RX_TOTAL_GOOD_PACKETS_LSB_OFFSET 0x0610

// DISC:
#define STAT_RX_TOTAL_GOOD_PACKETS_LSB_MASK 0xFFFFFFFF
#define STAT_RX_TOTAL_GOOD_PACKETS_LSB_ACCESS XLNX_RO 
#define STAT_RX_TOTAL_GOOD_PACKETS_LSB_SHIFT 0

#define STAT_RX_TOTAL_GOOD_PACKETS_MSB_OFFSET 0x0614

// DISC:
#define STAT_RX_TOTAL_GOOD_PACKETS_MSB_MASK 0x0000FFFF
#define STAT_RX_TOTAL_GOOD_PACKETS_MSB_ACCESS XLNX_RO 
#define STAT_RX_TOTAL_GOOD_PACKETS_MSB_SHIFT 0



#define STAT_RX_TOTAL_BYTES_LSB_OFFSET 0x0618

// DISC:
#define STAT_RX_TOTAL_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_RX_TOTAL_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_RX_TOTAL_BYTES_LSB_SHIFT 0

#define STAT_RX_TOTAL_BYTES_MSB_OFFSET 0x061C

// DISC:
#define STAT_RX_TOTAL_BYTES_MSB_MASK 0x0000FFFF
#define STAT_RX_TOTAL_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_RX_TOTAL_BYTES_MSB_SHIFT 0



#define STAT_RX_TOTAL_GOOD_BYTES_LSB_OFFSET 0x0620

// DISC:
#define STAT_RX_TOTAL_GOOD_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_RX_TOTAL_GOOD_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_RX_TOTAL_GOOD_BYTES_LSB_SHIFT 0

#define STAT_RX_TOTAL_GOOD_BYTES_MSB_OFFSET 0x0624

// DISC:
#define STAT_RX_TOTAL_GOOD_BYTES_MSB_MASK 0x0000FFFF
#define STAT_RX_TOTAL_GOOD_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_RX_TOTAL_GOOD_BYTES_MSB_SHIFT 0



#define STAT_RX_PACKET_64_BYTES_LSB_OFFSET 0x0628

// DISC:
#define STAT_RX_PACKET_64_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_RX_PACKET_64_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_64_BYTES_LSB_SHIFT 0

#define STAT_RX_PACKET_64_BYTES_MSB_OFFSET 0x062C

// DISC:
#define STAT_RX_PACKET_64_BYTES_MSB_MASK 0x0000FFFF
#define STAT_RX_PACKET_64_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_64_BYTES_MSB_SHIFT 0



#define STAT_RX_PACKET_65_127_BYTES_LSB_OFFSET 0x0630

// DISC:
#define STAT_RX_PACKET_65_127_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_RX_PACKET_65_127_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_65_127_BYTES_LSB_SHIFT 0

#define STAT_RX_PACKET_65_127_BYTES_MSB_OFFSET 0x0634

// DISC:
#define STAT_RX_PACKET_65_127_BYTES_MSB_MASK 0x0000FFFF
#define STAT_RX_PACKET_65_127_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_65_127_BYTES_MSB_SHIFT 0



#define STAT_RX_PACKET_128_255_BYTES_LSB_OFFSET 0x0638

// DISC:
#define STAT_RX_PACKET_128_255_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_RX_PACKET_128_255_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_128_255_BYTES_LSB_SHIFT 0

#define STAT_RX_PACKET_128_255_BYTES_MSB_OFFSET 0x0623C

// DISC:
#define STAT_RX_PACKET_128_255_BYTES_MSB_MASK 0x0000FFFF
#define STAT_RX_PACKET_128_255_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_128_255_BYTES_MSB_SHIFT 0



#define STAT_RX_PACKET_128_255_BYTES_LSB_OFFSET 0x0638

// DISC:
#define STAT_RX_PACKET_128_255_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_RX_PACKET_128_255_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_128_255_BYTES_LSB_SHIFT 0

#define STAT_RX_PACKET_128_255_BYTES_MSB_OFFSET 0x0623C

// DISC:
#define STAT_RX_PACKET_128_255_BYTES_MSB_MASK 0x0000FFFF
#define STAT_RX_PACKET_128_255_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_128_255_BYTES_MSB_SHIFT 0



#define STAT_RX_PACKET_256_511_BYTES_LSB_OFFSET 0x0640

// DISC:
#define STAT_RX_PACKET_256_511_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_RX_PACKET_256_511_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_256_511_BYTES_LSB_SHIFT 0

#define STAT_RX_PACKET_256_511_BYTES_MSB_OFFSET 0x0644

// DISC:
#define STAT_RX_PACKET_256_511_BYTES_MSB_MASK 0x0000FFFF
#define STAT_RX_PACKET_256_511_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_256_511_BYTES_MSB_SHIFT 0



#define STAT_RX_PACKET_512_1023_BYTES_LSB_OFFSET 0x0648

// DISC:
#define STAT_RX_PACKET_512_1023_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_RX_PACKET_512_1023_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_512_1023_BYTES_LSB_SHIFT 0

#define STAT_RX_PACKET_512_1023_BYTES_MSB_OFFSET 0x064C

// DISC:
#define STAT_RX_PACKET_512_1023_BYTES_MSB_MASK 0x0000FFFF
#define STAT_RX_PACKET_512_1023_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_512_1023_BYTES_MSB_SHIFT 0



#define STAT_RX_PACKET_1024_1518_BYTES_LSB_OFFSET 0x0650

// DISC:
#define STAT_RX_PACKET_1024_1518_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_RX_PACKET_1024_1518_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_1024_1518_BYTES_LSB_SHIFT 0

#define STAT_RX_PACKET_1024_1518_BYTES_MSB_OFFSET 0x0654

// DISC:
#define STAT_RX_PACKET_1024_1518_BYTES_MSB_MASK 0x0000FFFF
#define STAT_RX_PACKET_1024_1518_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_1024_1518_BYTES_MSB_SHIFT 0



#define STAT_RX_PACKET_1519_1522_BYTES_LSB_OFFSET 0x0658

// DISC:
#define STAT_RX_PACKET_1519_1522_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_RX_PACKET_1519_1522_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_1519_1522_BYTES_LSB_SHIFT 0

#define STAT_RX_PACKET_1519_1522_BYTES_MSB_OFFSET 0x065C

// DISC:
#define STAT_RX_PACKET_1519_1522_BYTES_MSB_MASK 0x0000FFFF
#define STAT_RX_PACKET_1519_1522_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_1519_1522_BYTES_MSB_SHIFT 0



#define STAT_RX_PACKET_1523_1548_BYTES_LSB_OFFSET 0x0660

// DISC:
#define STAT_RX_PACKET_1523_1548_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_RX_PACKET_1523_1548_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_1523_1548_BYTES_LSB_SHIFT 0

#define STAT_RX_PACKET_1523_1548_BYTES_MSB_OFFSET 0x0664

// DISC:
#define STAT_RX_PACKET_1523_1548_BYTES_MSB_MASK 0x0000FFFF
#define STAT_RX_PACKET_1523_1548_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_1523_1548_BYTES_MSB_SHIFT 0



#define STAT_RX_PACKET_1549_2047_BYTES_LSB_OFFSET 0x0668

// DISC:
#define STAT_RX_PACKET_1549_2047_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_RX_PACKET_1549_2047_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_1549_2047_BYTES_LSB_SHIFT 0

#define STAT_RX_PACKET_1549_2047_BYTES_MSB_OFFSET 0x066C

// DISC:
#define STAT_RX_PACKET_1549_2047_BYTES_MSB_MASK 0x0000FFFF
#define STAT_RX_PACKET_1549_2047_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_1549_2047_BYTES_MSB_SHIFT 0



#define STAT_RX_PACKET_2048_4095_BYTES_LSB_OFFSET 0x0670

// DISC:
#define STAT_RX_PACKET_2048_4095_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_RX_PACKET_2048_4095_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_2048_4095_BYTES_LSB_SHIFT 0

#define STAT_RX_PACKET_2048_4095_BYTES_MSB_OFFSET 0x0674

// DISC:
#define STAT_RX_PACKET_2048_4095_BYTES_MSB_MASK 0x0000FFFF
#define STAT_RX_PACKET_2048_4095_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_2048_4095_BYTES_MSB_SHIFT 0



#define STAT_RX_PACKET_4096_8191_BYTES_LSB_OFFSET 0x0678

// DISC:
#define STAT_RX_PACKET_4096_8191_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_RX_PACKET_4096_8191_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_4096_8191_BYTES_LSB_SHIFT 0

#define STAT_RX_PACKET_4096_8191_BYTES_MSB_OFFSET 0x067C

// DISC:
#define STAT_RX_PACKET_4096_8191_BYTES_MSB_MASK 0x0000FFFF
#define STAT_RX_PACKET_4096_8191_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_4096_8191_BYTES_MSB_SHIFT 0



#define STAT_RX_PACKET_8192_9215_BYTES_LSB_OFFSET 0x0680

// DISC:
#define STAT_RX_PACKET_8192_9215_BYTES_LSB_MASK 0xFFFFFFFF
#define STAT_RX_PACKET_8192_9215_BYTES_LSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_8192_9215_BYTES_LSB_SHIFT 0

#define STAT_RX_PACKET_8192_9215_BYTES_MSB_OFFSET 0x0684

// DISC:
#define STAT_RX_PACKET_8192_9215_BYTES_MSB_MASK 0x0000FFFF
#define STAT_RX_PACKET_8192_9215_BYTES_MSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_8192_9215_BYTES_MSB_SHIFT 0



#define STAT_RX_PACKET_LARGE_LSB_OFFSET 0x0688

// DISC:
#define STAT_RX_PACKET_LARGE_LSB_MASK 0xFFFFFFFF
#define STAT_RX_PACKET_LARGE_LSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_LARGE_LSB_SHIFT 0

#define STAT_RX_PACKET_LARGE_MSB_OFFSET 0x068C

// DISC:
#define STAT_RX_PACKET_LARGE_MSB_MASK 0x0000FFFF
#define STAT_RX_PACKET_LARGE_MSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_LARGE_MSB_SHIFT 0



#define STAT_RX_PACKET_SMALL_LSB_OFFSET 0x0690

// DISC:
#define STAT_RX_PACKET_SMALL_LSB_MASK 0xFFFFFFFF
#define STAT_RX_PACKET_SMALL_LSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_SMALL_LSB_SHIFT 0

#define STAT_RX_PACKET_SMALL_MSB_OFFSET 0x0694

// DISC:
#define STAT_RX_PACKET_SMALL_MSB_MASK 0x0000FFFF
#define STAT_RX_PACKET_SMALL_MSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_SMALL_MSB_SHIFT 0



#define STAT_RX_UNDERSIZE_LSB_OFFSET 0x0698

// DISC:
#define STAT_RX_UNDERSIZE_LSB_MASK 0xFFFFFFFF
#define STAT_RX_UNDERSIZE_LSB_ACCESS XLNX_RO 
#define STAT_RX_UNDERSIZE_LSB_SHIFT 0

#define STAT_RX_UNDERSIZE_MSB_OFFSET 0x069C

// DISC:
#define STAT_RX_UNDERSIZE_MSB_MASK 0x0000FFFF
#define STAT_RX_UNDERSIZE_MSB_ACCESS XLNX_RO 
#define STAT_RX_UNDERSIZE_MSB_SHIFT 0



#define STAT_RX_FRAGMENT_LSB_OFFSET 0x06A0

// DISC:
#define STAT_RX_FRAGMENT_LSB_MASK 0xFFFFFFFF
#define STAT_RX_FRAGMENT_LSB_ACCESS XLNX_RO 
#define STAT_RX_FRAGMENT_LSB_SHIFT 0

#define STAT_RX_FRAGMENT_MSB_OFFSET 0x06A4

// DISC:
#define STAT_RX_FRAGMENT_MSB_MASK 0x0000FFFF
#define STAT_RX_FRAGMENT_MSB_ACCESS XLNX_RO 
#define STAT_RX_FRAGMENT_MSB_SHIFT 0



#define STAT_RX_OVERSIZE_LSB_OFFSET 0x06A8

// DISC:
#define STAT_RX_OVERSIZE_LSB_MASK 0xFFFFFFFF
#define STAT_RX_OVERSIZE_LSB_ACCESS XLNX_RO 
#define STAT_RX_OVERSIZE_LSB_SHIFT 0

#define STAT_RX_OVERSIZE_MSB_OFFSET 0x06AC

// DISC:
#define STAT_RX_OVERSIZE_MSB_MASK 0x0000FFFF
#define STAT_RX_OVERSIZE_MSB_ACCESS XLNX_RO 
#define STAT_RX_OVERSIZE_MSB_SHIFT 0



#define STAT_RX_TOOLONG_LSB_OFFSET 0x06B0

// DISC:
#define STAT_RX_TOOLONG_LSB_MASK 0xFFFFFFFF
#define STAT_RX_TOOLONG_LSB_ACCESS XLNX_RO 
#define STAT_RX_TOOLONG_LSB_SHIFT 0

#define STAT_RX_TOOLONG_MSB_OFFSET 0x06B4

// DISC:
#define STAT_RX_TOOLONG_MSB_MASK 0x0000FFFF
#define STAT_RX_TOOLONG_MSB_ACCESS XLNX_RO 
#define STAT_RX_TOOLONG_MSB_SHIFT 0



#define STAT_RX_JABBER_LSB_OFFSET 0x06B8

// DISC:
#define STAT_RX_JABBER_LSB_MASK 0xFFFFFFFF
#define STAT_RX_JABBER_LSB_ACCESS XLNX_RO 
#define STAT_RX_JABBER_LSB_SHIFT 0

#define STAT_RX_JABBER_MSB_OFFSET 0x06BC

// DISC:
#define STAT_RX_JABBER_MSB_MASK 0x0000FFFF
#define STAT_RX_JABBER_MSB_ACCESS XLNX_RO 
#define STAT_RX_JABBER_MSB_SHIFT 0



#define STAT_RX_BAD_FCS_LSB_OFFSET 0x06C0

// DISC:
#define STAT_RX_BAD_FCS_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BAD_FCS_LSB_ACCESS XLNX_RO 
#define STAT_RX_BAD_FCS_LSB_SHIFT 0

#define STAT_RX_BAD_FCS_MSB_OFFSET 0x06C4

// DISC:
#define STAT_RX_BAD_FCS_MSB_MASK 0x0000FFFF
#define STAT_RX_BAD_FCS_MSB_ACCESS XLNX_RO 
#define STAT_RX_BAD_FCS_MSB_SHIFT 0



#define STAT_RX_PACKET_BAD_FCS_LSB_OFFSET 0x06C8

// DISC:
#define STAT_RX_PACKET_BAD_FCS_LSB_MASK 0xFFFFFFFF
#define STAT_RX_PACKET_BAD_FCS_LSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_BAD_FCS_LSB_SHIFT 0

#define STAT_RX_PACKET_BAD_FCS_MSB_OFFSET 0x06CC

// DISC:
#define STAT_RX_PACKET_BAD_FCS_MSB_MASK 0x0000FFFF
#define STAT_RX_PACKET_BAD_FCS_MSB_ACCESS XLNX_RO 
#define STAT_RX_PACKET_BAD_FCS_MSB_SHIFT 0



#define STAT_RX_STOMPED_FCS_LSB_OFFSET 0x06D0

// DISC:
#define STAT_RX_STOMPED_FCS_LSB_MASK 0xFFFFFFFF
#define STAT_RX_STOMPED_FCS_LSB_ACCESS XLNX_RO 
#define STAT_RX_STOMPED_FCS_LSB_SHIFT 0

#define STAT_RX_STOMPED_FCS_MSB_OFFSET 0x06D4

// DISC:
#define STAT_RX_STOMPED_FCS_MSB_MASK 0x0000FFFF
#define STAT_RX_STOMPED_FCS_MSB_ACCESS XLNX_RO 
#define STAT_RX_STOMPED_FCS_MSB_SHIFT 0



#define STAT_RX_UNICAST_LSB_OFFSET 0x06D8

// DISC:
#define STAT_RX_UNICAST_LSB_MASK 0xFFFFFFFF
#define STAT_RX_UNICAST_LSB_ACCESS XLNX_RO 
#define STAT_RX_UNICAST_LSB_SHIFT 0

#define STAT_RX_UNICAST_MSB_OFFSET 0x06DC

// DISC:
#define STAT_RX_UNICAST_MSB_MASK 0x0000FFFF
#define STAT_RX_UNICAST_MSB_ACCESS XLNX_RO 
#define STAT_RX_UNICAST_MSB_SHIFT 0



#define STAT_RX_MULTICAST_LSB_OFFSET 0x06E0

// DISC:
#define STAT_RX_MULTICAST_LSB_MASK 0xFFFFFFFF
#define STAT_RX_MULTICAST_LSB_ACCESS XLNX_RO 
#define STAT_RX_MULTICAST_LSB_SHIFT 0

#define STAT_RX_MULTICAST_MSB_OFFSET 0x06E4

// DISC:
#define STAT_RX_MULTICAST_MSB_MASK 0x0000FFFF
#define STAT_RX_MULTICAST_MSB_ACCESS XLNX_RO 
#define STAT_RX_MULTICAST_MSB_SHIFT 0



#define STAT_RX_BROADCAST_LSB_OFFSET 0x06E8

// DISC:
#define STAT_RX_BROADCAST_LSB_MASK 0xFFFFFFFF
#define STAT_RX_BROADCAST_LSB_ACCESS XLNX_RO 
#define STAT_RX_BROADCAST_LSB_SHIFT 0

#define STAT_RX_BROADCAST_MSB_OFFSET 0x06EC

// DISC:
#define STAT_RX_BROADCAST_MSB_MASK 0x0000FFFF
#define STAT_RX_BROADCAST_MSB_ACCESS XLNX_RO 
#define STAT_RX_BROADCAST_MSB_SHIFT 0



#define STAT_RX_VLAN_LSB_OFFSET 0x06F0

// DISC:
#define STAT_RX_VLAN_LSB_MASK 0xFFFFFFFF
#define STAT_RX_VLAN_LSB_ACCESS XLNX_RO 
#define STAT_RX_VLAN_LSB_SHIFT 0

#define STAT_RX_VLAN_MSB_OFFSET 0x06F4

// DISC:
#define STAT_RX_VLAN_MSB_MASK 0x0000FFFF
#define STAT_RX_VLAN_MSB_ACCESS XLNX_RO 
#define STAT_RX_VLAN_MSB_SHIFT 0



#define STAT_RX_PAUSE_LSB_OFFSET 0x06F8

// DISC:
#define STAT_RX_PAUSE_LSB_MASK 0xFFFFFFFF
#define STAT_RX_PAUSE_LSB_ACCESS XLNX_RO 
#define STAT_RX_PAUSE_LSB_SHIFT 0

#define STAT_RX_PAUSE_MSB_OFFSET 0x06FC

// DISC:
#define STAT_RX_PAUSE_MSB_MASK 0x0000FFFF
#define STAT_RX_PAUSE_MSB_ACCESS XLNX_RO 
#define STAT_RX_PAUSE_MSB_SHIFT 0



#define STAT_RX_USER_PAUSE_LSB_OFFSET 0x0700

// DISC:
#define STAT_RX_USER_PAUSE_LSB_MASK 0xFFFFFFFF
#define STAT_RX_USER_PAUSE_LSB_ACCESS XLNX_RO 
#define STAT_RX_USER_PAUSE_LSB_SHIFT 0

#define STAT_RX_USER_PAUSE_MSB_OFFSET 0x0704

// DISC:
#define STAT_RX_USER_PAUSE_MSB_MASK 0x0000FFFF
#define STAT_RX_USER_PAUSE_MSB_ACCESS XLNX_RO 
#define STAT_RX_USER_PAUSE_MSB_SHIFT 0



#define STAT_RX_INRANGEERR_LSB_OFFSET 0x0708

// DISC:
#define STAT_RX_INRANGEERR_LSB_MASK 0xFFFFFFFF
#define STAT_RX_INRANGEERR_LSB_ACCESS XLNX_RO 
#define STAT_RX_INRANGEERR_LSB_SHIFT 0

#define STAT_RX_INRANGEERR_MSB_OFFSET 0x070C

// DISC:
#define STAT_RX_INRANGEERR_MSB_MASK 0x0000FFFF
#define STAT_RX_INRANGEERR_MSB_ACCESS XLNX_RO 
#define STAT_RX_INRANGEERR_MSB_SHIFT 0



#define STAT_RX_TRUNCATED_LSB_OFFSET 0x0710

// DISC:
#define STAT_RX_TRUNCATED_LSB_MASK 0xFFFFFFFF
#define STAT_RX_TRUNCATED_LSB_ACCESS XLNX_RO 
#define STAT_RX_TRUNCATED_LSB_SHIFT 0

#define STAT_RX_TRUNCATED_MSB_OFFSET 0x0714

// DISC:
#define STAT_RX_TRUNCATED_MSB_MASK 0x0000FFFF
#define STAT_RX_TRUNCATED_MSB_ACCESS XLNX_RO 
#define STAT_RX_TRUNCATED_MSB_SHIFT 0



#define STAT_OTN_TX_JABBER_LSB_OFFSET 0x0718

// DISC:
#define STAT_OTN_TX_JABBER_LSB_MASK 0xFFFFFFFF
#define STAT_OTN_TX_JABBER_LSB_ACCESS XLNX_RO 
#define STAT_OTN_TX_JABBER_LSB_SHIFT 0

#define STAT_OTN_TX_JABBER_MSB_OFFSET 0x071C

// DISC:
#define STAT_OTN_TX_JABBER_MSB_MASK 0x0000FFFF
#define STAT_OTN_TX_JABBER_MSB_ACCESS XLNX_RO 
#define STAT_OTN_TX_JABBER_MSB_SHIFT 0



#define STAT_OTN_TX_OVERSIZE_LSB_OFFSET 0x0720

// DISC:
#define STAT_OTN_TX_OVERSIZE_LSB_MASK 0xFFFFFFFF
#define STAT_OTN_TX_OVERSIZE_LSB_ACCESS XLNX_RO 
#define STAT_OTN_TX_OVERSIZE_LSB_SHIFT 0

#define STAT_OTN_TX_OVERSIZE_MSB_OFFSET 0x0724

// DISC:
#define STAT_OTN_TX_OVERSIZE_MSB_MASK 0x0000FFFF
#define STAT_OTN_TX_OVERSIZE_MSB_ACCESS XLNX_RO 
#define STAT_OTN_TX_OVERSIZE_MSB_SHIFT 0



#define STAT_OTN_TX_UNDERSIZE_LSB_OFFSET 0x0728

// DISC:
#define STAT_OTN_TX_UNDERSIZE_LSB_MASK 0xFFFFFFFF
#define STAT_OTN_TX_UNDERSIZE_LSB_ACCESS XLNX_RO 
#define STAT_OTN_TX_UNDERSIZE_LSB_SHIFT 0

#define STAT_OTN_TX_UNDERSIZE_MSB_OFFSET 0x072C

// DISC:
#define STAT_OTN_TX_UNDERSIZE_MSB_MASK 0x0000FFFF
#define STAT_OTN_TX_UNDERSIZE_MSB_ACCESS XLNX_RO 
#define STAT_OTN_TX_UNDERSIZE_MSB_SHIFT 0



#define STAT_OTN_TX_TOOLONG_LSB_OFFSET 0x0730

// DISC:
#define STAT_OTN_TX_TOOLONG_LSB_MASK 0xFFFFFFFF
#define STAT_OTN_TX_TOOLONG_LSB_ACCESS XLNX_RO 
#define STAT_OTN_TX_TOOLONG_LSB_SHIFT 0

#define STAT_OTN_TX_TOOLONG_MSB_OFFSET 0x0734

// DISC:
#define STAT_OTN_TX_TOOLONG_MSB_MASK 0x0000FFFF
#define STAT_OTN_TX_TOOLONG_MSB_ACCESS XLNX_RO 
#define STAT_OTN_TX_TOOLONG_MSB_SHIFT 0



#define STAT_OTN_TX_FRAGMENT_LSB_OFFSET 0x0738

// DISC:
#define STAT_OTN_TX_FRAGMENT_LSB_MASK 0xFFFFFFFF
#define STAT_OTN_TX_FRAGMENT_LSB_ACCESS XLNX_RO 
#define STAT_OTN_TX_FRAGMENT_LSB_SHIFT 0

#define STAT_OTN_TX_FRAGMENT_MSB_OFFSET 0x073C

// DISC:
#define STAT_OTN_TX_FRAGMENT_MSB_MASK 0x0000FFFF
#define STAT_OTN_TX_FRAGMENT_MSB_ACCESS XLNX_RO 
#define STAT_OTN_TX_FRAGMENT_MSB_SHIFT 0



#define STAT_OTN_TX_PACKET_BAD_FCS_LSB_OFFSET 0x0740

// DISC:
#define STAT_OTN_TX_PACKET_BAD_FCS_LSB_MASK 0xFFFFFFFF
#define STAT_OTN_TX_PACKET_BAD_FCS_LSB_ACCESS XLNX_RO 
#define STAT_OTN_TX_PACKET_BAD_FCS_LSB_SHIFT 0

#define STAT_OTN_TX_PACKET_BAD_FCS_MSB_OFFSET 0x0744

// DISC:
#define STAT_OTN_TX_PACKET_BAD_FCS_MSB_MASK 0x0000FFFF
#define STAT_OTN_TX_PACKET_BAD_FCS_MSB_ACCESS XLNX_RO 
#define STAT_OTN_TX_PACKET_BAD_FCS_MSB_SHIFT 0



#define STAT_OTN_TX_STOMPED_FCS_LSB_OFFSET 0x0748

// DISC:
#define STAT_OTN_TX_STOMPED_FCS_LSB_MASK 0xFFFFFFFF
#define STAT_OTN_TX_STOMPED_FCS_LSB_ACCESS XLNX_RO 
#define STAT_OTN_TX_STOMPED_FCS_LSB_SHIFT 0

#define STAT_OTN_TX_STOMPED_FCS_MSB_OFFSET 0x074C

// DISC:
#define STAT_OTN_TX_STOMPED_FCS_MSB_MASK 0x0000FFFF
#define STAT_OTN_TX_STOMPED_FCS_MSB_ACCESS XLNX_RO 
#define STAT_OTN_TX_STOMPED_FCS_MSB_SHIFT 0



#define STAT_OTN_TX_BAD_CODE_LSB_OFFSET 0x0750

// DISC:
#define STAT_OTN_TX_BAD_CODE_LSB_MASK 0xFFFFFFFF
#define STAT_OTN_TX_BAD_CODE_LSB_ACCESS XLNX_RO 
#define STAT_OTN_TX_BAD_CODE_LSB_SHIFT 0

#define STAT_OTN_TX_BAD_CODE_MSB_OFFSET 0x0754

// DISC:
#define STAT_OTN_TX_BAD_CODE_MSB_MASK 0x0000FFFF
#define STAT_OTN_TX_BAD_CODE_MSB_ACCESS XLNX_RO 
#define STAT_OTN_TX_BAD_CODE_MSB_SHIFT 0



#define STAT_RX_RSFEC_CORRECTED_CW_INC_LSB_OFFSET 0x1008

// DISC: 
#define STAT_RX_RSFEC_CORRECTED_CW_INC_LSB_MASK 0xFFFFFFFF
#define STAT_RX_RSFEC_CORRECTED_CW_INC_LSB_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_CORRECTED_CW_INC_LSB_SHIFT 0

#define STAT_RX_RSFEC_CORRECTED_CW_INC_MSB_OFFSET 0x100C

// DISC: 
#define STAT_RX_RSFEC_CORRECTED_CW_INC_MSB_MASK 0x0000FFFF
#define STAT_RX_RSFEC_CORRECTED_CW_INC_MSB_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_CORRECTED_CW_INC_MSB_SHIFT 0



#define STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB_OFFSET 0x1010

// DISC: 
#define STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB_MASK 0xFFFFFFFF
#define STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB_SHIFT 0

#define STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB_OFFSET 0x1014

// DISC: 
#define STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB_MASK 0x0000FFFF
#define STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB_SHIFT 0



#define STAT_RX_RSFEC_ERR_COUNT0_INC_LSB_OFFSET 0x101C

// DISC: 
#define STAT_RX_RSFEC_ERR_COUNT0_INC_LSB_MASK 0xFFFFFFFF
#define STAT_RX_RSFEC_ERR_COUNT0_INC_LSB_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_ERR_COUNT0_INC_LSB_SHIFT 0

#define STAT_RX_RSFEC_ERR_COUNT0_INC_MSB_OFFSET 0x1020

// DISC: 
#define STAT_RX_RSFEC_ERR_COUNT0_INC_MSB_MASK 0x0000FFFF
#define STAT_RX_RSFEC_ERR_COUNT0_INC_MSB_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_ERR_COUNT0_INC_MSB_SHIFT 0



#define STAT_RX_RSFEC_ERR_COUNT1_INC_LSB_OFFSET 0x1024

// DISC: 
#define STAT_RX_RSFEC_ERR_COUNT1_INC_LSB_MASK 0xFFFFFFFF
#define STAT_RX_RSFEC_ERR_COUNT1_INC_LSB_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_ERR_COUNT1_INC_LSB_SHIFT 0

#define STAT_RX_RSFEC_ERR_COUNT1_INC_MSB_OFFSET 0x1028

// DISC: 
#define STAT_RX_RSFEC_ERR_COUNT1_INC_MSB_MASK 0x0000FFFF
#define STAT_RX_RSFEC_ERR_COUNT1_INC_MSB_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_ERR_COUNT1_INC_MSB_SHIFT 0



#define STAT_RX_RSFEC_ERR_COUNT2_INC_LSB_OFFSET 0x102C

// DISC: 
#define STAT_RX_RSFEC_ERR_COUNT2_INC_LSB_MASK 0xFFFFFFFF
#define STAT_RX_RSFEC_ERR_COUNT2_INC_LSB_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_ERR_COUNT2_INC_LSB_SHIFT 0

#define STAT_RX_RSFEC_ERR_COUNT2_INC_MSB_OFFSET 0x1030

// DISC: 
#define STAT_RX_RSFEC_ERR_COUNT2_INC_MSB_MASK 0x0000FFFF
#define STAT_RX_RSFEC_ERR_COUNT2_INC_MSB_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_ERR_COUNT2_INC_MSB_SHIFT 0



#define STAT_RX_RSFEC_ERR_COUNT3_INC_LSB_OFFSET 0x1034

// DISC: 
#define STAT_RX_RSFEC_ERR_COUNT3_INC_LSB_MASK 0xFFFFFFFF
#define STAT_RX_RSFEC_ERR_COUNT3_INC_LSB_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_ERR_COUNT3_INC_LSB_SHIFT 0

#define STAT_RX_RSFEC_ERR_COUNT3_INC_MSB_OFFSET 0x1038

// DISC: 
#define STAT_RX_RSFEC_ERR_COUNT3_INC_MSB_MASK 0x0000FFFF
#define STAT_RX_RSFEC_ERR_COUNT3_INC_MSB_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_ERR_COUNT3_INC_MSB_SHIFT 0



#define STAT_RX_RSFEC_CW_INC_LSB_OFFSET 0x103C

// DISC: 
#define STAT_RX_RSFEC_CW_INC_LSB_MASK 0xFFFFFFFF
#define STAT_RX_RSFEC_CW_INC_LSB_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_CW_INC_LSB_SHIFT 0

#define STAT_RX_RSFEC_CW_INC_MSB_OFFSET 0x1040

// DISC: 
#define STAT_RX_RSFEC_CW_INC_MSB_MASK 0x0000FFFF
#define STAT_RX_RSFEC_CW_INC_MSB_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_CW_INC_MSB_SHIFT 0
