\hypertarget{group___i_r_d_a___interrupt__definition}{}\section{I\+R\+DA Interrupt Definitions}
\label{group___i_r_d_a___interrupt__definition}\index{I\+R\+D\+A Interrupt Definitions@{I\+R\+D\+A Interrupt Definitions}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries I\+R\+D\+A\+\_\+\+I\+T\+\_\+\+PE}~((uint32\+\_\+t)(I\+R\+D\+A\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+E\+IE}))\hypertarget{group___i_r_d_a___interrupt__definition_ga1d2b4b601ece8f1ab0b2542412bb2533}{}\label{group___i_r_d_a___interrupt__definition_ga1d2b4b601ece8f1ab0b2542412bb2533}

\item 
\#define {\bfseries I\+R\+D\+A\+\_\+\+I\+T\+\_\+\+T\+XE}~((uint32\+\_\+t)(I\+R\+D\+A\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+X\+E\+IE}))\hypertarget{group___i_r_d_a___interrupt__definition_ga5e81e9fd3d52bafcf21281c10d2ca257}{}\label{group___i_r_d_a___interrupt__definition_ga5e81e9fd3d52bafcf21281c10d2ca257}

\item 
\#define {\bfseries I\+R\+D\+A\+\_\+\+I\+T\+\_\+\+TC}~((uint32\+\_\+t)(I\+R\+D\+A\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+C\+IE}))\hypertarget{group___i_r_d_a___interrupt__definition_gadd3e4b796b67db171ca04c5297d4e667}{}\label{group___i_r_d_a___interrupt__definition_gadd3e4b796b67db171ca04c5297d4e667}

\item 
\#define {\bfseries I\+R\+D\+A\+\_\+\+I\+T\+\_\+\+R\+X\+NE}~((uint32\+\_\+t)(I\+R\+D\+A\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+X\+N\+E\+IE}))\hypertarget{group___i_r_d_a___interrupt__definition_ga8f2de9c6c3cccfb2de0277ce10f23b13}{}\label{group___i_r_d_a___interrupt__definition_ga8f2de9c6c3cccfb2de0277ce10f23b13}

\item 
\#define {\bfseries I\+R\+D\+A\+\_\+\+I\+T\+\_\+\+I\+D\+LE}~((uint32\+\_\+t)(I\+R\+D\+A\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+I\+D\+L\+E\+IE}))\hypertarget{group___i_r_d_a___interrupt__definition_ga32dfb69029c5576d82feb59129d11000}{}\label{group___i_r_d_a___interrupt__definition_ga32dfb69029c5576d82feb59129d11000}

\item 
\#define {\bfseries I\+R\+D\+A\+\_\+\+I\+T\+\_\+\+L\+BD}~((uint32\+\_\+t)(I\+R\+D\+A\+\_\+\+C\+R2\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+D\+IE}))\hypertarget{group___i_r_d_a___interrupt__definition_ga2d08dacfa9795cec98fa67f91a29ba53}{}\label{group___i_r_d_a___interrupt__definition_ga2d08dacfa9795cec98fa67f91a29ba53}

\item 
\#define {\bfseries I\+R\+D\+A\+\_\+\+I\+T\+\_\+\+C\+TS}~((uint32\+\_\+t)(I\+R\+D\+A\+\_\+\+C\+R3\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+S\+IE}))\hypertarget{group___i_r_d_a___interrupt__definition_gaf74d3cd0cf4b22c53718a267ae9a1174}{}\label{group___i_r_d_a___interrupt__definition_gaf74d3cd0cf4b22c53718a267ae9a1174}

\item 
\#define {\bfseries I\+R\+D\+A\+\_\+\+I\+T\+\_\+\+E\+RR}~((uint32\+\_\+t)(I\+R\+D\+A\+\_\+\+C\+R3\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+E\+IE}))\hypertarget{group___i_r_d_a___interrupt__definition_ga5649210cc5343a80483178849a11ac66}{}\label{group___i_r_d_a___interrupt__definition_ga5649210cc5343a80483178849a11ac66}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
Elements values convention\+: 0x\+Y000\+X\+X\+XX
\begin{DoxyItemize}
\item X\+X\+XX \+: Interrupt mask in the XX register
\item Y \+: Interrupt source register (2bits)
\begin{DoxyItemize}
\item 01\+: C\+R1 register
\item 10\+: C\+R2 register
\item 11\+: C\+R3 register 
\end{DoxyItemize}
\end{DoxyItemize}