// Seed: 3473236054
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3.id_2 = 1;
  wire id_7;
  wor  id_8;
  always #1 $display(id_8 - id_8);
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    input wor id_2,
    input supply0 id_3,
    output wand id_4,
    output uwire id_5,
    input supply0 id_6,
    input wire id_7,
    output tri1 id_8,
    output supply1 id_9,
    output tri1 id_10
);
  wire  id_12;
  uwire id_13 = id_2 == 1;
  module_0(
      id_12, id_12, id_13, id_13, id_12, id_13
  );
  wire id_14, id_15, id_16;
endmodule
