
GOD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003694  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800386c  0800386c  0001386c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003924  08003924  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003924  08003924  00013924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800392c  0800392c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800392c  0800392c  0001392c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003930  08003930  00013930  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003934  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  20000070  080039a4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001a4  080039a4  000201a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011605  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002112  00000000  00000000  000316a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c10  00000000  00000000  000337b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b48  00000000  00000000  000343c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e2dd  00000000  00000000  00034f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e435  00000000  00000000  000531ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba4d0  00000000  00000000  00061622  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011baf2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003788  00000000  00000000  0011bb48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000070 	.word	0x20000070
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003854 	.word	0x08003854

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000074 	.word	0x20000074
 8000214:	08003854 	.word	0x08003854

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b96e 	b.w	800050c <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	468c      	mov	ip, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	f040 8083 	bne.w	800035e <__udivmoddi4+0x116>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d947      	bls.n	80002ee <__udivmoddi4+0xa6>
 800025e:	fab2 f282 	clz	r2, r2
 8000262:	b142      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000264:	f1c2 0020 	rsb	r0, r2, #32
 8000268:	fa24 f000 	lsr.w	r0, r4, r0
 800026c:	4091      	lsls	r1, r2
 800026e:	4097      	lsls	r7, r2
 8000270:	ea40 0c01 	orr.w	ip, r0, r1
 8000274:	4094      	lsls	r4, r2
 8000276:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800027a:	0c23      	lsrs	r3, r4, #16
 800027c:	fbbc f6f8 	udiv	r6, ip, r8
 8000280:	fa1f fe87 	uxth.w	lr, r7
 8000284:	fb08 c116 	mls	r1, r8, r6, ip
 8000288:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028c:	fb06 f10e 	mul.w	r1, r6, lr
 8000290:	4299      	cmp	r1, r3
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x60>
 8000294:	18fb      	adds	r3, r7, r3
 8000296:	f106 30ff 	add.w	r0, r6, #4294967295
 800029a:	f080 8119 	bcs.w	80004d0 <__udivmoddi4+0x288>
 800029e:	4299      	cmp	r1, r3
 80002a0:	f240 8116 	bls.w	80004d0 <__udivmoddi4+0x288>
 80002a4:	3e02      	subs	r6, #2
 80002a6:	443b      	add	r3, r7
 80002a8:	1a5b      	subs	r3, r3, r1
 80002aa:	b2a4      	uxth	r4, r4
 80002ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b0:	fb08 3310 	mls	r3, r8, r0, r3
 80002b4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80002bc:	45a6      	cmp	lr, r4
 80002be:	d909      	bls.n	80002d4 <__udivmoddi4+0x8c>
 80002c0:	193c      	adds	r4, r7, r4
 80002c2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c6:	f080 8105 	bcs.w	80004d4 <__udivmoddi4+0x28c>
 80002ca:	45a6      	cmp	lr, r4
 80002cc:	f240 8102 	bls.w	80004d4 <__udivmoddi4+0x28c>
 80002d0:	3802      	subs	r0, #2
 80002d2:	443c      	add	r4, r7
 80002d4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d8:	eba4 040e 	sub.w	r4, r4, lr
 80002dc:	2600      	movs	r6, #0
 80002de:	b11d      	cbz	r5, 80002e8 <__udivmoddi4+0xa0>
 80002e0:	40d4      	lsrs	r4, r2
 80002e2:	2300      	movs	r3, #0
 80002e4:	e9c5 4300 	strd	r4, r3, [r5]
 80002e8:	4631      	mov	r1, r6
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	b902      	cbnz	r2, 80002f2 <__udivmoddi4+0xaa>
 80002f0:	deff      	udf	#255	; 0xff
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d150      	bne.n	800039c <__udivmoddi4+0x154>
 80002fa:	1bcb      	subs	r3, r1, r7
 80002fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000300:	fa1f f887 	uxth.w	r8, r7
 8000304:	2601      	movs	r6, #1
 8000306:	fbb3 fcfe 	udiv	ip, r3, lr
 800030a:	0c21      	lsrs	r1, r4, #16
 800030c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000310:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000314:	fb08 f30c 	mul.w	r3, r8, ip
 8000318:	428b      	cmp	r3, r1
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0xe4>
 800031c:	1879      	adds	r1, r7, r1
 800031e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0xe2>
 8000324:	428b      	cmp	r3, r1
 8000326:	f200 80e9 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 800032a:	4684      	mov	ip, r0
 800032c:	1ac9      	subs	r1, r1, r3
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb1 f0fe 	udiv	r0, r1, lr
 8000334:	fb0e 1110 	mls	r1, lr, r0, r1
 8000338:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800033c:	fb08 f800 	mul.w	r8, r8, r0
 8000340:	45a0      	cmp	r8, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x10c>
 8000344:	193c      	adds	r4, r7, r4
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x10a>
 800034c:	45a0      	cmp	r8, r4
 800034e:	f200 80d9 	bhi.w	8000504 <__udivmoddi4+0x2bc>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 0408 	sub.w	r4, r4, r8
 8000358:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800035c:	e7bf      	b.n	80002de <__udivmoddi4+0x96>
 800035e:	428b      	cmp	r3, r1
 8000360:	d909      	bls.n	8000376 <__udivmoddi4+0x12e>
 8000362:	2d00      	cmp	r5, #0
 8000364:	f000 80b1 	beq.w	80004ca <__udivmoddi4+0x282>
 8000368:	2600      	movs	r6, #0
 800036a:	e9c5 0100 	strd	r0, r1, [r5]
 800036e:	4630      	mov	r0, r6
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	fab3 f683 	clz	r6, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d14a      	bne.n	8000414 <__udivmoddi4+0x1cc>
 800037e:	428b      	cmp	r3, r1
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0x140>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 80b8 	bhi.w	80004f8 <__udivmoddi4+0x2b0>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb61 0103 	sbc.w	r1, r1, r3
 800038e:	2001      	movs	r0, #1
 8000390:	468c      	mov	ip, r1
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0a8      	beq.n	80002e8 <__udivmoddi4+0xa0>
 8000396:	e9c5 4c00 	strd	r4, ip, [r5]
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0xa0>
 800039c:	f1c2 0320 	rsb	r3, r2, #32
 80003a0:	fa20 f603 	lsr.w	r6, r0, r3
 80003a4:	4097      	lsls	r7, r2
 80003a6:	fa01 f002 	lsl.w	r0, r1, r2
 80003aa:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003ae:	40d9      	lsrs	r1, r3
 80003b0:	4330      	orrs	r0, r6
 80003b2:	0c03      	lsrs	r3, r0, #16
 80003b4:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b8:	fa1f f887 	uxth.w	r8, r7
 80003bc:	fb0e 1116 	mls	r1, lr, r6, r1
 80003c0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003c4:	fb06 f108 	mul.w	r1, r6, r8
 80003c8:	4299      	cmp	r1, r3
 80003ca:	fa04 f402 	lsl.w	r4, r4, r2
 80003ce:	d909      	bls.n	80003e4 <__udivmoddi4+0x19c>
 80003d0:	18fb      	adds	r3, r7, r3
 80003d2:	f106 3cff 	add.w	ip, r6, #4294967295
 80003d6:	f080 808d 	bcs.w	80004f4 <__udivmoddi4+0x2ac>
 80003da:	4299      	cmp	r1, r3
 80003dc:	f240 808a 	bls.w	80004f4 <__udivmoddi4+0x2ac>
 80003e0:	3e02      	subs	r6, #2
 80003e2:	443b      	add	r3, r7
 80003e4:	1a5b      	subs	r3, r3, r1
 80003e6:	b281      	uxth	r1, r0
 80003e8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ec:	fb0e 3310 	mls	r3, lr, r0, r3
 80003f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003f4:	fb00 f308 	mul.w	r3, r0, r8
 80003f8:	428b      	cmp	r3, r1
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x1c4>
 80003fc:	1879      	adds	r1, r7, r1
 80003fe:	f100 3cff 	add.w	ip, r0, #4294967295
 8000402:	d273      	bcs.n	80004ec <__udivmoddi4+0x2a4>
 8000404:	428b      	cmp	r3, r1
 8000406:	d971      	bls.n	80004ec <__udivmoddi4+0x2a4>
 8000408:	3802      	subs	r0, #2
 800040a:	4439      	add	r1, r7
 800040c:	1acb      	subs	r3, r1, r3
 800040e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000412:	e778      	b.n	8000306 <__udivmoddi4+0xbe>
 8000414:	f1c6 0c20 	rsb	ip, r6, #32
 8000418:	fa03 f406 	lsl.w	r4, r3, r6
 800041c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000420:	431c      	orrs	r4, r3
 8000422:	fa20 f70c 	lsr.w	r7, r0, ip
 8000426:	fa01 f306 	lsl.w	r3, r1, r6
 800042a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800042e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000432:	431f      	orrs	r7, r3
 8000434:	0c3b      	lsrs	r3, r7, #16
 8000436:	fbb1 f9fe 	udiv	r9, r1, lr
 800043a:	fa1f f884 	uxth.w	r8, r4
 800043e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000442:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000446:	fb09 fa08 	mul.w	sl, r9, r8
 800044a:	458a      	cmp	sl, r1
 800044c:	fa02 f206 	lsl.w	r2, r2, r6
 8000450:	fa00 f306 	lsl.w	r3, r0, r6
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x220>
 8000456:	1861      	adds	r1, r4, r1
 8000458:	f109 30ff 	add.w	r0, r9, #4294967295
 800045c:	d248      	bcs.n	80004f0 <__udivmoddi4+0x2a8>
 800045e:	458a      	cmp	sl, r1
 8000460:	d946      	bls.n	80004f0 <__udivmoddi4+0x2a8>
 8000462:	f1a9 0902 	sub.w	r9, r9, #2
 8000466:	4421      	add	r1, r4
 8000468:	eba1 010a 	sub.w	r1, r1, sl
 800046c:	b2bf      	uxth	r7, r7
 800046e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000472:	fb0e 1110 	mls	r1, lr, r0, r1
 8000476:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800047a:	fb00 f808 	mul.w	r8, r0, r8
 800047e:	45b8      	cmp	r8, r7
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x24a>
 8000482:	19e7      	adds	r7, r4, r7
 8000484:	f100 31ff 	add.w	r1, r0, #4294967295
 8000488:	d22e      	bcs.n	80004e8 <__udivmoddi4+0x2a0>
 800048a:	45b8      	cmp	r8, r7
 800048c:	d92c      	bls.n	80004e8 <__udivmoddi4+0x2a0>
 800048e:	3802      	subs	r0, #2
 8000490:	4427      	add	r7, r4
 8000492:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000496:	eba7 0708 	sub.w	r7, r7, r8
 800049a:	fba0 8902 	umull	r8, r9, r0, r2
 800049e:	454f      	cmp	r7, r9
 80004a0:	46c6      	mov	lr, r8
 80004a2:	4649      	mov	r1, r9
 80004a4:	d31a      	bcc.n	80004dc <__udivmoddi4+0x294>
 80004a6:	d017      	beq.n	80004d8 <__udivmoddi4+0x290>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x27a>
 80004aa:	ebb3 020e 	subs.w	r2, r3, lr
 80004ae:	eb67 0701 	sbc.w	r7, r7, r1
 80004b2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004b6:	40f2      	lsrs	r2, r6
 80004b8:	ea4c 0202 	orr.w	r2, ip, r2
 80004bc:	40f7      	lsrs	r7, r6
 80004be:	e9c5 2700 	strd	r2, r7, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	462e      	mov	r6, r5
 80004cc:	4628      	mov	r0, r5
 80004ce:	e70b      	b.n	80002e8 <__udivmoddi4+0xa0>
 80004d0:	4606      	mov	r6, r0
 80004d2:	e6e9      	b.n	80002a8 <__udivmoddi4+0x60>
 80004d4:	4618      	mov	r0, r3
 80004d6:	e6fd      	b.n	80002d4 <__udivmoddi4+0x8c>
 80004d8:	4543      	cmp	r3, r8
 80004da:	d2e5      	bcs.n	80004a8 <__udivmoddi4+0x260>
 80004dc:	ebb8 0e02 	subs.w	lr, r8, r2
 80004e0:	eb69 0104 	sbc.w	r1, r9, r4
 80004e4:	3801      	subs	r0, #1
 80004e6:	e7df      	b.n	80004a8 <__udivmoddi4+0x260>
 80004e8:	4608      	mov	r0, r1
 80004ea:	e7d2      	b.n	8000492 <__udivmoddi4+0x24a>
 80004ec:	4660      	mov	r0, ip
 80004ee:	e78d      	b.n	800040c <__udivmoddi4+0x1c4>
 80004f0:	4681      	mov	r9, r0
 80004f2:	e7b9      	b.n	8000468 <__udivmoddi4+0x220>
 80004f4:	4666      	mov	r6, ip
 80004f6:	e775      	b.n	80003e4 <__udivmoddi4+0x19c>
 80004f8:	4630      	mov	r0, r6
 80004fa:	e74a      	b.n	8000392 <__udivmoddi4+0x14a>
 80004fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000500:	4439      	add	r1, r7
 8000502:	e713      	b.n	800032c <__udivmoddi4+0xe4>
 8000504:	3802      	subs	r0, #2
 8000506:	443c      	add	r4, r7
 8000508:	e724      	b.n	8000354 <__udivmoddi4+0x10c>
 800050a:	bf00      	nop

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000514:	f000 fab3 	bl	8000a7e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000518:	f000 f80c 	bl	8000534 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800051c:	f000 f8d0 	bl	80006c0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000520:	f000 f882 	bl	8000628 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000524:	f000 f846 	bl	80005b4 <MX_SPI1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  printf("Hello from STM32!\r\n");
 8000528:	4801      	ldr	r0, [pc, #4]	; (8000530 <main+0x20>)
 800052a:	f002 fd3b 	bl	8002fa4 <puts>
 800052e:	e7fb      	b.n	8000528 <main+0x18>
 8000530:	0800386c 	.word	0x0800386c

08000534 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b094      	sub	sp, #80	; 0x50
 8000538:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800053a:	f107 0318 	add.w	r3, r7, #24
 800053e:	2238      	movs	r2, #56	; 0x38
 8000540:	2100      	movs	r1, #0
 8000542:	4618      	mov	r0, r3
 8000544:	f002 fcb8 	bl	8002eb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000548:	1d3b      	adds	r3, r7, #4
 800054a:	2200      	movs	r2, #0
 800054c:	601a      	str	r2, [r3, #0]
 800054e:	605a      	str	r2, [r3, #4]
 8000550:	609a      	str	r2, [r3, #8]
 8000552:	60da      	str	r2, [r3, #12]
 8000554:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000556:	f44f 7000 	mov.w	r0, #512	; 0x200
 800055a:	f000 fd67 	bl	800102c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800055e:	2302      	movs	r3, #2
 8000560:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000562:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000566:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000568:	2340      	movs	r3, #64	; 0x40
 800056a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800056c:	2300      	movs	r3, #0
 800056e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000570:	f107 0318 	add.w	r3, r7, #24
 8000574:	4618      	mov	r0, r3
 8000576:	f000 fe0d 	bl	8001194 <HAL_RCC_OscConfig>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d001      	beq.n	8000584 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000580:	f000 f8cc 	bl	800071c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000584:	230f      	movs	r3, #15
 8000586:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000588:	2301      	movs	r3, #1
 800058a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800058c:	2300      	movs	r3, #0
 800058e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000590:	2300      	movs	r3, #0
 8000592:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000594:	2300      	movs	r3, #0
 8000596:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000598:	1d3b      	adds	r3, r7, #4
 800059a:	2100      	movs	r1, #0
 800059c:	4618      	mov	r0, r3
 800059e:	f001 f90d 	bl	80017bc <HAL_RCC_ClockConfig>
 80005a2:	4603      	mov	r3, r0
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d001      	beq.n	80005ac <SystemClock_Config+0x78>
  {
    Error_Handler();
 80005a8:	f000 f8b8 	bl	800071c <Error_Handler>
  }
}
 80005ac:	bf00      	nop
 80005ae:	3750      	adds	r7, #80	; 0x50
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}

080005b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80005b8:	4b19      	ldr	r3, [pc, #100]	; (8000620 <MX_SPI1_Init+0x6c>)
 80005ba:	4a1a      	ldr	r2, [pc, #104]	; (8000624 <MX_SPI1_Init+0x70>)
 80005bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80005be:	4b18      	ldr	r3, [pc, #96]	; (8000620 <MX_SPI1_Init+0x6c>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80005c4:	4b16      	ldr	r3, [pc, #88]	; (8000620 <MX_SPI1_Init+0x6c>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80005ca:	4b15      	ldr	r3, [pc, #84]	; (8000620 <MX_SPI1_Init+0x6c>)
 80005cc:	f44f 7240 	mov.w	r2, #768	; 0x300
 80005d0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005d2:	4b13      	ldr	r3, [pc, #76]	; (8000620 <MX_SPI1_Init+0x6c>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005d8:	4b11      	ldr	r3, [pc, #68]	; (8000620 <MX_SPI1_Init+0x6c>)
 80005da:	2200      	movs	r2, #0
 80005dc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80005de:	4b10      	ldr	r3, [pc, #64]	; (8000620 <MX_SPI1_Init+0x6c>)
 80005e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80005e4:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005e6:	4b0e      	ldr	r3, [pc, #56]	; (8000620 <MX_SPI1_Init+0x6c>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80005ec:	4b0c      	ldr	r3, [pc, #48]	; (8000620 <MX_SPI1_Init+0x6c>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005f2:	4b0b      	ldr	r3, [pc, #44]	; (8000620 <MX_SPI1_Init+0x6c>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80005f8:	4b09      	ldr	r3, [pc, #36]	; (8000620 <MX_SPI1_Init+0x6c>)
 80005fa:	2207      	movs	r2, #7
 80005fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80005fe:	4b08      	ldr	r3, [pc, #32]	; (8000620 <MX_SPI1_Init+0x6c>)
 8000600:	2200      	movs	r2, #0
 8000602:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000604:	4b06      	ldr	r3, [pc, #24]	; (8000620 <MX_SPI1_Init+0x6c>)
 8000606:	2200      	movs	r2, #0
 8000608:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800060a:	4805      	ldr	r0, [pc, #20]	; (8000620 <MX_SPI1_Init+0x6c>)
 800060c:	f001 fce2 	bl	8001fd4 <HAL_SPI_Init>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <MX_SPI1_Init+0x66>
  {
    Error_Handler();
 8000616:	f000 f881 	bl	800071c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800061a:	bf00      	nop
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	20000098 	.word	0x20000098
 8000624:	40013000 	.word	0x40013000

08000628 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800062c:	4b22      	ldr	r3, [pc, #136]	; (80006b8 <MX_USART2_UART_Init+0x90>)
 800062e:	4a23      	ldr	r2, [pc, #140]	; (80006bc <MX_USART2_UART_Init+0x94>)
 8000630:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000632:	4b21      	ldr	r3, [pc, #132]	; (80006b8 <MX_USART2_UART_Init+0x90>)
 8000634:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000638:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800063a:	4b1f      	ldr	r3, [pc, #124]	; (80006b8 <MX_USART2_UART_Init+0x90>)
 800063c:	2200      	movs	r2, #0
 800063e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000640:	4b1d      	ldr	r3, [pc, #116]	; (80006b8 <MX_USART2_UART_Init+0x90>)
 8000642:	2200      	movs	r2, #0
 8000644:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000646:	4b1c      	ldr	r3, [pc, #112]	; (80006b8 <MX_USART2_UART_Init+0x90>)
 8000648:	2200      	movs	r2, #0
 800064a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800064c:	4b1a      	ldr	r3, [pc, #104]	; (80006b8 <MX_USART2_UART_Init+0x90>)
 800064e:	220c      	movs	r2, #12
 8000650:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000652:	4b19      	ldr	r3, [pc, #100]	; (80006b8 <MX_USART2_UART_Init+0x90>)
 8000654:	2200      	movs	r2, #0
 8000656:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000658:	4b17      	ldr	r3, [pc, #92]	; (80006b8 <MX_USART2_UART_Init+0x90>)
 800065a:	2200      	movs	r2, #0
 800065c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800065e:	4b16      	ldr	r3, [pc, #88]	; (80006b8 <MX_USART2_UART_Init+0x90>)
 8000660:	2200      	movs	r2, #0
 8000662:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000664:	4b14      	ldr	r3, [pc, #80]	; (80006b8 <MX_USART2_UART_Init+0x90>)
 8000666:	2200      	movs	r2, #0
 8000668:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800066a:	4b13      	ldr	r3, [pc, #76]	; (80006b8 <MX_USART2_UART_Init+0x90>)
 800066c:	2200      	movs	r2, #0
 800066e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000670:	4811      	ldr	r0, [pc, #68]	; (80006b8 <MX_USART2_UART_Init+0x90>)
 8000672:	f001 fd5a 	bl	800212a <HAL_UART_Init>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800067c:	f000 f84e 	bl	800071c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000680:	2100      	movs	r1, #0
 8000682:	480d      	ldr	r0, [pc, #52]	; (80006b8 <MX_USART2_UART_Init+0x90>)
 8000684:	f002 fb24 	bl	8002cd0 <HAL_UARTEx_SetTxFifoThreshold>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800068e:	f000 f845 	bl	800071c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000692:	2100      	movs	r1, #0
 8000694:	4808      	ldr	r0, [pc, #32]	; (80006b8 <MX_USART2_UART_Init+0x90>)
 8000696:	f002 fb59 	bl	8002d4c <HAL_UARTEx_SetRxFifoThreshold>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80006a0:	f000 f83c 	bl	800071c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80006a4:	4804      	ldr	r0, [pc, #16]	; (80006b8 <MX_USART2_UART_Init+0x90>)
 80006a6:	f002 fada 	bl	8002c5e <HAL_UARTEx_DisableFifoMode>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80006b0:	f000 f834 	bl	800071c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006b4:	bf00      	nop
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	200000fc 	.word	0x200000fc
 80006bc:	40004400 	.word	0x40004400

080006c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	b083      	sub	sp, #12
 80006c4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006c6:	4b09      	ldr	r3, [pc, #36]	; (80006ec <MX_GPIO_Init+0x2c>)
 80006c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006ca:	4a08      	ldr	r2, [pc, #32]	; (80006ec <MX_GPIO_Init+0x2c>)
 80006cc:	f043 0301 	orr.w	r3, r3, #1
 80006d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006d2:	4b06      	ldr	r3, [pc, #24]	; (80006ec <MX_GPIO_Init+0x2c>)
 80006d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006d6:	f003 0301 	and.w	r3, r3, #1
 80006da:	607b      	str	r3, [r7, #4]
 80006dc:	687b      	ldr	r3, [r7, #4]

}
 80006de:	bf00      	nop
 80006e0:	370c      	adds	r7, #12
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	40021000 	.word	0x40021000

080006f0 <_write>:
/* USER CODE BEGIN 4 */

extern UART_HandleTypeDef huart2;

int _write(int file, char *data, int len)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	60f8      	str	r0, [r7, #12]
 80006f8:	60b9      	str	r1, [r7, #8]
 80006fa:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)data, len, HAL_MAX_DELAY);
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	b29a      	uxth	r2, r3
 8000700:	f04f 33ff 	mov.w	r3, #4294967295
 8000704:	68b9      	ldr	r1, [r7, #8]
 8000706:	4804      	ldr	r0, [pc, #16]	; (8000718 <_write+0x28>)
 8000708:	f001 fd5f 	bl	80021ca <HAL_UART_Transmit>
    return len;
 800070c:	687b      	ldr	r3, [r7, #4]
}
 800070e:	4618      	mov	r0, r3
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	200000fc 	.word	0x200000fc

0800071c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000720:	b672      	cpsid	i
}
 8000722:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000724:	e7fe      	b.n	8000724 <Error_Handler+0x8>
	...

08000728 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800072e:	4b0f      	ldr	r3, [pc, #60]	; (800076c <HAL_MspInit+0x44>)
 8000730:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000732:	4a0e      	ldr	r2, [pc, #56]	; (800076c <HAL_MspInit+0x44>)
 8000734:	f043 0301 	orr.w	r3, r3, #1
 8000738:	6613      	str	r3, [r2, #96]	; 0x60
 800073a:	4b0c      	ldr	r3, [pc, #48]	; (800076c <HAL_MspInit+0x44>)
 800073c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800073e:	f003 0301 	and.w	r3, r3, #1
 8000742:	607b      	str	r3, [r7, #4]
 8000744:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000746:	4b09      	ldr	r3, [pc, #36]	; (800076c <HAL_MspInit+0x44>)
 8000748:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800074a:	4a08      	ldr	r2, [pc, #32]	; (800076c <HAL_MspInit+0x44>)
 800074c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000750:	6593      	str	r3, [r2, #88]	; 0x58
 8000752:	4b06      	ldr	r3, [pc, #24]	; (800076c <HAL_MspInit+0x44>)
 8000754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000756:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800075a:	603b      	str	r3, [r7, #0]
 800075c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800075e:	f000 fd09 	bl	8001174 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000762:	bf00      	nop
 8000764:	3708      	adds	r7, #8
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	40021000 	.word	0x40021000

08000770 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b08a      	sub	sp, #40	; 0x28
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000778:	f107 0314 	add.w	r3, r7, #20
 800077c:	2200      	movs	r2, #0
 800077e:	601a      	str	r2, [r3, #0]
 8000780:	605a      	str	r2, [r3, #4]
 8000782:	609a      	str	r2, [r3, #8]
 8000784:	60da      	str	r2, [r3, #12]
 8000786:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a17      	ldr	r2, [pc, #92]	; (80007ec <HAL_SPI_MspInit+0x7c>)
 800078e:	4293      	cmp	r3, r2
 8000790:	d128      	bne.n	80007e4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000792:	4b17      	ldr	r3, [pc, #92]	; (80007f0 <HAL_SPI_MspInit+0x80>)
 8000794:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000796:	4a16      	ldr	r2, [pc, #88]	; (80007f0 <HAL_SPI_MspInit+0x80>)
 8000798:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800079c:	6613      	str	r3, [r2, #96]	; 0x60
 800079e:	4b14      	ldr	r3, [pc, #80]	; (80007f0 <HAL_SPI_MspInit+0x80>)
 80007a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80007a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007a6:	613b      	str	r3, [r7, #16]
 80007a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007aa:	4b11      	ldr	r3, [pc, #68]	; (80007f0 <HAL_SPI_MspInit+0x80>)
 80007ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ae:	4a10      	ldr	r2, [pc, #64]	; (80007f0 <HAL_SPI_MspInit+0x80>)
 80007b0:	f043 0301 	orr.w	r3, r3, #1
 80007b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007b6:	4b0e      	ldr	r3, [pc, #56]	; (80007f0 <HAL_SPI_MspInit+0x80>)
 80007b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ba:	f003 0301 	and.w	r3, r3, #1
 80007be:	60fb      	str	r3, [r7, #12]
 80007c0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80007c2:	23e0      	movs	r3, #224	; 0xe0
 80007c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c6:	2302      	movs	r3, #2
 80007c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ca:	2300      	movs	r3, #0
 80007cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ce:	2300      	movs	r3, #0
 80007d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80007d2:	2305      	movs	r3, #5
 80007d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d6:	f107 0314 	add.w	r3, r7, #20
 80007da:	4619      	mov	r1, r3
 80007dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007e0:	f000 faa2 	bl	8000d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80007e4:	bf00      	nop
 80007e6:	3728      	adds	r7, #40	; 0x28
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40013000 	.word	0x40013000
 80007f0:	40021000 	.word	0x40021000

080007f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b09a      	sub	sp, #104	; 0x68
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	605a      	str	r2, [r3, #4]
 8000806:	609a      	str	r2, [r3, #8]
 8000808:	60da      	str	r2, [r3, #12]
 800080a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800080c:	f107 0310 	add.w	r3, r7, #16
 8000810:	2244      	movs	r2, #68	; 0x44
 8000812:	2100      	movs	r1, #0
 8000814:	4618      	mov	r0, r3
 8000816:	f002 fb4f 	bl	8002eb8 <memset>
  if(huart->Instance==USART2)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4a1f      	ldr	r2, [pc, #124]	; (800089c <HAL_UART_MspInit+0xa8>)
 8000820:	4293      	cmp	r3, r2
 8000822:	d136      	bne.n	8000892 <HAL_UART_MspInit+0x9e>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000824:	2302      	movs	r3, #2
 8000826:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000828:	2300      	movs	r3, #0
 800082a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800082c:	f107 0310 	add.w	r3, r7, #16
 8000830:	4618      	mov	r0, r3
 8000832:	f001 f9df 	bl	8001bf4 <HAL_RCCEx_PeriphCLKConfig>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800083c:	f7ff ff6e 	bl	800071c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000840:	4b17      	ldr	r3, [pc, #92]	; (80008a0 <HAL_UART_MspInit+0xac>)
 8000842:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000844:	4a16      	ldr	r2, [pc, #88]	; (80008a0 <HAL_UART_MspInit+0xac>)
 8000846:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800084a:	6593      	str	r3, [r2, #88]	; 0x58
 800084c:	4b14      	ldr	r3, [pc, #80]	; (80008a0 <HAL_UART_MspInit+0xac>)
 800084e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000850:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000854:	60fb      	str	r3, [r7, #12]
 8000856:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000858:	4b11      	ldr	r3, [pc, #68]	; (80008a0 <HAL_UART_MspInit+0xac>)
 800085a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800085c:	4a10      	ldr	r2, [pc, #64]	; (80008a0 <HAL_UART_MspInit+0xac>)
 800085e:	f043 0301 	orr.w	r3, r3, #1
 8000862:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000864:	4b0e      	ldr	r3, [pc, #56]	; (80008a0 <HAL_UART_MspInit+0xac>)
 8000866:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000868:	f003 0301 	and.w	r3, r3, #1
 800086c:	60bb      	str	r3, [r7, #8]
 800086e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000870:	230c      	movs	r3, #12
 8000872:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000874:	2302      	movs	r3, #2
 8000876:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087c:	2300      	movs	r3, #0
 800087e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000880:	2307      	movs	r3, #7
 8000882:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000884:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000888:	4619      	mov	r1, r3
 800088a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800088e:	f000 fa4b 	bl	8000d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000892:	bf00      	nop
 8000894:	3768      	adds	r7, #104	; 0x68
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40004400 	.word	0x40004400
 80008a0:	40021000 	.word	0x40021000

080008a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008a8:	e7fe      	b.n	80008a8 <NMI_Handler+0x4>

080008aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008aa:	b480      	push	{r7}
 80008ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ae:	e7fe      	b.n	80008ae <HardFault_Handler+0x4>

080008b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008b4:	e7fe      	b.n	80008b4 <MemManage_Handler+0x4>

080008b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b6:	b480      	push	{r7}
 80008b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008ba:	e7fe      	b.n	80008ba <BusFault_Handler+0x4>

080008bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008c0:	e7fe      	b.n	80008c0 <UsageFault_Handler+0x4>

080008c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c2:	b480      	push	{r7}
 80008c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008c6:	bf00      	nop
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr

080008d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008d4:	bf00      	nop
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr

080008de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008de:	b480      	push	{r7}
 80008e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008e2:	bf00      	nop
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr

080008ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008f0:	f000 f918 	bl	8000b24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008f4:	bf00      	nop
 80008f6:	bd80      	pop	{r7, pc}

080008f8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b086      	sub	sp, #24
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	60f8      	str	r0, [r7, #12]
 8000900:	60b9      	str	r1, [r7, #8]
 8000902:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000904:	2300      	movs	r3, #0
 8000906:	617b      	str	r3, [r7, #20]
 8000908:	e00a      	b.n	8000920 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800090a:	f3af 8000 	nop.w
 800090e:	4601      	mov	r1, r0
 8000910:	68bb      	ldr	r3, [r7, #8]
 8000912:	1c5a      	adds	r2, r3, #1
 8000914:	60ba      	str	r2, [r7, #8]
 8000916:	b2ca      	uxtb	r2, r1
 8000918:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800091a:	697b      	ldr	r3, [r7, #20]
 800091c:	3301      	adds	r3, #1
 800091e:	617b      	str	r3, [r7, #20]
 8000920:	697a      	ldr	r2, [r7, #20]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	429a      	cmp	r2, r3
 8000926:	dbf0      	blt.n	800090a <_read+0x12>
	}

return len;
 8000928:	687b      	ldr	r3, [r7, #4]
}
 800092a:	4618      	mov	r0, r3
 800092c:	3718      	adds	r7, #24
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}

08000932 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000932:	b480      	push	{r7}
 8000934:	b083      	sub	sp, #12
 8000936:	af00      	add	r7, sp, #0
 8000938:	6078      	str	r0, [r7, #4]
	return -1;
 800093a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800093e:	4618      	mov	r0, r3
 8000940:	370c      	adds	r7, #12
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr

0800094a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800094a:	b480      	push	{r7}
 800094c:	b083      	sub	sp, #12
 800094e:	af00      	add	r7, sp, #0
 8000950:	6078      	str	r0, [r7, #4]
 8000952:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800095a:	605a      	str	r2, [r3, #4]
	return 0;
 800095c:	2300      	movs	r3, #0
}
 800095e:	4618      	mov	r0, r3
 8000960:	370c      	adds	r7, #12
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr

0800096a <_isatty>:

int _isatty(int file)
{
 800096a:	b480      	push	{r7}
 800096c:	b083      	sub	sp, #12
 800096e:	af00      	add	r7, sp, #0
 8000970:	6078      	str	r0, [r7, #4]
	return 1;
 8000972:	2301      	movs	r3, #1
}
 8000974:	4618      	mov	r0, r3
 8000976:	370c      	adds	r7, #12
 8000978:	46bd      	mov	sp, r7
 800097a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097e:	4770      	bx	lr

08000980 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000980:	b480      	push	{r7}
 8000982:	b085      	sub	sp, #20
 8000984:	af00      	add	r7, sp, #0
 8000986:	60f8      	str	r0, [r7, #12]
 8000988:	60b9      	str	r1, [r7, #8]
 800098a:	607a      	str	r2, [r7, #4]
	return 0;
 800098c:	2300      	movs	r3, #0
}
 800098e:	4618      	mov	r0, r3
 8000990:	3714      	adds	r7, #20
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
	...

0800099c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b086      	sub	sp, #24
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009a4:	4a14      	ldr	r2, [pc, #80]	; (80009f8 <_sbrk+0x5c>)
 80009a6:	4b15      	ldr	r3, [pc, #84]	; (80009fc <_sbrk+0x60>)
 80009a8:	1ad3      	subs	r3, r2, r3
 80009aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009b0:	4b13      	ldr	r3, [pc, #76]	; (8000a00 <_sbrk+0x64>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d102      	bne.n	80009be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009b8:	4b11      	ldr	r3, [pc, #68]	; (8000a00 <_sbrk+0x64>)
 80009ba:	4a12      	ldr	r2, [pc, #72]	; (8000a04 <_sbrk+0x68>)
 80009bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009be:	4b10      	ldr	r3, [pc, #64]	; (8000a00 <_sbrk+0x64>)
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	4413      	add	r3, r2
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	429a      	cmp	r2, r3
 80009ca:	d207      	bcs.n	80009dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009cc:	f002 fa4a 	bl	8002e64 <__errno>
 80009d0:	4603      	mov	r3, r0
 80009d2:	220c      	movs	r2, #12
 80009d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009d6:	f04f 33ff 	mov.w	r3, #4294967295
 80009da:	e009      	b.n	80009f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009dc:	4b08      	ldr	r3, [pc, #32]	; (8000a00 <_sbrk+0x64>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009e2:	4b07      	ldr	r3, [pc, #28]	; (8000a00 <_sbrk+0x64>)
 80009e4:	681a      	ldr	r2, [r3, #0]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4413      	add	r3, r2
 80009ea:	4a05      	ldr	r2, [pc, #20]	; (8000a00 <_sbrk+0x64>)
 80009ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009ee:	68fb      	ldr	r3, [r7, #12]
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	3718      	adds	r7, #24
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	20008000 	.word	0x20008000
 80009fc:	00000400 	.word	0x00000400
 8000a00:	2000008c 	.word	0x2000008c
 8000a04:	200001a8 	.word	0x200001a8

08000a08 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000a0c:	4b06      	ldr	r3, [pc, #24]	; (8000a28 <SystemInit+0x20>)
 8000a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a12:	4a05      	ldr	r2, [pc, #20]	; (8000a28 <SystemInit+0x20>)
 8000a14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a1c:	bf00      	nop
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	e000ed00 	.word	0xe000ed00

08000a2c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a2c:	480d      	ldr	r0, [pc, #52]	; (8000a64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a2e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a30:	f7ff ffea 	bl	8000a08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a34:	480c      	ldr	r0, [pc, #48]	; (8000a68 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a36:	490d      	ldr	r1, [pc, #52]	; (8000a6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a38:	4a0d      	ldr	r2, [pc, #52]	; (8000a70 <LoopForever+0xe>)
  movs r3, #0
 8000a3a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000a3c:	e002      	b.n	8000a44 <LoopCopyDataInit>

08000a3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a42:	3304      	adds	r3, #4

08000a44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a48:	d3f9      	bcc.n	8000a3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a4a:	4a0a      	ldr	r2, [pc, #40]	; (8000a74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a4c:	4c0a      	ldr	r4, [pc, #40]	; (8000a78 <LoopForever+0x16>)
  movs r3, #0
 8000a4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a50:	e001      	b.n	8000a56 <LoopFillZerobss>

08000a52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a54:	3204      	adds	r2, #4

08000a56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a58:	d3fb      	bcc.n	8000a52 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000a5a:	f002 fa09 	bl	8002e70 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a5e:	f7ff fd57 	bl	8000510 <main>

08000a62 <LoopForever>:

LoopForever:
    b LoopForever
 8000a62:	e7fe      	b.n	8000a62 <LoopForever>
  ldr   r0, =_estack
 8000a64:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000a68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a6c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a70:	08003934 	.word	0x08003934
  ldr r2, =_sbss
 8000a74:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a78:	200001a4 	.word	0x200001a4

08000a7c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a7c:	e7fe      	b.n	8000a7c <ADC1_2_IRQHandler>

08000a7e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a7e:	b580      	push	{r7, lr}
 8000a80:	b082      	sub	sp, #8
 8000a82:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a84:	2300      	movs	r3, #0
 8000a86:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a88:	2003      	movs	r0, #3
 8000a8a:	f000 f91b 	bl	8000cc4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a8e:	200f      	movs	r0, #15
 8000a90:	f000 f80e 	bl	8000ab0 <HAL_InitTick>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d002      	beq.n	8000aa0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	71fb      	strb	r3, [r7, #7]
 8000a9e:	e001      	b.n	8000aa4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000aa0:	f7ff fe42 	bl	8000728 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000aa4:	79fb      	ldrb	r3, [r7, #7]

}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
	...

08000ab0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000abc:	4b16      	ldr	r3, [pc, #88]	; (8000b18 <HAL_InitTick+0x68>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d022      	beq.n	8000b0a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ac4:	4b15      	ldr	r3, [pc, #84]	; (8000b1c <HAL_InitTick+0x6c>)
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	4b13      	ldr	r3, [pc, #76]	; (8000b18 <HAL_InitTick+0x68>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ad0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ad4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f000 f918 	bl	8000d0e <HAL_SYSTICK_Config>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d10f      	bne.n	8000b04 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2b0f      	cmp	r3, #15
 8000ae8:	d809      	bhi.n	8000afe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aea:	2200      	movs	r2, #0
 8000aec:	6879      	ldr	r1, [r7, #4]
 8000aee:	f04f 30ff 	mov.w	r0, #4294967295
 8000af2:	f000 f8f2 	bl	8000cda <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000af6:	4a0a      	ldr	r2, [pc, #40]	; (8000b20 <HAL_InitTick+0x70>)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	6013      	str	r3, [r2, #0]
 8000afc:	e007      	b.n	8000b0e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000afe:	2301      	movs	r3, #1
 8000b00:	73fb      	strb	r3, [r7, #15]
 8000b02:	e004      	b.n	8000b0e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b04:	2301      	movs	r3, #1
 8000b06:	73fb      	strb	r3, [r7, #15]
 8000b08:	e001      	b.n	8000b0e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3710      	adds	r7, #16
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	20000008 	.word	0x20000008
 8000b1c:	20000000 	.word	0x20000000
 8000b20:	20000004 	.word	0x20000004

08000b24 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b28:	4b05      	ldr	r3, [pc, #20]	; (8000b40 <HAL_IncTick+0x1c>)
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	4b05      	ldr	r3, [pc, #20]	; (8000b44 <HAL_IncTick+0x20>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4413      	add	r3, r2
 8000b32:	4a03      	ldr	r2, [pc, #12]	; (8000b40 <HAL_IncTick+0x1c>)
 8000b34:	6013      	str	r3, [r2, #0]
}
 8000b36:	bf00      	nop
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr
 8000b40:	20000190 	.word	0x20000190
 8000b44:	20000008 	.word	0x20000008

08000b48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b4c:	4b03      	ldr	r3, [pc, #12]	; (8000b5c <HAL_GetTick+0x14>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	20000190 	.word	0x20000190

08000b60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b085      	sub	sp, #20
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	f003 0307 	and.w	r3, r3, #7
 8000b6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b70:	4b0c      	ldr	r3, [pc, #48]	; (8000ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b76:	68ba      	ldr	r2, [r7, #8]
 8000b78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b84:	68bb      	ldr	r3, [r7, #8]
 8000b86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b92:	4a04      	ldr	r2, [pc, #16]	; (8000ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	60d3      	str	r3, [r2, #12]
}
 8000b98:	bf00      	nop
 8000b9a:	3714      	adds	r7, #20
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba2:	4770      	bx	lr
 8000ba4:	e000ed00 	.word	0xe000ed00

08000ba8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bac:	4b04      	ldr	r3, [pc, #16]	; (8000bc0 <__NVIC_GetPriorityGrouping+0x18>)
 8000bae:	68db      	ldr	r3, [r3, #12]
 8000bb0:	0a1b      	lsrs	r3, r3, #8
 8000bb2:	f003 0307 	and.w	r3, r3, #7
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr
 8000bc0:	e000ed00 	.word	0xe000ed00

08000bc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b083      	sub	sp, #12
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	6039      	str	r1, [r7, #0]
 8000bce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	db0a      	blt.n	8000bee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	b2da      	uxtb	r2, r3
 8000bdc:	490c      	ldr	r1, [pc, #48]	; (8000c10 <__NVIC_SetPriority+0x4c>)
 8000bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be2:	0112      	lsls	r2, r2, #4
 8000be4:	b2d2      	uxtb	r2, r2
 8000be6:	440b      	add	r3, r1
 8000be8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bec:	e00a      	b.n	8000c04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	b2da      	uxtb	r2, r3
 8000bf2:	4908      	ldr	r1, [pc, #32]	; (8000c14 <__NVIC_SetPriority+0x50>)
 8000bf4:	79fb      	ldrb	r3, [r7, #7]
 8000bf6:	f003 030f 	and.w	r3, r3, #15
 8000bfa:	3b04      	subs	r3, #4
 8000bfc:	0112      	lsls	r2, r2, #4
 8000bfe:	b2d2      	uxtb	r2, r2
 8000c00:	440b      	add	r3, r1
 8000c02:	761a      	strb	r2, [r3, #24]
}
 8000c04:	bf00      	nop
 8000c06:	370c      	adds	r7, #12
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr
 8000c10:	e000e100 	.word	0xe000e100
 8000c14:	e000ed00 	.word	0xe000ed00

08000c18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b089      	sub	sp, #36	; 0x24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	60f8      	str	r0, [r7, #12]
 8000c20:	60b9      	str	r1, [r7, #8]
 8000c22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	f003 0307 	and.w	r3, r3, #7
 8000c2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c2c:	69fb      	ldr	r3, [r7, #28]
 8000c2e:	f1c3 0307 	rsb	r3, r3, #7
 8000c32:	2b04      	cmp	r3, #4
 8000c34:	bf28      	it	cs
 8000c36:	2304      	movcs	r3, #4
 8000c38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c3a:	69fb      	ldr	r3, [r7, #28]
 8000c3c:	3304      	adds	r3, #4
 8000c3e:	2b06      	cmp	r3, #6
 8000c40:	d902      	bls.n	8000c48 <NVIC_EncodePriority+0x30>
 8000c42:	69fb      	ldr	r3, [r7, #28]
 8000c44:	3b03      	subs	r3, #3
 8000c46:	e000      	b.n	8000c4a <NVIC_EncodePriority+0x32>
 8000c48:	2300      	movs	r3, #0
 8000c4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c4c:	f04f 32ff 	mov.w	r2, #4294967295
 8000c50:	69bb      	ldr	r3, [r7, #24]
 8000c52:	fa02 f303 	lsl.w	r3, r2, r3
 8000c56:	43da      	mvns	r2, r3
 8000c58:	68bb      	ldr	r3, [r7, #8]
 8000c5a:	401a      	ands	r2, r3
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c60:	f04f 31ff 	mov.w	r1, #4294967295
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	fa01 f303 	lsl.w	r3, r1, r3
 8000c6a:	43d9      	mvns	r1, r3
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c70:	4313      	orrs	r3, r2
         );
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	3724      	adds	r7, #36	; 0x24
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
	...

08000c80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	3b01      	subs	r3, #1
 8000c8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c90:	d301      	bcc.n	8000c96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c92:	2301      	movs	r3, #1
 8000c94:	e00f      	b.n	8000cb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c96:	4a0a      	ldr	r2, [pc, #40]	; (8000cc0 <SysTick_Config+0x40>)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	3b01      	subs	r3, #1
 8000c9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c9e:	210f      	movs	r1, #15
 8000ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ca4:	f7ff ff8e 	bl	8000bc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ca8:	4b05      	ldr	r3, [pc, #20]	; (8000cc0 <SysTick_Config+0x40>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cae:	4b04      	ldr	r3, [pc, #16]	; (8000cc0 <SysTick_Config+0x40>)
 8000cb0:	2207      	movs	r2, #7
 8000cb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cb4:	2300      	movs	r3, #0
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	e000e010 	.word	0xe000e010

08000cc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ccc:	6878      	ldr	r0, [r7, #4]
 8000cce:	f7ff ff47 	bl	8000b60 <__NVIC_SetPriorityGrouping>
}
 8000cd2:	bf00      	nop
 8000cd4:	3708      	adds	r7, #8
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}

08000cda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cda:	b580      	push	{r7, lr}
 8000cdc:	b086      	sub	sp, #24
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	60b9      	str	r1, [r7, #8]
 8000ce4:	607a      	str	r2, [r7, #4]
 8000ce6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ce8:	f7ff ff5e 	bl	8000ba8 <__NVIC_GetPriorityGrouping>
 8000cec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cee:	687a      	ldr	r2, [r7, #4]
 8000cf0:	68b9      	ldr	r1, [r7, #8]
 8000cf2:	6978      	ldr	r0, [r7, #20]
 8000cf4:	f7ff ff90 	bl	8000c18 <NVIC_EncodePriority>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cfe:	4611      	mov	r1, r2
 8000d00:	4618      	mov	r0, r3
 8000d02:	f7ff ff5f 	bl	8000bc4 <__NVIC_SetPriority>
}
 8000d06:	bf00      	nop
 8000d08:	3718      	adds	r7, #24
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d0e:	b580      	push	{r7, lr}
 8000d10:	b082      	sub	sp, #8
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d16:	6878      	ldr	r0, [r7, #4]
 8000d18:	f7ff ffb2 	bl	8000c80 <SysTick_Config>
 8000d1c:	4603      	mov	r3, r0
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
	...

08000d28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b087      	sub	sp, #28
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000d32:	2300      	movs	r3, #0
 8000d34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000d36:	e15a      	b.n	8000fee <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	2101      	movs	r1, #1
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	fa01 f303 	lsl.w	r3, r1, r3
 8000d44:	4013      	ands	r3, r2
 8000d46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	f000 814c 	beq.w	8000fe8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	f003 0303 	and.w	r3, r3, #3
 8000d58:	2b01      	cmp	r3, #1
 8000d5a:	d005      	beq.n	8000d68 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d64:	2b02      	cmp	r3, #2
 8000d66:	d130      	bne.n	8000dca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	689b      	ldr	r3, [r3, #8]
 8000d6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	005b      	lsls	r3, r3, #1
 8000d72:	2203      	movs	r2, #3
 8000d74:	fa02 f303 	lsl.w	r3, r2, r3
 8000d78:	43db      	mvns	r3, r3
 8000d7a:	693a      	ldr	r2, [r7, #16]
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	68da      	ldr	r2, [r3, #12]
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	005b      	lsls	r3, r3, #1
 8000d88:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8c:	693a      	ldr	r2, [r7, #16]
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	693a      	ldr	r2, [r7, #16]
 8000d96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000d9e:	2201      	movs	r2, #1
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	fa02 f303 	lsl.w	r3, r2, r3
 8000da6:	43db      	mvns	r3, r3
 8000da8:	693a      	ldr	r2, [r7, #16]
 8000daa:	4013      	ands	r3, r2
 8000dac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	091b      	lsrs	r3, r3, #4
 8000db4:	f003 0201 	and.w	r2, r3, #1
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	fa02 f303 	lsl.w	r3, r2, r3
 8000dbe:	693a      	ldr	r2, [r7, #16]
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	693a      	ldr	r2, [r7, #16]
 8000dc8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	f003 0303 	and.w	r3, r3, #3
 8000dd2:	2b03      	cmp	r3, #3
 8000dd4:	d017      	beq.n	8000e06 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	68db      	ldr	r3, [r3, #12]
 8000dda:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	2203      	movs	r2, #3
 8000de2:	fa02 f303 	lsl.w	r3, r2, r3
 8000de6:	43db      	mvns	r3, r3
 8000de8:	693a      	ldr	r2, [r7, #16]
 8000dea:	4013      	ands	r3, r2
 8000dec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	689a      	ldr	r2, [r3, #8]
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfa:	693a      	ldr	r2, [r7, #16]
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	693a      	ldr	r2, [r7, #16]
 8000e04:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	f003 0303 	and.w	r3, r3, #3
 8000e0e:	2b02      	cmp	r3, #2
 8000e10:	d123      	bne.n	8000e5a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	08da      	lsrs	r2, r3, #3
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	3208      	adds	r2, #8
 8000e1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e1e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	f003 0307 	and.w	r3, r3, #7
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	220f      	movs	r2, #15
 8000e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2e:	43db      	mvns	r3, r3
 8000e30:	693a      	ldr	r2, [r7, #16]
 8000e32:	4013      	ands	r3, r2
 8000e34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	691a      	ldr	r2, [r3, #16]
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	f003 0307 	and.w	r3, r3, #7
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	fa02 f303 	lsl.w	r3, r2, r3
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	08da      	lsrs	r2, r3, #3
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	3208      	adds	r2, #8
 8000e54:	6939      	ldr	r1, [r7, #16]
 8000e56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	2203      	movs	r2, #3
 8000e66:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6a:	43db      	mvns	r3, r3
 8000e6c:	693a      	ldr	r2, [r7, #16]
 8000e6e:	4013      	ands	r3, r2
 8000e70:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	f003 0203 	and.w	r2, r3, #3
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	005b      	lsls	r3, r3, #1
 8000e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	4313      	orrs	r3, r2
 8000e86:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	693a      	ldr	r2, [r7, #16]
 8000e8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	f000 80a6 	beq.w	8000fe8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e9c:	4b5b      	ldr	r3, [pc, #364]	; (800100c <HAL_GPIO_Init+0x2e4>)
 8000e9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ea0:	4a5a      	ldr	r2, [pc, #360]	; (800100c <HAL_GPIO_Init+0x2e4>)
 8000ea2:	f043 0301 	orr.w	r3, r3, #1
 8000ea6:	6613      	str	r3, [r2, #96]	; 0x60
 8000ea8:	4b58      	ldr	r3, [pc, #352]	; (800100c <HAL_GPIO_Init+0x2e4>)
 8000eaa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000eac:	f003 0301 	and.w	r3, r3, #1
 8000eb0:	60bb      	str	r3, [r7, #8]
 8000eb2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000eb4:	4a56      	ldr	r2, [pc, #344]	; (8001010 <HAL_GPIO_Init+0x2e8>)
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	089b      	lsrs	r3, r3, #2
 8000eba:	3302      	adds	r3, #2
 8000ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ec0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	f003 0303 	and.w	r3, r3, #3
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	220f      	movs	r2, #15
 8000ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed0:	43db      	mvns	r3, r3
 8000ed2:	693a      	ldr	r2, [r7, #16]
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000ede:	d01f      	beq.n	8000f20 <HAL_GPIO_Init+0x1f8>
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	4a4c      	ldr	r2, [pc, #304]	; (8001014 <HAL_GPIO_Init+0x2ec>)
 8000ee4:	4293      	cmp	r3, r2
 8000ee6:	d019      	beq.n	8000f1c <HAL_GPIO_Init+0x1f4>
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	4a4b      	ldr	r2, [pc, #300]	; (8001018 <HAL_GPIO_Init+0x2f0>)
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d013      	beq.n	8000f18 <HAL_GPIO_Init+0x1f0>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	4a4a      	ldr	r2, [pc, #296]	; (800101c <HAL_GPIO_Init+0x2f4>)
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d00d      	beq.n	8000f14 <HAL_GPIO_Init+0x1ec>
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	4a49      	ldr	r2, [pc, #292]	; (8001020 <HAL_GPIO_Init+0x2f8>)
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d007      	beq.n	8000f10 <HAL_GPIO_Init+0x1e8>
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	4a48      	ldr	r2, [pc, #288]	; (8001024 <HAL_GPIO_Init+0x2fc>)
 8000f04:	4293      	cmp	r3, r2
 8000f06:	d101      	bne.n	8000f0c <HAL_GPIO_Init+0x1e4>
 8000f08:	2305      	movs	r3, #5
 8000f0a:	e00a      	b.n	8000f22 <HAL_GPIO_Init+0x1fa>
 8000f0c:	2306      	movs	r3, #6
 8000f0e:	e008      	b.n	8000f22 <HAL_GPIO_Init+0x1fa>
 8000f10:	2304      	movs	r3, #4
 8000f12:	e006      	b.n	8000f22 <HAL_GPIO_Init+0x1fa>
 8000f14:	2303      	movs	r3, #3
 8000f16:	e004      	b.n	8000f22 <HAL_GPIO_Init+0x1fa>
 8000f18:	2302      	movs	r3, #2
 8000f1a:	e002      	b.n	8000f22 <HAL_GPIO_Init+0x1fa>
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	e000      	b.n	8000f22 <HAL_GPIO_Init+0x1fa>
 8000f20:	2300      	movs	r3, #0
 8000f22:	697a      	ldr	r2, [r7, #20]
 8000f24:	f002 0203 	and.w	r2, r2, #3
 8000f28:	0092      	lsls	r2, r2, #2
 8000f2a:	4093      	lsls	r3, r2
 8000f2c:	693a      	ldr	r2, [r7, #16]
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f32:	4937      	ldr	r1, [pc, #220]	; (8001010 <HAL_GPIO_Init+0x2e8>)
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	089b      	lsrs	r3, r3, #2
 8000f38:	3302      	adds	r3, #2
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f40:	4b39      	ldr	r3, [pc, #228]	; (8001028 <HAL_GPIO_Init+0x300>)
 8000f42:	689b      	ldr	r3, [r3, #8]
 8000f44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	43db      	mvns	r3, r3
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d003      	beq.n	8000f64 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000f5c:	693a      	ldr	r2, [r7, #16]
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	4313      	orrs	r3, r2
 8000f62:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000f64:	4a30      	ldr	r2, [pc, #192]	; (8001028 <HAL_GPIO_Init+0x300>)
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000f6a:	4b2f      	ldr	r3, [pc, #188]	; (8001028 <HAL_GPIO_Init+0x300>)
 8000f6c:	68db      	ldr	r3, [r3, #12]
 8000f6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	43db      	mvns	r3, r3
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	4013      	ands	r3, r2
 8000f78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d003      	beq.n	8000f8e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000f8e:	4a26      	ldr	r2, [pc, #152]	; (8001028 <HAL_GPIO_Init+0x300>)
 8000f90:	693b      	ldr	r3, [r7, #16]
 8000f92:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000f94:	4b24      	ldr	r3, [pc, #144]	; (8001028 <HAL_GPIO_Init+0x300>)
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	43db      	mvns	r3, r3
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d003      	beq.n	8000fb8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000fb8:	4a1b      	ldr	r2, [pc, #108]	; (8001028 <HAL_GPIO_Init+0x300>)
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000fbe:	4b1a      	ldr	r3, [pc, #104]	; (8001028 <HAL_GPIO_Init+0x300>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	43db      	mvns	r3, r3
 8000fc8:	693a      	ldr	r2, [r7, #16]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d003      	beq.n	8000fe2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000fda:	693a      	ldr	r2, [r7, #16]
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000fe2:	4a11      	ldr	r2, [pc, #68]	; (8001028 <HAL_GPIO_Init+0x300>)
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	3301      	adds	r3, #1
 8000fec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	fa22 f303 	lsr.w	r3, r2, r3
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	f47f ae9d 	bne.w	8000d38 <HAL_GPIO_Init+0x10>
  }
}
 8000ffe:	bf00      	nop
 8001000:	bf00      	nop
 8001002:	371c      	adds	r7, #28
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr
 800100c:	40021000 	.word	0x40021000
 8001010:	40010000 	.word	0x40010000
 8001014:	48000400 	.word	0x48000400
 8001018:	48000800 	.word	0x48000800
 800101c:	48000c00 	.word	0x48000c00
 8001020:	48001000 	.word	0x48001000
 8001024:	48001400 	.word	0x48001400
 8001028:	40010400 	.word	0x40010400

0800102c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800102c:	b480      	push	{r7}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d141      	bne.n	80010be <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800103a:	4b4b      	ldr	r3, [pc, #300]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001042:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001046:	d131      	bne.n	80010ac <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001048:	4b47      	ldr	r3, [pc, #284]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800104a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800104e:	4a46      	ldr	r2, [pc, #280]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001050:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001054:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001058:	4b43      	ldr	r3, [pc, #268]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001060:	4a41      	ldr	r2, [pc, #260]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001062:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001066:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001068:	4b40      	ldr	r3, [pc, #256]	; (800116c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2232      	movs	r2, #50	; 0x32
 800106e:	fb02 f303 	mul.w	r3, r2, r3
 8001072:	4a3f      	ldr	r2, [pc, #252]	; (8001170 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001074:	fba2 2303 	umull	r2, r3, r2, r3
 8001078:	0c9b      	lsrs	r3, r3, #18
 800107a:	3301      	adds	r3, #1
 800107c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800107e:	e002      	b.n	8001086 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	3b01      	subs	r3, #1
 8001084:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001086:	4b38      	ldr	r3, [pc, #224]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001088:	695b      	ldr	r3, [r3, #20]
 800108a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800108e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001092:	d102      	bne.n	800109a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d1f2      	bne.n	8001080 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800109a:	4b33      	ldr	r3, [pc, #204]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800109c:	695b      	ldr	r3, [r3, #20]
 800109e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010a6:	d158      	bne.n	800115a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80010a8:	2303      	movs	r3, #3
 80010aa:	e057      	b.n	800115c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80010ac:	4b2e      	ldr	r3, [pc, #184]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80010b2:	4a2d      	ldr	r2, [pc, #180]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80010b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80010bc:	e04d      	b.n	800115a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80010c4:	d141      	bne.n	800114a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80010c6:	4b28      	ldr	r3, [pc, #160]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80010ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010d2:	d131      	bne.n	8001138 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80010d4:	4b24      	ldr	r3, [pc, #144]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80010da:	4a23      	ldr	r2, [pc, #140]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010e0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80010e4:	4b20      	ldr	r3, [pc, #128]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80010ec:	4a1e      	ldr	r2, [pc, #120]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010f2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80010f4:	4b1d      	ldr	r3, [pc, #116]	; (800116c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2232      	movs	r2, #50	; 0x32
 80010fa:	fb02 f303 	mul.w	r3, r2, r3
 80010fe:	4a1c      	ldr	r2, [pc, #112]	; (8001170 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001100:	fba2 2303 	umull	r2, r3, r2, r3
 8001104:	0c9b      	lsrs	r3, r3, #18
 8001106:	3301      	adds	r3, #1
 8001108:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800110a:	e002      	b.n	8001112 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	3b01      	subs	r3, #1
 8001110:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001112:	4b15      	ldr	r3, [pc, #84]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001114:	695b      	ldr	r3, [r3, #20]
 8001116:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800111a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800111e:	d102      	bne.n	8001126 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d1f2      	bne.n	800110c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001126:	4b10      	ldr	r3, [pc, #64]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001128:	695b      	ldr	r3, [r3, #20]
 800112a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800112e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001132:	d112      	bne.n	800115a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e011      	b.n	800115c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001138:	4b0b      	ldr	r3, [pc, #44]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800113a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800113e:	4a0a      	ldr	r2, [pc, #40]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001140:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001144:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001148:	e007      	b.n	800115a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800114a:	4b07      	ldr	r3, [pc, #28]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001152:	4a05      	ldr	r2, [pc, #20]	; (8001168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001154:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001158:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800115a:	2300      	movs	r3, #0
}
 800115c:	4618      	mov	r0, r3
 800115e:	3714      	adds	r7, #20
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr
 8001168:	40007000 	.word	0x40007000
 800116c:	20000000 	.word	0x20000000
 8001170:	431bde83 	.word	0x431bde83

08001174 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001178:	4b05      	ldr	r3, [pc, #20]	; (8001190 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800117a:	689b      	ldr	r3, [r3, #8]
 800117c:	4a04      	ldr	r2, [pc, #16]	; (8001190 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800117e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001182:	6093      	str	r3, [r2, #8]
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	40007000 	.word	0x40007000

08001194 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b088      	sub	sp, #32
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d101      	bne.n	80011a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e301      	b.n	80017aa <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 0301 	and.w	r3, r3, #1
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d075      	beq.n	800129e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011b2:	4ba3      	ldr	r3, [pc, #652]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	f003 030c 	and.w	r3, r3, #12
 80011ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011bc:	4ba0      	ldr	r3, [pc, #640]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	f003 0303 	and.w	r3, r3, #3
 80011c4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	2b0c      	cmp	r3, #12
 80011ca:	d102      	bne.n	80011d2 <HAL_RCC_OscConfig+0x3e>
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	2b03      	cmp	r3, #3
 80011d0:	d002      	beq.n	80011d8 <HAL_RCC_OscConfig+0x44>
 80011d2:	69bb      	ldr	r3, [r7, #24]
 80011d4:	2b08      	cmp	r3, #8
 80011d6:	d10b      	bne.n	80011f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011d8:	4b99      	ldr	r3, [pc, #612]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d05b      	beq.n	800129c <HAL_RCC_OscConfig+0x108>
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d157      	bne.n	800129c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80011ec:	2301      	movs	r3, #1
 80011ee:	e2dc      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011f8:	d106      	bne.n	8001208 <HAL_RCC_OscConfig+0x74>
 80011fa:	4b91      	ldr	r3, [pc, #580]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a90      	ldr	r2, [pc, #576]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 8001200:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001204:	6013      	str	r3, [r2, #0]
 8001206:	e01d      	b.n	8001244 <HAL_RCC_OscConfig+0xb0>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001210:	d10c      	bne.n	800122c <HAL_RCC_OscConfig+0x98>
 8001212:	4b8b      	ldr	r3, [pc, #556]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a8a      	ldr	r2, [pc, #552]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 8001218:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800121c:	6013      	str	r3, [r2, #0]
 800121e:	4b88      	ldr	r3, [pc, #544]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a87      	ldr	r2, [pc, #540]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 8001224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001228:	6013      	str	r3, [r2, #0]
 800122a:	e00b      	b.n	8001244 <HAL_RCC_OscConfig+0xb0>
 800122c:	4b84      	ldr	r3, [pc, #528]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a83      	ldr	r2, [pc, #524]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 8001232:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001236:	6013      	str	r3, [r2, #0]
 8001238:	4b81      	ldr	r3, [pc, #516]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a80      	ldr	r2, [pc, #512]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 800123e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001242:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d013      	beq.n	8001274 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800124c:	f7ff fc7c 	bl	8000b48 <HAL_GetTick>
 8001250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001252:	e008      	b.n	8001266 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001254:	f7ff fc78 	bl	8000b48 <HAL_GetTick>
 8001258:	4602      	mov	r2, r0
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	2b64      	cmp	r3, #100	; 0x64
 8001260:	d901      	bls.n	8001266 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001262:	2303      	movs	r3, #3
 8001264:	e2a1      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001266:	4b76      	ldr	r3, [pc, #472]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d0f0      	beq.n	8001254 <HAL_RCC_OscConfig+0xc0>
 8001272:	e014      	b.n	800129e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001274:	f7ff fc68 	bl	8000b48 <HAL_GetTick>
 8001278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800127a:	e008      	b.n	800128e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800127c:	f7ff fc64 	bl	8000b48 <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	2b64      	cmp	r3, #100	; 0x64
 8001288:	d901      	bls.n	800128e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800128a:	2303      	movs	r3, #3
 800128c:	e28d      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800128e:	4b6c      	ldr	r3, [pc, #432]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d1f0      	bne.n	800127c <HAL_RCC_OscConfig+0xe8>
 800129a:	e000      	b.n	800129e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800129c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 0302 	and.w	r3, r3, #2
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d075      	beq.n	8001396 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012aa:	4b65      	ldr	r3, [pc, #404]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	f003 030c 	and.w	r3, r3, #12
 80012b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012b4:	4b62      	ldr	r3, [pc, #392]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 80012b6:	68db      	ldr	r3, [r3, #12]
 80012b8:	f003 0303 	and.w	r3, r3, #3
 80012bc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80012be:	69bb      	ldr	r3, [r7, #24]
 80012c0:	2b0c      	cmp	r3, #12
 80012c2:	d102      	bne.n	80012ca <HAL_RCC_OscConfig+0x136>
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d002      	beq.n	80012d0 <HAL_RCC_OscConfig+0x13c>
 80012ca:	69bb      	ldr	r3, [r7, #24]
 80012cc:	2b04      	cmp	r3, #4
 80012ce:	d11f      	bne.n	8001310 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012d0:	4b5b      	ldr	r3, [pc, #364]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d005      	beq.n	80012e8 <HAL_RCC_OscConfig+0x154>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d101      	bne.n	80012e8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
 80012e6:	e260      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012e8:	4b55      	ldr	r3, [pc, #340]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	691b      	ldr	r3, [r3, #16]
 80012f4:	061b      	lsls	r3, r3, #24
 80012f6:	4952      	ldr	r1, [pc, #328]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 80012f8:	4313      	orrs	r3, r2
 80012fa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80012fc:	4b51      	ldr	r3, [pc, #324]	; (8001444 <HAL_RCC_OscConfig+0x2b0>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff fbd5 	bl	8000ab0 <HAL_InitTick>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d043      	beq.n	8001394 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	e24c      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d023      	beq.n	8001360 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001318:	4b49      	ldr	r3, [pc, #292]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a48      	ldr	r2, [pc, #288]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 800131e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001322:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001324:	f7ff fc10 	bl	8000b48 <HAL_GetTick>
 8001328:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800132a:	e008      	b.n	800133e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800132c:	f7ff fc0c 	bl	8000b48 <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	2b02      	cmp	r3, #2
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e235      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800133e:	4b40      	ldr	r3, [pc, #256]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001346:	2b00      	cmp	r3, #0
 8001348:	d0f0      	beq.n	800132c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800134a:	4b3d      	ldr	r3, [pc, #244]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	691b      	ldr	r3, [r3, #16]
 8001356:	061b      	lsls	r3, r3, #24
 8001358:	4939      	ldr	r1, [pc, #228]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 800135a:	4313      	orrs	r3, r2
 800135c:	604b      	str	r3, [r1, #4]
 800135e:	e01a      	b.n	8001396 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001360:	4b37      	ldr	r3, [pc, #220]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a36      	ldr	r2, [pc, #216]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 8001366:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800136a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800136c:	f7ff fbec 	bl	8000b48 <HAL_GetTick>
 8001370:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001372:	e008      	b.n	8001386 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001374:	f7ff fbe8 	bl	8000b48 <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	2b02      	cmp	r3, #2
 8001380:	d901      	bls.n	8001386 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001382:	2303      	movs	r3, #3
 8001384:	e211      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001386:	4b2e      	ldr	r3, [pc, #184]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800138e:	2b00      	cmp	r3, #0
 8001390:	d1f0      	bne.n	8001374 <HAL_RCC_OscConfig+0x1e0>
 8001392:	e000      	b.n	8001396 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001394:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0308 	and.w	r3, r3, #8
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d03c      	beq.n	800141c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	695b      	ldr	r3, [r3, #20]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d01c      	beq.n	80013e4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013aa:	4b25      	ldr	r3, [pc, #148]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 80013ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013b0:	4a23      	ldr	r2, [pc, #140]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 80013b2:	f043 0301 	orr.w	r3, r3, #1
 80013b6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013ba:	f7ff fbc5 	bl	8000b48 <HAL_GetTick>
 80013be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013c0:	e008      	b.n	80013d4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013c2:	f7ff fbc1 	bl	8000b48 <HAL_GetTick>
 80013c6:	4602      	mov	r2, r0
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	2b02      	cmp	r3, #2
 80013ce:	d901      	bls.n	80013d4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	e1ea      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013d4:	4b1a      	ldr	r3, [pc, #104]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 80013d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013da:	f003 0302 	and.w	r3, r3, #2
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d0ef      	beq.n	80013c2 <HAL_RCC_OscConfig+0x22e>
 80013e2:	e01b      	b.n	800141c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013e4:	4b16      	ldr	r3, [pc, #88]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 80013e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013ea:	4a15      	ldr	r2, [pc, #84]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 80013ec:	f023 0301 	bic.w	r3, r3, #1
 80013f0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013f4:	f7ff fba8 	bl	8000b48 <HAL_GetTick>
 80013f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80013fa:	e008      	b.n	800140e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013fc:	f7ff fba4 	bl	8000b48 <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	2b02      	cmp	r3, #2
 8001408:	d901      	bls.n	800140e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e1cd      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800140e:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 8001410:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001414:	f003 0302 	and.w	r3, r3, #2
 8001418:	2b00      	cmp	r3, #0
 800141a:	d1ef      	bne.n	80013fc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 0304 	and.w	r3, r3, #4
 8001424:	2b00      	cmp	r3, #0
 8001426:	f000 80ab 	beq.w	8001580 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800142a:	2300      	movs	r3, #0
 800142c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800142e:	4b04      	ldr	r3, [pc, #16]	; (8001440 <HAL_RCC_OscConfig+0x2ac>)
 8001430:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001436:	2b00      	cmp	r3, #0
 8001438:	d106      	bne.n	8001448 <HAL_RCC_OscConfig+0x2b4>
 800143a:	2301      	movs	r3, #1
 800143c:	e005      	b.n	800144a <HAL_RCC_OscConfig+0x2b6>
 800143e:	bf00      	nop
 8001440:	40021000 	.word	0x40021000
 8001444:	20000004 	.word	0x20000004
 8001448:	2300      	movs	r3, #0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d00d      	beq.n	800146a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800144e:	4bad      	ldr	r3, [pc, #692]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 8001450:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001452:	4aac      	ldr	r2, [pc, #688]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 8001454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001458:	6593      	str	r3, [r2, #88]	; 0x58
 800145a:	4baa      	ldr	r3, [pc, #680]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 800145c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800145e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001462:	60fb      	str	r3, [r7, #12]
 8001464:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001466:	2301      	movs	r3, #1
 8001468:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800146a:	4ba7      	ldr	r3, [pc, #668]	; (8001708 <HAL_RCC_OscConfig+0x574>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001472:	2b00      	cmp	r3, #0
 8001474:	d118      	bne.n	80014a8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001476:	4ba4      	ldr	r3, [pc, #656]	; (8001708 <HAL_RCC_OscConfig+0x574>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4aa3      	ldr	r2, [pc, #652]	; (8001708 <HAL_RCC_OscConfig+0x574>)
 800147c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001480:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001482:	f7ff fb61 	bl	8000b48 <HAL_GetTick>
 8001486:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001488:	e008      	b.n	800149c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800148a:	f7ff fb5d 	bl	8000b48 <HAL_GetTick>
 800148e:	4602      	mov	r2, r0
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	2b02      	cmp	r3, #2
 8001496:	d901      	bls.n	800149c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e186      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800149c:	4b9a      	ldr	r3, [pc, #616]	; (8001708 <HAL_RCC_OscConfig+0x574>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d0f0      	beq.n	800148a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d108      	bne.n	80014c2 <HAL_RCC_OscConfig+0x32e>
 80014b0:	4b94      	ldr	r3, [pc, #592]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80014b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014b6:	4a93      	ldr	r2, [pc, #588]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80014b8:	f043 0301 	orr.w	r3, r3, #1
 80014bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80014c0:	e024      	b.n	800150c <HAL_RCC_OscConfig+0x378>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	2b05      	cmp	r3, #5
 80014c8:	d110      	bne.n	80014ec <HAL_RCC_OscConfig+0x358>
 80014ca:	4b8e      	ldr	r3, [pc, #568]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80014cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014d0:	4a8c      	ldr	r2, [pc, #560]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80014d2:	f043 0304 	orr.w	r3, r3, #4
 80014d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80014da:	4b8a      	ldr	r3, [pc, #552]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80014dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014e0:	4a88      	ldr	r2, [pc, #544]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80014e2:	f043 0301 	orr.w	r3, r3, #1
 80014e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80014ea:	e00f      	b.n	800150c <HAL_RCC_OscConfig+0x378>
 80014ec:	4b85      	ldr	r3, [pc, #532]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80014ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014f2:	4a84      	ldr	r2, [pc, #528]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80014f4:	f023 0301 	bic.w	r3, r3, #1
 80014f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80014fc:	4b81      	ldr	r3, [pc, #516]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80014fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001502:	4a80      	ldr	r2, [pc, #512]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 8001504:	f023 0304 	bic.w	r3, r3, #4
 8001508:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d016      	beq.n	8001542 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001514:	f7ff fb18 	bl	8000b48 <HAL_GetTick>
 8001518:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800151a:	e00a      	b.n	8001532 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800151c:	f7ff fb14 	bl	8000b48 <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	f241 3288 	movw	r2, #5000	; 0x1388
 800152a:	4293      	cmp	r3, r2
 800152c:	d901      	bls.n	8001532 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800152e:	2303      	movs	r3, #3
 8001530:	e13b      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001532:	4b74      	ldr	r3, [pc, #464]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 8001534:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001538:	f003 0302 	and.w	r3, r3, #2
 800153c:	2b00      	cmp	r3, #0
 800153e:	d0ed      	beq.n	800151c <HAL_RCC_OscConfig+0x388>
 8001540:	e015      	b.n	800156e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001542:	f7ff fb01 	bl	8000b48 <HAL_GetTick>
 8001546:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001548:	e00a      	b.n	8001560 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800154a:	f7ff fafd 	bl	8000b48 <HAL_GetTick>
 800154e:	4602      	mov	r2, r0
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	f241 3288 	movw	r2, #5000	; 0x1388
 8001558:	4293      	cmp	r3, r2
 800155a:	d901      	bls.n	8001560 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800155c:	2303      	movs	r3, #3
 800155e:	e124      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001560:	4b68      	ldr	r3, [pc, #416]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 8001562:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001566:	f003 0302 	and.w	r3, r3, #2
 800156a:	2b00      	cmp	r3, #0
 800156c:	d1ed      	bne.n	800154a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800156e:	7ffb      	ldrb	r3, [r7, #31]
 8001570:	2b01      	cmp	r3, #1
 8001572:	d105      	bne.n	8001580 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001574:	4b63      	ldr	r3, [pc, #396]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 8001576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001578:	4a62      	ldr	r2, [pc, #392]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 800157a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800157e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 0320 	and.w	r3, r3, #32
 8001588:	2b00      	cmp	r3, #0
 800158a:	d03c      	beq.n	8001606 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	699b      	ldr	r3, [r3, #24]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d01c      	beq.n	80015ce <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001594:	4b5b      	ldr	r3, [pc, #364]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 8001596:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800159a:	4a5a      	ldr	r2, [pc, #360]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 800159c:	f043 0301 	orr.w	r3, r3, #1
 80015a0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015a4:	f7ff fad0 	bl	8000b48 <HAL_GetTick>
 80015a8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80015aa:	e008      	b.n	80015be <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015ac:	f7ff facc 	bl	8000b48 <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e0f5      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80015be:	4b51      	ldr	r3, [pc, #324]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80015c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80015c4:	f003 0302 	and.w	r3, r3, #2
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d0ef      	beq.n	80015ac <HAL_RCC_OscConfig+0x418>
 80015cc:	e01b      	b.n	8001606 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80015ce:	4b4d      	ldr	r3, [pc, #308]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80015d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80015d4:	4a4b      	ldr	r2, [pc, #300]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80015d6:	f023 0301 	bic.w	r3, r3, #1
 80015da:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015de:	f7ff fab3 	bl	8000b48 <HAL_GetTick>
 80015e2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80015e4:	e008      	b.n	80015f8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015e6:	f7ff faaf 	bl	8000b48 <HAL_GetTick>
 80015ea:	4602      	mov	r2, r0
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	2b02      	cmp	r3, #2
 80015f2:	d901      	bls.n	80015f8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80015f4:	2303      	movs	r3, #3
 80015f6:	e0d8      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80015f8:	4b42      	ldr	r3, [pc, #264]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80015fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80015fe:	f003 0302 	and.w	r3, r3, #2
 8001602:	2b00      	cmp	r3, #0
 8001604:	d1ef      	bne.n	80015e6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	69db      	ldr	r3, [r3, #28]
 800160a:	2b00      	cmp	r3, #0
 800160c:	f000 80cc 	beq.w	80017a8 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001610:	4b3c      	ldr	r3, [pc, #240]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 8001612:	689b      	ldr	r3, [r3, #8]
 8001614:	f003 030c 	and.w	r3, r3, #12
 8001618:	2b0c      	cmp	r3, #12
 800161a:	f000 8086 	beq.w	800172a <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	69db      	ldr	r3, [r3, #28]
 8001622:	2b02      	cmp	r3, #2
 8001624:	d15a      	bne.n	80016dc <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001626:	4b37      	ldr	r3, [pc, #220]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a36      	ldr	r2, [pc, #216]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 800162c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001630:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001632:	f7ff fa89 	bl	8000b48 <HAL_GetTick>
 8001636:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001638:	e008      	b.n	800164c <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800163a:	f7ff fa85 	bl	8000b48 <HAL_GetTick>
 800163e:	4602      	mov	r2, r0
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	2b02      	cmp	r3, #2
 8001646:	d901      	bls.n	800164c <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8001648:	2303      	movs	r3, #3
 800164a:	e0ae      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800164c:	4b2d      	ldr	r3, [pc, #180]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001654:	2b00      	cmp	r3, #0
 8001656:	d1f0      	bne.n	800163a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001658:	4b2a      	ldr	r3, [pc, #168]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 800165a:	68da      	ldr	r2, [r3, #12]
 800165c:	4b2b      	ldr	r3, [pc, #172]	; (800170c <HAL_RCC_OscConfig+0x578>)
 800165e:	4013      	ands	r3, r2
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	6a11      	ldr	r1, [r2, #32]
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001668:	3a01      	subs	r2, #1
 800166a:	0112      	lsls	r2, r2, #4
 800166c:	4311      	orrs	r1, r2
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001672:	0212      	lsls	r2, r2, #8
 8001674:	4311      	orrs	r1, r2
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800167a:	0852      	lsrs	r2, r2, #1
 800167c:	3a01      	subs	r2, #1
 800167e:	0552      	lsls	r2, r2, #21
 8001680:	4311      	orrs	r1, r2
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001686:	0852      	lsrs	r2, r2, #1
 8001688:	3a01      	subs	r2, #1
 800168a:	0652      	lsls	r2, r2, #25
 800168c:	4311      	orrs	r1, r2
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001692:	06d2      	lsls	r2, r2, #27
 8001694:	430a      	orrs	r2, r1
 8001696:	491b      	ldr	r1, [pc, #108]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 8001698:	4313      	orrs	r3, r2
 800169a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800169c:	4b19      	ldr	r3, [pc, #100]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a18      	ldr	r2, [pc, #96]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80016a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016a6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80016a8:	4b16      	ldr	r3, [pc, #88]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	4a15      	ldr	r2, [pc, #84]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80016ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016b2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b4:	f7ff fa48 	bl	8000b48 <HAL_GetTick>
 80016b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016ba:	e008      	b.n	80016ce <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016bc:	f7ff fa44 	bl	8000b48 <HAL_GetTick>
 80016c0:	4602      	mov	r2, r0
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d901      	bls.n	80016ce <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e06d      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016ce:	4b0d      	ldr	r3, [pc, #52]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d0f0      	beq.n	80016bc <HAL_RCC_OscConfig+0x528>
 80016da:	e065      	b.n	80017a8 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016dc:	4b09      	ldr	r3, [pc, #36]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a08      	ldr	r2, [pc, #32]	; (8001704 <HAL_RCC_OscConfig+0x570>)
 80016e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80016e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016e8:	f7ff fa2e 	bl	8000b48 <HAL_GetTick>
 80016ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016ee:	e00f      	b.n	8001710 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016f0:	f7ff fa2a 	bl	8000b48 <HAL_GetTick>
 80016f4:	4602      	mov	r2, r0
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	1ad3      	subs	r3, r2, r3
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d908      	bls.n	8001710 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80016fe:	2303      	movs	r3, #3
 8001700:	e053      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
 8001702:	bf00      	nop
 8001704:	40021000 	.word	0x40021000
 8001708:	40007000 	.word	0x40007000
 800170c:	019f800c 	.word	0x019f800c
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001710:	4b28      	ldr	r3, [pc, #160]	; (80017b4 <HAL_RCC_OscConfig+0x620>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001718:	2b00      	cmp	r3, #0
 800171a:	d1e9      	bne.n	80016f0 <HAL_RCC_OscConfig+0x55c>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800171c:	4b25      	ldr	r3, [pc, #148]	; (80017b4 <HAL_RCC_OscConfig+0x620>)
 800171e:	68da      	ldr	r2, [r3, #12]
 8001720:	4924      	ldr	r1, [pc, #144]	; (80017b4 <HAL_RCC_OscConfig+0x620>)
 8001722:	4b25      	ldr	r3, [pc, #148]	; (80017b8 <HAL_RCC_OscConfig+0x624>)
 8001724:	4013      	ands	r3, r2
 8001726:	60cb      	str	r3, [r1, #12]
 8001728:	e03e      	b.n	80017a8 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	69db      	ldr	r3, [r3, #28]
 800172e:	2b01      	cmp	r3, #1
 8001730:	d101      	bne.n	8001736 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e039      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001736:	4b1f      	ldr	r3, [pc, #124]	; (80017b4 <HAL_RCC_OscConfig+0x620>)
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	f003 0203 	and.w	r2, r3, #3
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6a1b      	ldr	r3, [r3, #32]
 8001746:	429a      	cmp	r2, r3
 8001748:	d12c      	bne.n	80017a4 <HAL_RCC_OscConfig+0x610>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001754:	3b01      	subs	r3, #1
 8001756:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001758:	429a      	cmp	r2, r3
 800175a:	d123      	bne.n	80017a4 <HAL_RCC_OscConfig+0x610>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001766:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001768:	429a      	cmp	r2, r3
 800176a:	d11b      	bne.n	80017a4 <HAL_RCC_OscConfig+0x610>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001776:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001778:	429a      	cmp	r2, r3
 800177a:	d113      	bne.n	80017a4 <HAL_RCC_OscConfig+0x610>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	085b      	lsrs	r3, r3, #1
 8001788:	3b01      	subs	r3, #1
 800178a:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800178c:	429a      	cmp	r2, r3
 800178e:	d109      	bne.n	80017a4 <HAL_RCC_OscConfig+0x610>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800179a:	085b      	lsrs	r3, r3, #1
 800179c:	3b01      	subs	r3, #1
 800179e:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d001      	beq.n	80017a8 <HAL_RCC_OscConfig+0x614>
      {
        return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e000      	b.n	80017aa <HAL_RCC_OscConfig+0x616>
      }
    }
  }
  }

  return HAL_OK;
 80017a8:	2300      	movs	r3, #0
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3720      	adds	r7, #32
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	40021000 	.word	0x40021000
 80017b8:	feeefffc 	.word	0xfeeefffc

080017bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b086      	sub	sp, #24
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80017c6:	2300      	movs	r3, #0
 80017c8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d101      	bne.n	80017d4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e11e      	b.n	8001a12 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017d4:	4b91      	ldr	r3, [pc, #580]	; (8001a1c <HAL_RCC_ClockConfig+0x260>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 030f 	and.w	r3, r3, #15
 80017dc:	683a      	ldr	r2, [r7, #0]
 80017de:	429a      	cmp	r2, r3
 80017e0:	d910      	bls.n	8001804 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017e2:	4b8e      	ldr	r3, [pc, #568]	; (8001a1c <HAL_RCC_ClockConfig+0x260>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f023 020f 	bic.w	r2, r3, #15
 80017ea:	498c      	ldr	r1, [pc, #560]	; (8001a1c <HAL_RCC_ClockConfig+0x260>)
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017f2:	4b8a      	ldr	r3, [pc, #552]	; (8001a1c <HAL_RCC_ClockConfig+0x260>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 030f 	and.w	r3, r3, #15
 80017fa:	683a      	ldr	r2, [r7, #0]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d001      	beq.n	8001804 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e106      	b.n	8001a12 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 0301 	and.w	r3, r3, #1
 800180c:	2b00      	cmp	r3, #0
 800180e:	d073      	beq.n	80018f8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	2b03      	cmp	r3, #3
 8001816:	d129      	bne.n	800186c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001818:	4b81      	ldr	r3, [pc, #516]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001820:	2b00      	cmp	r3, #0
 8001822:	d101      	bne.n	8001828 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001824:	2301      	movs	r3, #1
 8001826:	e0f4      	b.n	8001a12 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001828:	f000 f99e 	bl	8001b68 <RCC_GetSysClockFreqFromPLLSource>
 800182c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	4a7c      	ldr	r2, [pc, #496]	; (8001a24 <HAL_RCC_ClockConfig+0x268>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d93f      	bls.n	80018b6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001836:	4b7a      	ldr	r3, [pc, #488]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d009      	beq.n	8001856 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800184a:	2b00      	cmp	r3, #0
 800184c:	d033      	beq.n	80018b6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001852:	2b00      	cmp	r3, #0
 8001854:	d12f      	bne.n	80018b6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001856:	4b72      	ldr	r3, [pc, #456]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800185e:	4a70      	ldr	r2, [pc, #448]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 8001860:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001864:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001866:	2380      	movs	r3, #128	; 0x80
 8001868:	617b      	str	r3, [r7, #20]
 800186a:	e024      	b.n	80018b6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	2b02      	cmp	r3, #2
 8001872:	d107      	bne.n	8001884 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001874:	4b6a      	ldr	r3, [pc, #424]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800187c:	2b00      	cmp	r3, #0
 800187e:	d109      	bne.n	8001894 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001880:	2301      	movs	r3, #1
 8001882:	e0c6      	b.n	8001a12 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001884:	4b66      	ldr	r3, [pc, #408]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800188c:	2b00      	cmp	r3, #0
 800188e:	d101      	bne.n	8001894 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	e0be      	b.n	8001a12 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001894:	f000 f8ce 	bl	8001a34 <HAL_RCC_GetSysClockFreq>
 8001898:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	4a61      	ldr	r2, [pc, #388]	; (8001a24 <HAL_RCC_ClockConfig+0x268>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d909      	bls.n	80018b6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80018a2:	4b5f      	ldr	r3, [pc, #380]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80018aa:	4a5d      	ldr	r2, [pc, #372]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 80018ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018b0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80018b2:	2380      	movs	r3, #128	; 0x80
 80018b4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80018b6:	4b5a      	ldr	r3, [pc, #360]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	f023 0203 	bic.w	r2, r3, #3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	4957      	ldr	r1, [pc, #348]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 80018c4:	4313      	orrs	r3, r2
 80018c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80018c8:	f7ff f93e 	bl	8000b48 <HAL_GetTick>
 80018cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ce:	e00a      	b.n	80018e6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018d0:	f7ff f93a 	bl	8000b48 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	f241 3288 	movw	r2, #5000	; 0x1388
 80018de:	4293      	cmp	r3, r2
 80018e0:	d901      	bls.n	80018e6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80018e2:	2303      	movs	r3, #3
 80018e4:	e095      	b.n	8001a12 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018e6:	4b4e      	ldr	r3, [pc, #312]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f003 020c 	and.w	r2, r3, #12
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d1eb      	bne.n	80018d0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0302 	and.w	r3, r3, #2
 8001900:	2b00      	cmp	r3, #0
 8001902:	d023      	beq.n	800194c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f003 0304 	and.w	r3, r3, #4
 800190c:	2b00      	cmp	r3, #0
 800190e:	d005      	beq.n	800191c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001910:	4b43      	ldr	r3, [pc, #268]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	4a42      	ldr	r2, [pc, #264]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 8001916:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800191a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f003 0308 	and.w	r3, r3, #8
 8001924:	2b00      	cmp	r3, #0
 8001926:	d007      	beq.n	8001938 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001928:	4b3d      	ldr	r3, [pc, #244]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8001930:	4a3b      	ldr	r2, [pc, #236]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 8001932:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001936:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001938:	4b39      	ldr	r3, [pc, #228]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	4936      	ldr	r1, [pc, #216]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 8001946:	4313      	orrs	r3, r2
 8001948:	608b      	str	r3, [r1, #8]
 800194a:	e008      	b.n	800195e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	2b80      	cmp	r3, #128	; 0x80
 8001950:	d105      	bne.n	800195e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001952:	4b33      	ldr	r3, [pc, #204]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	4a32      	ldr	r2, [pc, #200]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 8001958:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800195c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800195e:	4b2f      	ldr	r3, [pc, #188]	; (8001a1c <HAL_RCC_ClockConfig+0x260>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 030f 	and.w	r3, r3, #15
 8001966:	683a      	ldr	r2, [r7, #0]
 8001968:	429a      	cmp	r2, r3
 800196a:	d21d      	bcs.n	80019a8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800196c:	4b2b      	ldr	r3, [pc, #172]	; (8001a1c <HAL_RCC_ClockConfig+0x260>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f023 020f 	bic.w	r2, r3, #15
 8001974:	4929      	ldr	r1, [pc, #164]	; (8001a1c <HAL_RCC_ClockConfig+0x260>)
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	4313      	orrs	r3, r2
 800197a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800197c:	f7ff f8e4 	bl	8000b48 <HAL_GetTick>
 8001980:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001982:	e00a      	b.n	800199a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001984:	f7ff f8e0 	bl	8000b48 <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001992:	4293      	cmp	r3, r2
 8001994:	d901      	bls.n	800199a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001996:	2303      	movs	r3, #3
 8001998:	e03b      	b.n	8001a12 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800199a:	4b20      	ldr	r3, [pc, #128]	; (8001a1c <HAL_RCC_ClockConfig+0x260>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 030f 	and.w	r3, r3, #15
 80019a2:	683a      	ldr	r2, [r7, #0]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d1ed      	bne.n	8001984 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 0304 	and.w	r3, r3, #4
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d008      	beq.n	80019c6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019b4:	4b1a      	ldr	r3, [pc, #104]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	4917      	ldr	r1, [pc, #92]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 80019c2:	4313      	orrs	r3, r2
 80019c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0308 	and.w	r3, r3, #8
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d009      	beq.n	80019e6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019d2:	4b13      	ldr	r3, [pc, #76]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	691b      	ldr	r3, [r3, #16]
 80019de:	00db      	lsls	r3, r3, #3
 80019e0:	490f      	ldr	r1, [pc, #60]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 80019e2:	4313      	orrs	r3, r2
 80019e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019e6:	f000 f825 	bl	8001a34 <HAL_RCC_GetSysClockFreq>
 80019ea:	4602      	mov	r2, r0
 80019ec:	4b0c      	ldr	r3, [pc, #48]	; (8001a20 <HAL_RCC_ClockConfig+0x264>)
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	091b      	lsrs	r3, r3, #4
 80019f2:	f003 030f 	and.w	r3, r3, #15
 80019f6:	490c      	ldr	r1, [pc, #48]	; (8001a28 <HAL_RCC_ClockConfig+0x26c>)
 80019f8:	5ccb      	ldrb	r3, [r1, r3]
 80019fa:	f003 031f 	and.w	r3, r3, #31
 80019fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001a02:	4a0a      	ldr	r2, [pc, #40]	; (8001a2c <HAL_RCC_ClockConfig+0x270>)
 8001a04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001a06:	4b0a      	ldr	r3, [pc, #40]	; (8001a30 <HAL_RCC_ClockConfig+0x274>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff f850 	bl	8000ab0 <HAL_InitTick>
 8001a10:	4603      	mov	r3, r0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3718      	adds	r7, #24
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40022000 	.word	0x40022000
 8001a20:	40021000 	.word	0x40021000
 8001a24:	04c4b400 	.word	0x04c4b400
 8001a28:	08003880 	.word	0x08003880
 8001a2c:	20000000 	.word	0x20000000
 8001a30:	20000004 	.word	0x20000004

08001a34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b087      	sub	sp, #28
 8001a38:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001a3a:	4b2c      	ldr	r3, [pc, #176]	; (8001aec <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	f003 030c 	and.w	r3, r3, #12
 8001a42:	2b04      	cmp	r3, #4
 8001a44:	d102      	bne.n	8001a4c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001a46:	4b2a      	ldr	r3, [pc, #168]	; (8001af0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001a48:	613b      	str	r3, [r7, #16]
 8001a4a:	e047      	b.n	8001adc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001a4c:	4b27      	ldr	r3, [pc, #156]	; (8001aec <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	f003 030c 	and.w	r3, r3, #12
 8001a54:	2b08      	cmp	r3, #8
 8001a56:	d102      	bne.n	8001a5e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a58:	4b26      	ldr	r3, [pc, #152]	; (8001af4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001a5a:	613b      	str	r3, [r7, #16]
 8001a5c:	e03e      	b.n	8001adc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001a5e:	4b23      	ldr	r3, [pc, #140]	; (8001aec <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	f003 030c 	and.w	r3, r3, #12
 8001a66:	2b0c      	cmp	r3, #12
 8001a68:	d136      	bne.n	8001ad8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001a6a:	4b20      	ldr	r3, [pc, #128]	; (8001aec <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a6c:	68db      	ldr	r3, [r3, #12]
 8001a6e:	f003 0303 	and.w	r3, r3, #3
 8001a72:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a74:	4b1d      	ldr	r3, [pc, #116]	; (8001aec <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	091b      	lsrs	r3, r3, #4
 8001a7a:	f003 030f 	and.w	r3, r3, #15
 8001a7e:	3301      	adds	r3, #1
 8001a80:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	2b03      	cmp	r3, #3
 8001a86:	d10c      	bne.n	8001aa2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a88:	4a1a      	ldr	r2, [pc, #104]	; (8001af4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a90:	4a16      	ldr	r2, [pc, #88]	; (8001aec <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a92:	68d2      	ldr	r2, [r2, #12]
 8001a94:	0a12      	lsrs	r2, r2, #8
 8001a96:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001a9a:	fb02 f303 	mul.w	r3, r2, r3
 8001a9e:	617b      	str	r3, [r7, #20]
      break;
 8001aa0:	e00c      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001aa2:	4a13      	ldr	r2, [pc, #76]	; (8001af0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aaa:	4a10      	ldr	r2, [pc, #64]	; (8001aec <HAL_RCC_GetSysClockFreq+0xb8>)
 8001aac:	68d2      	ldr	r2, [r2, #12]
 8001aae:	0a12      	lsrs	r2, r2, #8
 8001ab0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001ab4:	fb02 f303 	mul.w	r3, r2, r3
 8001ab8:	617b      	str	r3, [r7, #20]
      break;
 8001aba:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001abc:	4b0b      	ldr	r3, [pc, #44]	; (8001aec <HAL_RCC_GetSysClockFreq+0xb8>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	0e5b      	lsrs	r3, r3, #25
 8001ac2:	f003 0303 	and.w	r3, r3, #3
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001acc:	697a      	ldr	r2, [r7, #20]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad4:	613b      	str	r3, [r7, #16]
 8001ad6:	e001      	b.n	8001adc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001adc:	693b      	ldr	r3, [r7, #16]
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	371c      	adds	r7, #28
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	40021000 	.word	0x40021000
 8001af0:	00f42400 	.word	0x00f42400
 8001af4:	007a1200 	.word	0x007a1200

08001af8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001afc:	4b03      	ldr	r3, [pc, #12]	; (8001b0c <HAL_RCC_GetHCLKFreq+0x14>)
 8001afe:	681b      	ldr	r3, [r3, #0]
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	20000000 	.word	0x20000000

08001b10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001b14:	f7ff fff0 	bl	8001af8 <HAL_RCC_GetHCLKFreq>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	4b06      	ldr	r3, [pc, #24]	; (8001b34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	0a1b      	lsrs	r3, r3, #8
 8001b20:	f003 0307 	and.w	r3, r3, #7
 8001b24:	4904      	ldr	r1, [pc, #16]	; (8001b38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b26:	5ccb      	ldrb	r3, [r1, r3]
 8001b28:	f003 031f 	and.w	r3, r3, #31
 8001b2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40021000 	.word	0x40021000
 8001b38:	08003890 	.word	0x08003890

08001b3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001b40:	f7ff ffda 	bl	8001af8 <HAL_RCC_GetHCLKFreq>
 8001b44:	4602      	mov	r2, r0
 8001b46:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	0adb      	lsrs	r3, r3, #11
 8001b4c:	f003 0307 	and.w	r3, r3, #7
 8001b50:	4904      	ldr	r1, [pc, #16]	; (8001b64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001b52:	5ccb      	ldrb	r3, [r1, r3]
 8001b54:	f003 031f 	and.w	r3, r3, #31
 8001b58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	40021000 	.word	0x40021000
 8001b64:	08003890 	.word	0x08003890

08001b68 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b087      	sub	sp, #28
 8001b6c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001b6e:	4b1e      	ldr	r3, [pc, #120]	; (8001be8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001b70:	68db      	ldr	r3, [r3, #12]
 8001b72:	f003 0303 	and.w	r3, r3, #3
 8001b76:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001b78:	4b1b      	ldr	r3, [pc, #108]	; (8001be8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	091b      	lsrs	r3, r3, #4
 8001b7e:	f003 030f 	and.w	r3, r3, #15
 8001b82:	3301      	adds	r3, #1
 8001b84:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	2b03      	cmp	r3, #3
 8001b8a:	d10c      	bne.n	8001ba6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001b8c:	4a17      	ldr	r2, [pc, #92]	; (8001bec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b94:	4a14      	ldr	r2, [pc, #80]	; (8001be8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001b96:	68d2      	ldr	r2, [r2, #12]
 8001b98:	0a12      	lsrs	r2, r2, #8
 8001b9a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001b9e:	fb02 f303 	mul.w	r3, r2, r3
 8001ba2:	617b      	str	r3, [r7, #20]
    break;
 8001ba4:	e00c      	b.n	8001bc0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ba6:	4a12      	ldr	r2, [pc, #72]	; (8001bf0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bae:	4a0e      	ldr	r2, [pc, #56]	; (8001be8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bb0:	68d2      	ldr	r2, [r2, #12]
 8001bb2:	0a12      	lsrs	r2, r2, #8
 8001bb4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001bb8:	fb02 f303 	mul.w	r3, r2, r3
 8001bbc:	617b      	str	r3, [r7, #20]
    break;
 8001bbe:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001bc0:	4b09      	ldr	r3, [pc, #36]	; (8001be8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	0e5b      	lsrs	r3, r3, #25
 8001bc6:	f003 0303 	and.w	r3, r3, #3
 8001bca:	3301      	adds	r3, #1
 8001bcc:	005b      	lsls	r3, r3, #1
 8001bce:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001bd0:	697a      	ldr	r2, [r7, #20]
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bd8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001bda:	687b      	ldr	r3, [r7, #4]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	371c      	adds	r7, #28
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr
 8001be8:	40021000 	.word	0x40021000
 8001bec:	007a1200 	.word	0x007a1200
 8001bf0:	00f42400 	.word	0x00f42400

08001bf4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001c00:	2300      	movs	r3, #0
 8001c02:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	f000 8098 	beq.w	8001d42 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c12:	2300      	movs	r3, #0
 8001c14:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c16:	4b43      	ldr	r3, [pc, #268]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d10d      	bne.n	8001c3e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c22:	4b40      	ldr	r3, [pc, #256]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c26:	4a3f      	ldr	r2, [pc, #252]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c2c:	6593      	str	r3, [r2, #88]	; 0x58
 8001c2e:	4b3d      	ldr	r3, [pc, #244]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c36:	60bb      	str	r3, [r7, #8]
 8001c38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c3e:	4b3a      	ldr	r3, [pc, #232]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a39      	ldr	r2, [pc, #228]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001c44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c48:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c4a:	f7fe ff7d 	bl	8000b48 <HAL_GetTick>
 8001c4e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c50:	e009      	b.n	8001c66 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c52:	f7fe ff79 	bl	8000b48 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d902      	bls.n	8001c66 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001c60:	2303      	movs	r3, #3
 8001c62:	74fb      	strb	r3, [r7, #19]
        break;
 8001c64:	e005      	b.n	8001c72 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c66:	4b30      	ldr	r3, [pc, #192]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d0ef      	beq.n	8001c52 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8001c72:	7cfb      	ldrb	r3, [r7, #19]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d159      	bne.n	8001d2c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001c78:	4b2a      	ldr	r3, [pc, #168]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c82:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d01e      	beq.n	8001cc8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8e:	697a      	ldr	r2, [r7, #20]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d019      	beq.n	8001cc8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001c94:	4b23      	ldr	r3, [pc, #140]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c9e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001ca0:	4b20      	ldr	r3, [pc, #128]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ca6:	4a1f      	ldr	r2, [pc, #124]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ca8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001cb0:	4b1c      	ldr	r3, [pc, #112]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cb6:	4a1b      	ldr	r2, [pc, #108]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cbc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001cc0:	4a18      	ldr	r2, [pc, #96]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d016      	beq.n	8001d00 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cd2:	f7fe ff39 	bl	8000b48 <HAL_GetTick>
 8001cd6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cd8:	e00b      	b.n	8001cf2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cda:	f7fe ff35 	bl	8000b48 <HAL_GetTick>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d902      	bls.n	8001cf2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8001cec:	2303      	movs	r3, #3
 8001cee:	74fb      	strb	r3, [r7, #19]
            break;
 8001cf0:	e006      	b.n	8001d00 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cf2:	4b0c      	ldr	r3, [pc, #48]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d0ec      	beq.n	8001cda <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8001d00:	7cfb      	ldrb	r3, [r7, #19]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d10b      	bne.n	8001d1e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d06:	4b07      	ldr	r3, [pc, #28]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d14:	4903      	ldr	r1, [pc, #12]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d16:	4313      	orrs	r3, r2
 8001d18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8001d1c:	e008      	b.n	8001d30 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001d1e:	7cfb      	ldrb	r3, [r7, #19]
 8001d20:	74bb      	strb	r3, [r7, #18]
 8001d22:	e005      	b.n	8001d30 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8001d24:	40021000 	.word	0x40021000
 8001d28:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d2c:	7cfb      	ldrb	r3, [r7, #19]
 8001d2e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d30:	7c7b      	ldrb	r3, [r7, #17]
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d105      	bne.n	8001d42 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d36:	4ba6      	ldr	r3, [pc, #664]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d3a:	4aa5      	ldr	r2, [pc, #660]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d40:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d00a      	beq.n	8001d64 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d4e:	4ba0      	ldr	r3, [pc, #640]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d54:	f023 0203 	bic.w	r2, r3, #3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	499c      	ldr	r1, [pc, #624]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0302 	and.w	r3, r3, #2
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d00a      	beq.n	8001d86 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001d70:	4b97      	ldr	r3, [pc, #604]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d76:	f023 020c 	bic.w	r2, r3, #12
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	4994      	ldr	r1, [pc, #592]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d80:	4313      	orrs	r3, r2
 8001d82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0304 	and.w	r3, r3, #4
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d00a      	beq.n	8001da8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001d92:	4b8f      	ldr	r3, [pc, #572]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d98:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	498b      	ldr	r1, [pc, #556]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001da2:	4313      	orrs	r3, r2
 8001da4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 0308 	and.w	r3, r3, #8
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d00a      	beq.n	8001dca <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001db4:	4b86      	ldr	r3, [pc, #536]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	691b      	ldr	r3, [r3, #16]
 8001dc2:	4983      	ldr	r1, [pc, #524]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0320 	and.w	r3, r3, #32
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d00a      	beq.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001dd6:	4b7e      	ldr	r3, [pc, #504]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ddc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	695b      	ldr	r3, [r3, #20]
 8001de4:	497a      	ldr	r1, [pc, #488]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001de6:	4313      	orrs	r3, r2
 8001de8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d00a      	beq.n	8001e0e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001df8:	4b75      	ldr	r3, [pc, #468]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dfe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	699b      	ldr	r3, [r3, #24]
 8001e06:	4972      	ldr	r1, [pc, #456]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d00a      	beq.n	8001e30 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001e1a:	4b6d      	ldr	r3, [pc, #436]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e20:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	69db      	ldr	r3, [r3, #28]
 8001e28:	4969      	ldr	r1, [pc, #420]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d00a      	beq.n	8001e52 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001e3c:	4b64      	ldr	r3, [pc, #400]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e42:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6a1b      	ldr	r3, [r3, #32]
 8001e4a:	4961      	ldr	r1, [pc, #388]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d00a      	beq.n	8001e74 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001e5e:	4b5c      	ldr	r3, [pc, #368]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e64:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6c:	4958      	ldr	r1, [pc, #352]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d015      	beq.n	8001eac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e80:	4b53      	ldr	r3, [pc, #332]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e86:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e8e:	4950      	ldr	r1, [pc, #320]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e90:	4313      	orrs	r3, r2
 8001e92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e9a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001e9e:	d105      	bne.n	8001eac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001ea0:	4b4b      	ldr	r3, [pc, #300]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	4a4a      	ldr	r2, [pc, #296]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ea6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001eaa:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d015      	beq.n	8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001eb8:	4b45      	ldr	r3, [pc, #276]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ebe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec6:	4942      	ldr	r1, [pc, #264]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ed2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ed6:	d105      	bne.n	8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001ed8:	4b3d      	ldr	r3, [pc, #244]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	4a3c      	ldr	r2, [pc, #240]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ede:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001ee2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d015      	beq.n	8001f1c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001ef0:	4b37      	ldr	r3, [pc, #220]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ef6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efe:	4934      	ldr	r1, [pc, #208]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f00:	4313      	orrs	r3, r2
 8001f02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f0e:	d105      	bne.n	8001f1c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f10:	4b2f      	ldr	r3, [pc, #188]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	4a2e      	ldr	r2, [pc, #184]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f1a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d015      	beq.n	8001f54 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f28:	4b29      	ldr	r3, [pc, #164]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f2e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f36:	4926      	ldr	r1, [pc, #152]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f42:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001f46:	d105      	bne.n	8001f54 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f48:	4b21      	ldr	r3, [pc, #132]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	4a20      	ldr	r2, [pc, #128]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f4e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f52:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d015      	beq.n	8001f8c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001f60:	4b1b      	ldr	r3, [pc, #108]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f66:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f6e:	4918      	ldr	r1, [pc, #96]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f70:	4313      	orrs	r3, r2
 8001f72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f7a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001f7e:	d105      	bne.n	8001f8c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f80:	4b13      	ldr	r3, [pc, #76]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	4a12      	ldr	r2, [pc, #72]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f86:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f8a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d015      	beq.n	8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001f98:	4b0d      	ldr	r3, [pc, #52]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f9e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fa6:	490a      	ldr	r1, [pc, #40]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fb2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001fb6:	d105      	bne.n	8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8001fb8:	4b05      	ldr	r3, [pc, #20]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	4a04      	ldr	r2, [pc, #16]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fc2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8001fc4:	7cbb      	ldrb	r3, [r7, #18]
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3718      	adds	r7, #24
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40021000 	.word	0x40021000

08001fd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e09d      	b.n	8002122 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d108      	bne.n	8002000 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001ff6:	d009      	beq.n	800200c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	61da      	str	r2, [r3, #28]
 8001ffe:	e005      	b.n	800200c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2200      	movs	r2, #0
 8002010:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002018:	b2db      	uxtb	r3, r3
 800201a:	2b00      	cmp	r3, #0
 800201c:	d106      	bne.n	800202c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f7fe fba2 	bl	8000770 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2202      	movs	r2, #2
 8002030:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002042:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800204c:	d902      	bls.n	8002054 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800204e:	2300      	movs	r3, #0
 8002050:	60fb      	str	r3, [r7, #12]
 8002052:	e002      	b.n	800205a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002054:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002058:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002062:	d007      	beq.n	8002074 <HAL_SPI_Init+0xa0>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800206c:	d002      	beq.n	8002074 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002084:	431a      	orrs	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	691b      	ldr	r3, [r3, #16]
 800208a:	f003 0302 	and.w	r3, r3, #2
 800208e:	431a      	orrs	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	695b      	ldr	r3, [r3, #20]
 8002094:	f003 0301 	and.w	r3, r3, #1
 8002098:	431a      	orrs	r2, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	699b      	ldr	r3, [r3, #24]
 800209e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020a2:	431a      	orrs	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	69db      	ldr	r3, [r3, #28]
 80020a8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80020ac:	431a      	orrs	r2, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6a1b      	ldr	r3, [r3, #32]
 80020b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020b6:	ea42 0103 	orr.w	r1, r2, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020be:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	430a      	orrs	r2, r1
 80020c8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	0c1b      	lsrs	r3, r3, #16
 80020d0:	f003 0204 	and.w	r2, r3, #4
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d8:	f003 0310 	and.w	r3, r3, #16
 80020dc:	431a      	orrs	r2, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020e2:	f003 0308 	and.w	r3, r3, #8
 80020e6:	431a      	orrs	r2, r3
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80020f0:	ea42 0103 	orr.w	r1, r2, r3
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	430a      	orrs	r2, r1
 8002100:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	69da      	ldr	r2, [r3, #28]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002110:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002120:	2300      	movs	r3, #0
}
 8002122:	4618      	mov	r0, r3
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800212a:	b580      	push	{r7, lr}
 800212c:	b082      	sub	sp, #8
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d101      	bne.n	800213c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e042      	b.n	80021c2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002142:	2b00      	cmp	r3, #0
 8002144:	d106      	bne.n	8002154 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2200      	movs	r2, #0
 800214a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f7fe fb50 	bl	80007f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2224      	movs	r2, #36	; 0x24
 8002158:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f022 0201 	bic.w	r2, r2, #1
 800216a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002170:	2b00      	cmp	r3, #0
 8002172:	d002      	beq.n	800217a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f000 fb53 	bl	8002820 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f000 f8b4 	bl	80022e8 <UART_SetConfig>
 8002180:	4603      	mov	r3, r0
 8002182:	2b01      	cmp	r3, #1
 8002184:	d101      	bne.n	800218a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e01b      	b.n	80021c2 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	685a      	ldr	r2, [r3, #4]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002198:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	689a      	ldr	r2, [r3, #8]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80021a8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f042 0201 	orr.w	r2, r2, #1
 80021b8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f000 fbd2 	bl	8002964 <UART_CheckIdleState>
 80021c0:	4603      	mov	r3, r0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b08a      	sub	sp, #40	; 0x28
 80021ce:	af02      	add	r7, sp, #8
 80021d0:	60f8      	str	r0, [r7, #12]
 80021d2:	60b9      	str	r1, [r7, #8]
 80021d4:	603b      	str	r3, [r7, #0]
 80021d6:	4613      	mov	r3, r2
 80021d8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021e0:	2b20      	cmp	r3, #32
 80021e2:	d17b      	bne.n	80022dc <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d002      	beq.n	80021f0 <HAL_UART_Transmit+0x26>
 80021ea:	88fb      	ldrh	r3, [r7, #6]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d101      	bne.n	80021f4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e074      	b.n	80022de <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2221      	movs	r2, #33	; 0x21
 8002200:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002204:	f7fe fca0 	bl	8000b48 <HAL_GetTick>
 8002208:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	88fa      	ldrh	r2, [r7, #6]
 800220e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	88fa      	ldrh	r2, [r7, #6]
 8002216:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002222:	d108      	bne.n	8002236 <HAL_UART_Transmit+0x6c>
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d104      	bne.n	8002236 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800222c:	2300      	movs	r3, #0
 800222e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	61bb      	str	r3, [r7, #24]
 8002234:	e003      	b.n	800223e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800223a:	2300      	movs	r3, #0
 800223c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800223e:	e030      	b.n	80022a2 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	9300      	str	r3, [sp, #0]
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	2200      	movs	r2, #0
 8002248:	2180      	movs	r1, #128	; 0x80
 800224a:	68f8      	ldr	r0, [r7, #12]
 800224c:	f000 fc34 	bl	8002ab8 <UART_WaitOnFlagUntilTimeout>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d005      	beq.n	8002262 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2220      	movs	r2, #32
 800225a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e03d      	b.n	80022de <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d10b      	bne.n	8002280 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002268:	69bb      	ldr	r3, [r7, #24]
 800226a:	881b      	ldrh	r3, [r3, #0]
 800226c:	461a      	mov	r2, r3
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002276:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002278:	69bb      	ldr	r3, [r7, #24]
 800227a:	3302      	adds	r3, #2
 800227c:	61bb      	str	r3, [r7, #24]
 800227e:	e007      	b.n	8002290 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	781a      	ldrb	r2, [r3, #0]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	3301      	adds	r3, #1
 800228e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8002296:	b29b      	uxth	r3, r3
 8002298:	3b01      	subs	r3, #1
 800229a:	b29a      	uxth	r2, r3
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d1c8      	bne.n	8002240 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	9300      	str	r3, [sp, #0]
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	2200      	movs	r2, #0
 80022b6:	2140      	movs	r1, #64	; 0x40
 80022b8:	68f8      	ldr	r0, [r7, #12]
 80022ba:	f000 fbfd 	bl	8002ab8 <UART_WaitOnFlagUntilTimeout>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d005      	beq.n	80022d0 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2220      	movs	r2, #32
 80022c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 80022cc:	2303      	movs	r3, #3
 80022ce:	e006      	b.n	80022de <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2220      	movs	r2, #32
 80022d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80022d8:	2300      	movs	r3, #0
 80022da:	e000      	b.n	80022de <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80022dc:	2302      	movs	r3, #2
  }
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3720      	adds	r7, #32
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
	...

080022e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80022e8:	b5b0      	push	{r4, r5, r7, lr}
 80022ea:	b088      	sub	sp, #32
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80022f0:	2300      	movs	r3, #0
 80022f2:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689a      	ldr	r2, [r3, #8]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	691b      	ldr	r3, [r3, #16]
 80022fc:	431a      	orrs	r2, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	695b      	ldr	r3, [r3, #20]
 8002302:	431a      	orrs	r2, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	69db      	ldr	r3, [r3, #28]
 8002308:	4313      	orrs	r3, r2
 800230a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	4baf      	ldr	r3, [pc, #700]	; (80025d0 <UART_SetConfig+0x2e8>)
 8002314:	4013      	ands	r3, r2
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	6812      	ldr	r2, [r2, #0]
 800231a:	69f9      	ldr	r1, [r7, #28]
 800231c:	430b      	orrs	r3, r1
 800231e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	68da      	ldr	r2, [r3, #12]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4aa4      	ldr	r2, [pc, #656]	; (80025d4 <UART_SetConfig+0x2ec>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d004      	beq.n	8002350 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6a1b      	ldr	r3, [r3, #32]
 800234a:	69fa      	ldr	r2, [r7, #28]
 800234c:	4313      	orrs	r3, r2
 800234e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800235a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	6812      	ldr	r2, [r2, #0]
 8002362:	69f9      	ldr	r1, [r7, #28]
 8002364:	430b      	orrs	r3, r1
 8002366:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800236e:	f023 010f 	bic.w	r1, r3, #15
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	430a      	orrs	r2, r1
 800237c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a95      	ldr	r2, [pc, #596]	; (80025d8 <UART_SetConfig+0x2f0>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d120      	bne.n	80023ca <UART_SetConfig+0xe2>
 8002388:	4b94      	ldr	r3, [pc, #592]	; (80025dc <UART_SetConfig+0x2f4>)
 800238a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800238e:	f003 0303 	and.w	r3, r3, #3
 8002392:	2b03      	cmp	r3, #3
 8002394:	d816      	bhi.n	80023c4 <UART_SetConfig+0xdc>
 8002396:	a201      	add	r2, pc, #4	; (adr r2, 800239c <UART_SetConfig+0xb4>)
 8002398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800239c:	080023ad 	.word	0x080023ad
 80023a0:	080023b9 	.word	0x080023b9
 80023a4:	080023b3 	.word	0x080023b3
 80023a8:	080023bf 	.word	0x080023bf
 80023ac:	2301      	movs	r3, #1
 80023ae:	76fb      	strb	r3, [r7, #27]
 80023b0:	e0bc      	b.n	800252c <UART_SetConfig+0x244>
 80023b2:	2302      	movs	r3, #2
 80023b4:	76fb      	strb	r3, [r7, #27]
 80023b6:	e0b9      	b.n	800252c <UART_SetConfig+0x244>
 80023b8:	2304      	movs	r3, #4
 80023ba:	76fb      	strb	r3, [r7, #27]
 80023bc:	e0b6      	b.n	800252c <UART_SetConfig+0x244>
 80023be:	2308      	movs	r3, #8
 80023c0:	76fb      	strb	r3, [r7, #27]
 80023c2:	e0b3      	b.n	800252c <UART_SetConfig+0x244>
 80023c4:	2310      	movs	r3, #16
 80023c6:	76fb      	strb	r3, [r7, #27]
 80023c8:	e0b0      	b.n	800252c <UART_SetConfig+0x244>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a84      	ldr	r2, [pc, #528]	; (80025e0 <UART_SetConfig+0x2f8>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d132      	bne.n	800243a <UART_SetConfig+0x152>
 80023d4:	4b81      	ldr	r3, [pc, #516]	; (80025dc <UART_SetConfig+0x2f4>)
 80023d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023da:	f003 030c 	and.w	r3, r3, #12
 80023de:	2b0c      	cmp	r3, #12
 80023e0:	d828      	bhi.n	8002434 <UART_SetConfig+0x14c>
 80023e2:	a201      	add	r2, pc, #4	; (adr r2, 80023e8 <UART_SetConfig+0x100>)
 80023e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023e8:	0800241d 	.word	0x0800241d
 80023ec:	08002435 	.word	0x08002435
 80023f0:	08002435 	.word	0x08002435
 80023f4:	08002435 	.word	0x08002435
 80023f8:	08002429 	.word	0x08002429
 80023fc:	08002435 	.word	0x08002435
 8002400:	08002435 	.word	0x08002435
 8002404:	08002435 	.word	0x08002435
 8002408:	08002423 	.word	0x08002423
 800240c:	08002435 	.word	0x08002435
 8002410:	08002435 	.word	0x08002435
 8002414:	08002435 	.word	0x08002435
 8002418:	0800242f 	.word	0x0800242f
 800241c:	2300      	movs	r3, #0
 800241e:	76fb      	strb	r3, [r7, #27]
 8002420:	e084      	b.n	800252c <UART_SetConfig+0x244>
 8002422:	2302      	movs	r3, #2
 8002424:	76fb      	strb	r3, [r7, #27]
 8002426:	e081      	b.n	800252c <UART_SetConfig+0x244>
 8002428:	2304      	movs	r3, #4
 800242a:	76fb      	strb	r3, [r7, #27]
 800242c:	e07e      	b.n	800252c <UART_SetConfig+0x244>
 800242e:	2308      	movs	r3, #8
 8002430:	76fb      	strb	r3, [r7, #27]
 8002432:	e07b      	b.n	800252c <UART_SetConfig+0x244>
 8002434:	2310      	movs	r3, #16
 8002436:	76fb      	strb	r3, [r7, #27]
 8002438:	e078      	b.n	800252c <UART_SetConfig+0x244>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a69      	ldr	r2, [pc, #420]	; (80025e4 <UART_SetConfig+0x2fc>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d120      	bne.n	8002486 <UART_SetConfig+0x19e>
 8002444:	4b65      	ldr	r3, [pc, #404]	; (80025dc <UART_SetConfig+0x2f4>)
 8002446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800244a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800244e:	2b30      	cmp	r3, #48	; 0x30
 8002450:	d013      	beq.n	800247a <UART_SetConfig+0x192>
 8002452:	2b30      	cmp	r3, #48	; 0x30
 8002454:	d814      	bhi.n	8002480 <UART_SetConfig+0x198>
 8002456:	2b20      	cmp	r3, #32
 8002458:	d009      	beq.n	800246e <UART_SetConfig+0x186>
 800245a:	2b20      	cmp	r3, #32
 800245c:	d810      	bhi.n	8002480 <UART_SetConfig+0x198>
 800245e:	2b00      	cmp	r3, #0
 8002460:	d002      	beq.n	8002468 <UART_SetConfig+0x180>
 8002462:	2b10      	cmp	r3, #16
 8002464:	d006      	beq.n	8002474 <UART_SetConfig+0x18c>
 8002466:	e00b      	b.n	8002480 <UART_SetConfig+0x198>
 8002468:	2300      	movs	r3, #0
 800246a:	76fb      	strb	r3, [r7, #27]
 800246c:	e05e      	b.n	800252c <UART_SetConfig+0x244>
 800246e:	2302      	movs	r3, #2
 8002470:	76fb      	strb	r3, [r7, #27]
 8002472:	e05b      	b.n	800252c <UART_SetConfig+0x244>
 8002474:	2304      	movs	r3, #4
 8002476:	76fb      	strb	r3, [r7, #27]
 8002478:	e058      	b.n	800252c <UART_SetConfig+0x244>
 800247a:	2308      	movs	r3, #8
 800247c:	76fb      	strb	r3, [r7, #27]
 800247e:	e055      	b.n	800252c <UART_SetConfig+0x244>
 8002480:	2310      	movs	r3, #16
 8002482:	76fb      	strb	r3, [r7, #27]
 8002484:	e052      	b.n	800252c <UART_SetConfig+0x244>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a57      	ldr	r2, [pc, #348]	; (80025e8 <UART_SetConfig+0x300>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d120      	bne.n	80024d2 <UART_SetConfig+0x1ea>
 8002490:	4b52      	ldr	r3, [pc, #328]	; (80025dc <UART_SetConfig+0x2f4>)
 8002492:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002496:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800249a:	2bc0      	cmp	r3, #192	; 0xc0
 800249c:	d013      	beq.n	80024c6 <UART_SetConfig+0x1de>
 800249e:	2bc0      	cmp	r3, #192	; 0xc0
 80024a0:	d814      	bhi.n	80024cc <UART_SetConfig+0x1e4>
 80024a2:	2b80      	cmp	r3, #128	; 0x80
 80024a4:	d009      	beq.n	80024ba <UART_SetConfig+0x1d2>
 80024a6:	2b80      	cmp	r3, #128	; 0x80
 80024a8:	d810      	bhi.n	80024cc <UART_SetConfig+0x1e4>
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d002      	beq.n	80024b4 <UART_SetConfig+0x1cc>
 80024ae:	2b40      	cmp	r3, #64	; 0x40
 80024b0:	d006      	beq.n	80024c0 <UART_SetConfig+0x1d8>
 80024b2:	e00b      	b.n	80024cc <UART_SetConfig+0x1e4>
 80024b4:	2300      	movs	r3, #0
 80024b6:	76fb      	strb	r3, [r7, #27]
 80024b8:	e038      	b.n	800252c <UART_SetConfig+0x244>
 80024ba:	2302      	movs	r3, #2
 80024bc:	76fb      	strb	r3, [r7, #27]
 80024be:	e035      	b.n	800252c <UART_SetConfig+0x244>
 80024c0:	2304      	movs	r3, #4
 80024c2:	76fb      	strb	r3, [r7, #27]
 80024c4:	e032      	b.n	800252c <UART_SetConfig+0x244>
 80024c6:	2308      	movs	r3, #8
 80024c8:	76fb      	strb	r3, [r7, #27]
 80024ca:	e02f      	b.n	800252c <UART_SetConfig+0x244>
 80024cc:	2310      	movs	r3, #16
 80024ce:	76fb      	strb	r3, [r7, #27]
 80024d0:	e02c      	b.n	800252c <UART_SetConfig+0x244>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a3f      	ldr	r2, [pc, #252]	; (80025d4 <UART_SetConfig+0x2ec>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d125      	bne.n	8002528 <UART_SetConfig+0x240>
 80024dc:	4b3f      	ldr	r3, [pc, #252]	; (80025dc <UART_SetConfig+0x2f4>)
 80024de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024e2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80024e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80024ea:	d017      	beq.n	800251c <UART_SetConfig+0x234>
 80024ec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80024f0:	d817      	bhi.n	8002522 <UART_SetConfig+0x23a>
 80024f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80024f6:	d00b      	beq.n	8002510 <UART_SetConfig+0x228>
 80024f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80024fc:	d811      	bhi.n	8002522 <UART_SetConfig+0x23a>
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d003      	beq.n	800250a <UART_SetConfig+0x222>
 8002502:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002506:	d006      	beq.n	8002516 <UART_SetConfig+0x22e>
 8002508:	e00b      	b.n	8002522 <UART_SetConfig+0x23a>
 800250a:	2300      	movs	r3, #0
 800250c:	76fb      	strb	r3, [r7, #27]
 800250e:	e00d      	b.n	800252c <UART_SetConfig+0x244>
 8002510:	2302      	movs	r3, #2
 8002512:	76fb      	strb	r3, [r7, #27]
 8002514:	e00a      	b.n	800252c <UART_SetConfig+0x244>
 8002516:	2304      	movs	r3, #4
 8002518:	76fb      	strb	r3, [r7, #27]
 800251a:	e007      	b.n	800252c <UART_SetConfig+0x244>
 800251c:	2308      	movs	r3, #8
 800251e:	76fb      	strb	r3, [r7, #27]
 8002520:	e004      	b.n	800252c <UART_SetConfig+0x244>
 8002522:	2310      	movs	r3, #16
 8002524:	76fb      	strb	r3, [r7, #27]
 8002526:	e001      	b.n	800252c <UART_SetConfig+0x244>
 8002528:	2310      	movs	r3, #16
 800252a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a28      	ldr	r2, [pc, #160]	; (80025d4 <UART_SetConfig+0x2ec>)
 8002532:	4293      	cmp	r3, r2
 8002534:	f040 809e 	bne.w	8002674 <UART_SetConfig+0x38c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002538:	7efb      	ldrb	r3, [r7, #27]
 800253a:	2b08      	cmp	r3, #8
 800253c:	d823      	bhi.n	8002586 <UART_SetConfig+0x29e>
 800253e:	a201      	add	r2, pc, #4	; (adr r2, 8002544 <UART_SetConfig+0x25c>)
 8002540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002544:	08002569 	.word	0x08002569
 8002548:	08002587 	.word	0x08002587
 800254c:	08002571 	.word	0x08002571
 8002550:	08002587 	.word	0x08002587
 8002554:	08002577 	.word	0x08002577
 8002558:	08002587 	.word	0x08002587
 800255c:	08002587 	.word	0x08002587
 8002560:	08002587 	.word	0x08002587
 8002564:	0800257f 	.word	0x0800257f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002568:	f7ff fad2 	bl	8001b10 <HAL_RCC_GetPCLK1Freq>
 800256c:	6178      	str	r0, [r7, #20]
        break;
 800256e:	e00f      	b.n	8002590 <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002570:	4b1e      	ldr	r3, [pc, #120]	; (80025ec <UART_SetConfig+0x304>)
 8002572:	617b      	str	r3, [r7, #20]
        break;
 8002574:	e00c      	b.n	8002590 <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002576:	f7ff fa5d 	bl	8001a34 <HAL_RCC_GetSysClockFreq>
 800257a:	6178      	str	r0, [r7, #20]
        break;
 800257c:	e008      	b.n	8002590 <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800257e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002582:	617b      	str	r3, [r7, #20]
        break;
 8002584:	e004      	b.n	8002590 <UART_SetConfig+0x2a8>
      default:
        pclk = 0U;
 8002586:	2300      	movs	r3, #0
 8002588:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	76bb      	strb	r3, [r7, #26]
        break;
 800258e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	2b00      	cmp	r3, #0
 8002594:	f000 812c 	beq.w	80027f0 <UART_SetConfig+0x508>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800259c:	4a14      	ldr	r2, [pc, #80]	; (80025f0 <UART_SetConfig+0x308>)
 800259e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025a2:	461a      	mov	r2, r3
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80025aa:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685a      	ldr	r2, [r3, #4]
 80025b0:	4613      	mov	r3, r2
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	4413      	add	r3, r2
 80025b6:	68ba      	ldr	r2, [r7, #8]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d305      	bcc.n	80025c8 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80025c2:	68ba      	ldr	r2, [r7, #8]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d915      	bls.n	80025f4 <UART_SetConfig+0x30c>
      {
        ret = HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	76bb      	strb	r3, [r7, #26]
 80025cc:	e110      	b.n	80027f0 <UART_SetConfig+0x508>
 80025ce:	bf00      	nop
 80025d0:	cfff69f3 	.word	0xcfff69f3
 80025d4:	40008000 	.word	0x40008000
 80025d8:	40013800 	.word	0x40013800
 80025dc:	40021000 	.word	0x40021000
 80025e0:	40004400 	.word	0x40004400
 80025e4:	40004800 	.word	0x40004800
 80025e8:	40004c00 	.word	0x40004c00
 80025ec:	00f42400 	.word	0x00f42400
 80025f0:	08003898 	.word	0x08003898
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f04f 0100 	mov.w	r1, #0
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002600:	4a85      	ldr	r2, [pc, #532]	; (8002818 <UART_SetConfig+0x530>)
 8002602:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002606:	b29a      	uxth	r2, r3
 8002608:	f04f 0300 	mov.w	r3, #0
 800260c:	f7fd fe04 	bl	8000218 <__aeabi_uldivmod>
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	4610      	mov	r0, r2
 8002616:	4619      	mov	r1, r3
 8002618:	f04f 0200 	mov.w	r2, #0
 800261c:	f04f 0300 	mov.w	r3, #0
 8002620:	020b      	lsls	r3, r1, #8
 8002622:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002626:	0202      	lsls	r2, r0, #8
 8002628:	6879      	ldr	r1, [r7, #4]
 800262a:	6849      	ldr	r1, [r1, #4]
 800262c:	0849      	lsrs	r1, r1, #1
 800262e:	4608      	mov	r0, r1
 8002630:	f04f 0100 	mov.w	r1, #0
 8002634:	1814      	adds	r4, r2, r0
 8002636:	eb43 0501 	adc.w	r5, r3, r1
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	461a      	mov	r2, r3
 8002640:	f04f 0300 	mov.w	r3, #0
 8002644:	4620      	mov	r0, r4
 8002646:	4629      	mov	r1, r5
 8002648:	f7fd fde6 	bl	8000218 <__aeabi_uldivmod>
 800264c:	4602      	mov	r2, r0
 800264e:	460b      	mov	r3, r1
 8002650:	4613      	mov	r3, r2
 8002652:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800265a:	d308      	bcc.n	800266e <UART_SetConfig+0x386>
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002662:	d204      	bcs.n	800266e <UART_SetConfig+0x386>
        {
          huart->Instance->BRR = usartdiv;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	693a      	ldr	r2, [r7, #16]
 800266a:	60da      	str	r2, [r3, #12]
 800266c:	e0c0      	b.n	80027f0 <UART_SetConfig+0x508>
        }
        else
        {
          ret = HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	76bb      	strb	r3, [r7, #26]
 8002672:	e0bd      	b.n	80027f0 <UART_SetConfig+0x508>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	69db      	ldr	r3, [r3, #28]
 8002678:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800267c:	d164      	bne.n	8002748 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800267e:	7efb      	ldrb	r3, [r7, #27]
 8002680:	2b08      	cmp	r3, #8
 8002682:	d828      	bhi.n	80026d6 <UART_SetConfig+0x3ee>
 8002684:	a201      	add	r2, pc, #4	; (adr r2, 800268c <UART_SetConfig+0x3a4>)
 8002686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800268a:	bf00      	nop
 800268c:	080026b1 	.word	0x080026b1
 8002690:	080026b9 	.word	0x080026b9
 8002694:	080026c1 	.word	0x080026c1
 8002698:	080026d7 	.word	0x080026d7
 800269c:	080026c7 	.word	0x080026c7
 80026a0:	080026d7 	.word	0x080026d7
 80026a4:	080026d7 	.word	0x080026d7
 80026a8:	080026d7 	.word	0x080026d7
 80026ac:	080026cf 	.word	0x080026cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026b0:	f7ff fa2e 	bl	8001b10 <HAL_RCC_GetPCLK1Freq>
 80026b4:	6178      	str	r0, [r7, #20]
        break;
 80026b6:	e013      	b.n	80026e0 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80026b8:	f7ff fa40 	bl	8001b3c <HAL_RCC_GetPCLK2Freq>
 80026bc:	6178      	str	r0, [r7, #20]
        break;
 80026be:	e00f      	b.n	80026e0 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80026c0:	4b56      	ldr	r3, [pc, #344]	; (800281c <UART_SetConfig+0x534>)
 80026c2:	617b      	str	r3, [r7, #20]
        break;
 80026c4:	e00c      	b.n	80026e0 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026c6:	f7ff f9b5 	bl	8001a34 <HAL_RCC_GetSysClockFreq>
 80026ca:	6178      	str	r0, [r7, #20]
        break;
 80026cc:	e008      	b.n	80026e0 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026d2:	617b      	str	r3, [r7, #20]
        break;
 80026d4:	e004      	b.n	80026e0 <UART_SetConfig+0x3f8>
      default:
        pclk = 0U;
 80026d6:	2300      	movs	r3, #0
 80026d8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	76bb      	strb	r3, [r7, #26]
        break;
 80026de:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	f000 8084 	beq.w	80027f0 <UART_SetConfig+0x508>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ec:	4a4a      	ldr	r2, [pc, #296]	; (8002818 <UART_SetConfig+0x530>)
 80026ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026f2:	461a      	mov	r2, r3
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80026fa:	005a      	lsls	r2, r3, #1
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	085b      	lsrs	r3, r3, #1
 8002702:	441a      	add	r2, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	fbb2 f3f3 	udiv	r3, r2, r3
 800270c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	2b0f      	cmp	r3, #15
 8002712:	d916      	bls.n	8002742 <UART_SetConfig+0x45a>
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800271a:	d212      	bcs.n	8002742 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	b29b      	uxth	r3, r3
 8002720:	f023 030f 	bic.w	r3, r3, #15
 8002724:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	085b      	lsrs	r3, r3, #1
 800272a:	b29b      	uxth	r3, r3
 800272c:	f003 0307 	and.w	r3, r3, #7
 8002730:	b29a      	uxth	r2, r3
 8002732:	89fb      	ldrh	r3, [r7, #14]
 8002734:	4313      	orrs	r3, r2
 8002736:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	89fa      	ldrh	r2, [r7, #14]
 800273e:	60da      	str	r2, [r3, #12]
 8002740:	e056      	b.n	80027f0 <UART_SetConfig+0x508>
      }
      else
      {
        ret = HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	76bb      	strb	r3, [r7, #26]
 8002746:	e053      	b.n	80027f0 <UART_SetConfig+0x508>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002748:	7efb      	ldrb	r3, [r7, #27]
 800274a:	2b08      	cmp	r3, #8
 800274c:	d827      	bhi.n	800279e <UART_SetConfig+0x4b6>
 800274e:	a201      	add	r2, pc, #4	; (adr r2, 8002754 <UART_SetConfig+0x46c>)
 8002750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002754:	08002779 	.word	0x08002779
 8002758:	08002781 	.word	0x08002781
 800275c:	08002789 	.word	0x08002789
 8002760:	0800279f 	.word	0x0800279f
 8002764:	0800278f 	.word	0x0800278f
 8002768:	0800279f 	.word	0x0800279f
 800276c:	0800279f 	.word	0x0800279f
 8002770:	0800279f 	.word	0x0800279f
 8002774:	08002797 	.word	0x08002797
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002778:	f7ff f9ca 	bl	8001b10 <HAL_RCC_GetPCLK1Freq>
 800277c:	6178      	str	r0, [r7, #20]
        break;
 800277e:	e013      	b.n	80027a8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002780:	f7ff f9dc 	bl	8001b3c <HAL_RCC_GetPCLK2Freq>
 8002784:	6178      	str	r0, [r7, #20]
        break;
 8002786:	e00f      	b.n	80027a8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002788:	4b24      	ldr	r3, [pc, #144]	; (800281c <UART_SetConfig+0x534>)
 800278a:	617b      	str	r3, [r7, #20]
        break;
 800278c:	e00c      	b.n	80027a8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800278e:	f7ff f951 	bl	8001a34 <HAL_RCC_GetSysClockFreq>
 8002792:	6178      	str	r0, [r7, #20]
        break;
 8002794:	e008      	b.n	80027a8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002796:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800279a:	617b      	str	r3, [r7, #20]
        break;
 800279c:	e004      	b.n	80027a8 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800279e:	2300      	movs	r3, #0
 80027a0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	76bb      	strb	r3, [r7, #26]
        break;
 80027a6:	bf00      	nop
    }

    if (pclk != 0U)
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d020      	beq.n	80027f0 <UART_SetConfig+0x508>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b2:	4a19      	ldr	r2, [pc, #100]	; (8002818 <UART_SetConfig+0x530>)
 80027b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80027b8:	461a      	mov	r2, r3
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	fbb3 f2f2 	udiv	r2, r3, r2
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	085b      	lsrs	r3, r3, #1
 80027c6:	441a      	add	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80027d0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	2b0f      	cmp	r3, #15
 80027d6:	d909      	bls.n	80027ec <UART_SetConfig+0x504>
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027de:	d205      	bcs.n	80027ec <UART_SetConfig+0x504>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	b29a      	uxth	r2, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	60da      	str	r2, [r3, #12]
 80027ea:	e001      	b.n	80027f0 <UART_SetConfig+0x508>
      }
      else
      {
        ret = HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800280c:	7ebb      	ldrb	r3, [r7, #26]
}
 800280e:	4618      	mov	r0, r3
 8002810:	3720      	adds	r7, #32
 8002812:	46bd      	mov	sp, r7
 8002814:	bdb0      	pop	{r4, r5, r7, pc}
 8002816:	bf00      	nop
 8002818:	08003898 	.word	0x08003898
 800281c:	00f42400 	.word	0x00f42400

08002820 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800282c:	f003 0308 	and.w	r3, r3, #8
 8002830:	2b00      	cmp	r3, #0
 8002832:	d00a      	beq.n	800284a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	430a      	orrs	r2, r1
 8002848:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	2b00      	cmp	r3, #0
 8002854:	d00a      	beq.n	800286c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	430a      	orrs	r2, r1
 800286a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002870:	f003 0302 	and.w	r3, r3, #2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d00a      	beq.n	800288e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	430a      	orrs	r2, r1
 800288c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002892:	f003 0304 	and.w	r3, r3, #4
 8002896:	2b00      	cmp	r3, #0
 8002898:	d00a      	beq.n	80028b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	430a      	orrs	r2, r1
 80028ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b4:	f003 0310 	and.w	r3, r3, #16
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d00a      	beq.n	80028d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	430a      	orrs	r2, r1
 80028d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d6:	f003 0320 	and.w	r3, r3, #32
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d00a      	beq.n	80028f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	430a      	orrs	r2, r1
 80028f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d01a      	beq.n	8002936 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	430a      	orrs	r2, r1
 8002914:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800291e:	d10a      	bne.n	8002936 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	430a      	orrs	r2, r1
 8002934:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800293a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00a      	beq.n	8002958 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	430a      	orrs	r2, r1
 8002956:	605a      	str	r2, [r3, #4]
  }
}
 8002958:	bf00      	nop
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b098      	sub	sp, #96	; 0x60
 8002968:	af02      	add	r7, sp, #8
 800296a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002974:	f7fe f8e8 	bl	8000b48 <HAL_GetTick>
 8002978:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0308 	and.w	r3, r3, #8
 8002984:	2b08      	cmp	r3, #8
 8002986:	d12f      	bne.n	80029e8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002988:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002990:	2200      	movs	r2, #0
 8002992:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 f88e 	bl	8002ab8 <UART_WaitOnFlagUntilTimeout>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d022      	beq.n	80029e8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029aa:	e853 3f00 	ldrex	r3, [r3]
 80029ae:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80029b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029b6:	653b      	str	r3, [r7, #80]	; 0x50
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	461a      	mov	r2, r3
 80029be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80029c0:	647b      	str	r3, [r7, #68]	; 0x44
 80029c2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029c4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80029c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80029c8:	e841 2300 	strex	r3, r2, [r1]
 80029cc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80029ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1e6      	bne.n	80029a2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2220      	movs	r2, #32
 80029d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2200      	movs	r2, #0
 80029e0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e063      	b.n	8002ab0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0304 	and.w	r3, r3, #4
 80029f2:	2b04      	cmp	r3, #4
 80029f4:	d149      	bne.n	8002a8a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80029f6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80029fa:	9300      	str	r3, [sp, #0]
 80029fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029fe:	2200      	movs	r2, #0
 8002a00:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f000 f857 	bl	8002ab8 <UART_WaitOnFlagUntilTimeout>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d03c      	beq.n	8002a8a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a18:	e853 3f00 	ldrex	r3, [r3]
 8002a1c:	623b      	str	r3, [r7, #32]
   return(result);
 8002a1e:	6a3b      	ldr	r3, [r7, #32]
 8002a20:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002a24:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a2e:	633b      	str	r3, [r7, #48]	; 0x30
 8002a30:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a32:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002a34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a36:	e841 2300 	strex	r3, r2, [r1]
 8002a3a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1e6      	bne.n	8002a10 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	3308      	adds	r3, #8
 8002a48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	e853 3f00 	ldrex	r3, [r3]
 8002a50:	60fb      	str	r3, [r7, #12]
   return(result);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	f023 0301 	bic.w	r3, r3, #1
 8002a58:	64bb      	str	r3, [r7, #72]	; 0x48
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	3308      	adds	r3, #8
 8002a60:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a62:	61fa      	str	r2, [r7, #28]
 8002a64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a66:	69b9      	ldr	r1, [r7, #24]
 8002a68:	69fa      	ldr	r2, [r7, #28]
 8002a6a:	e841 2300 	strex	r3, r2, [r1]
 8002a6e:	617b      	str	r3, [r7, #20]
   return(result);
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1e5      	bne.n	8002a42 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2220      	movs	r2, #32
 8002a7a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e012      	b.n	8002ab0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2220      	movs	r2, #32
 8002a8e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2220      	movs	r2, #32
 8002a96:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002aae:	2300      	movs	r3, #0
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3758      	adds	r7, #88	; 0x58
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	603b      	str	r3, [r7, #0]
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ac8:	e04f      	b.n	8002b6a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad0:	d04b      	beq.n	8002b6a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ad2:	f7fe f839 	bl	8000b48 <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d302      	bcc.n	8002ae8 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d101      	bne.n	8002aec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e04e      	b.n	8002b8a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0304 	and.w	r3, r3, #4
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d037      	beq.n	8002b6a <UART_WaitOnFlagUntilTimeout+0xb2>
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	2b80      	cmp	r3, #128	; 0x80
 8002afe:	d034      	beq.n	8002b6a <UART_WaitOnFlagUntilTimeout+0xb2>
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	2b40      	cmp	r3, #64	; 0x40
 8002b04:	d031      	beq.n	8002b6a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	69db      	ldr	r3, [r3, #28]
 8002b0c:	f003 0308 	and.w	r3, r3, #8
 8002b10:	2b08      	cmp	r3, #8
 8002b12:	d110      	bne.n	8002b36 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2208      	movs	r2, #8
 8002b1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f000 f838 	bl	8002b92 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2208      	movs	r2, #8
 8002b26:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e029      	b.n	8002b8a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	69db      	ldr	r3, [r3, #28]
 8002b3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b44:	d111      	bne.n	8002b6a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b50:	68f8      	ldr	r0, [r7, #12]
 8002b52:	f000 f81e 	bl	8002b92 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2220      	movs	r2, #32
 8002b5a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e00f      	b.n	8002b8a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	69da      	ldr	r2, [r3, #28]
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	4013      	ands	r3, r2
 8002b74:	68ba      	ldr	r2, [r7, #8]
 8002b76:	429a      	cmp	r2, r3
 8002b78:	bf0c      	ite	eq
 8002b7a:	2301      	moveq	r3, #1
 8002b7c:	2300      	movne	r3, #0
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	461a      	mov	r2, r3
 8002b82:	79fb      	ldrb	r3, [r7, #7]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d0a0      	beq.n	8002aca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b88:	2300      	movs	r3, #0
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b92:	b480      	push	{r7}
 8002b94:	b095      	sub	sp, #84	; 0x54
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ba2:	e853 3f00 	ldrex	r3, [r3]
 8002ba6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002baa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002bae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bb8:	643b      	str	r3, [r7, #64]	; 0x40
 8002bba:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bbc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002bbe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002bc0:	e841 2300 	strex	r3, r2, [r1]
 8002bc4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d1e6      	bne.n	8002b9a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	3308      	adds	r3, #8
 8002bd2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bd4:	6a3b      	ldr	r3, [r7, #32]
 8002bd6:	e853 3f00 	ldrex	r3, [r3]
 8002bda:	61fb      	str	r3, [r7, #28]
   return(result);
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002be2:	f023 0301 	bic.w	r3, r3, #1
 8002be6:	64bb      	str	r3, [r7, #72]	; 0x48
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	3308      	adds	r3, #8
 8002bee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002bf0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002bf2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bf4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002bf6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bf8:	e841 2300 	strex	r3, r2, [r1]
 8002bfc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d1e3      	bne.n	8002bcc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d118      	bne.n	8002c3e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	e853 3f00 	ldrex	r3, [r3]
 8002c18:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	f023 0310 	bic.w	r3, r3, #16
 8002c20:	647b      	str	r3, [r7, #68]	; 0x44
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	461a      	mov	r2, r3
 8002c28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c2a:	61bb      	str	r3, [r7, #24]
 8002c2c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c2e:	6979      	ldr	r1, [r7, #20]
 8002c30:	69ba      	ldr	r2, [r7, #24]
 8002c32:	e841 2300 	strex	r3, r2, [r1]
 8002c36:	613b      	str	r3, [r7, #16]
   return(result);
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d1e6      	bne.n	8002c0c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2220      	movs	r2, #32
 8002c42:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	675a      	str	r2, [r3, #116]	; 0x74
}
 8002c52:	bf00      	nop
 8002c54:	3754      	adds	r7, #84	; 0x54
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr

08002c5e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002c5e:	b480      	push	{r7}
 8002c60:	b085      	sub	sp, #20
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d101      	bne.n	8002c74 <HAL_UARTEx_DisableFifoMode+0x16>
 8002c70:	2302      	movs	r3, #2
 8002c72:	e027      	b.n	8002cc4 <HAL_UARTEx_DisableFifoMode+0x66>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2224      	movs	r2, #36	; 0x24
 8002c80:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f022 0201 	bic.w	r2, r2, #1
 8002c9a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8002ca2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2220      	movs	r2, #32
 8002cb6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002cc2:	2300      	movs	r3, #0
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3714      	adds	r7, #20
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d101      	bne.n	8002ce8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	e02d      	b.n	8002d44 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2224      	movs	r2, #36	; 0x24
 8002cf4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f022 0201 	bic.w	r2, r2, #1
 8002d0e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	683a      	ldr	r2, [r7, #0]
 8002d20:	430a      	orrs	r2, r1
 8002d22:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f000 f84f 	bl	8002dc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68fa      	ldr	r2, [r7, #12]
 8002d30:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2220      	movs	r2, #32
 8002d36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002d42:	2300      	movs	r3, #0
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3710      	adds	r7, #16
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d101      	bne.n	8002d64 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002d60:	2302      	movs	r3, #2
 8002d62:	e02d      	b.n	8002dc0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2224      	movs	r2, #36	; 0x24
 8002d70:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f022 0201 	bic.w	r2, r2, #1
 8002d8a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	683a      	ldr	r2, [r7, #0]
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f000 f811 	bl	8002dc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2220      	movs	r2, #32
 8002db2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b085      	sub	sp, #20
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d108      	bne.n	8002dea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002de8:	e031      	b.n	8002e4e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002dea:	2308      	movs	r3, #8
 8002dec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002dee:	2308      	movs	r3, #8
 8002df0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	0e5b      	lsrs	r3, r3, #25
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	f003 0307 	and.w	r3, r3, #7
 8002e00:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	0f5b      	lsrs	r3, r3, #29
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	f003 0307 	and.w	r3, r3, #7
 8002e10:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002e12:	7bbb      	ldrb	r3, [r7, #14]
 8002e14:	7b3a      	ldrb	r2, [r7, #12]
 8002e16:	4911      	ldr	r1, [pc, #68]	; (8002e5c <UARTEx_SetNbDataToProcess+0x94>)
 8002e18:	5c8a      	ldrb	r2, [r1, r2]
 8002e1a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8002e1e:	7b3a      	ldrb	r2, [r7, #12]
 8002e20:	490f      	ldr	r1, [pc, #60]	; (8002e60 <UARTEx_SetNbDataToProcess+0x98>)
 8002e22:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002e24:	fb93 f3f2 	sdiv	r3, r3, r2
 8002e28:	b29a      	uxth	r2, r3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002e30:	7bfb      	ldrb	r3, [r7, #15]
 8002e32:	7b7a      	ldrb	r2, [r7, #13]
 8002e34:	4909      	ldr	r1, [pc, #36]	; (8002e5c <UARTEx_SetNbDataToProcess+0x94>)
 8002e36:	5c8a      	ldrb	r2, [r1, r2]
 8002e38:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8002e3c:	7b7a      	ldrb	r2, [r7, #13]
 8002e3e:	4908      	ldr	r1, [pc, #32]	; (8002e60 <UARTEx_SetNbDataToProcess+0x98>)
 8002e40:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002e42:	fb93 f3f2 	sdiv	r3, r3, r2
 8002e46:	b29a      	uxth	r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8002e4e:	bf00      	nop
 8002e50:	3714      	adds	r7, #20
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	080038b0 	.word	0x080038b0
 8002e60:	080038b8 	.word	0x080038b8

08002e64 <__errno>:
 8002e64:	4b01      	ldr	r3, [pc, #4]	; (8002e6c <__errno+0x8>)
 8002e66:	6818      	ldr	r0, [r3, #0]
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	2000000c 	.word	0x2000000c

08002e70 <__libc_init_array>:
 8002e70:	b570      	push	{r4, r5, r6, lr}
 8002e72:	4d0d      	ldr	r5, [pc, #52]	; (8002ea8 <__libc_init_array+0x38>)
 8002e74:	4c0d      	ldr	r4, [pc, #52]	; (8002eac <__libc_init_array+0x3c>)
 8002e76:	1b64      	subs	r4, r4, r5
 8002e78:	10a4      	asrs	r4, r4, #2
 8002e7a:	2600      	movs	r6, #0
 8002e7c:	42a6      	cmp	r6, r4
 8002e7e:	d109      	bne.n	8002e94 <__libc_init_array+0x24>
 8002e80:	4d0b      	ldr	r5, [pc, #44]	; (8002eb0 <__libc_init_array+0x40>)
 8002e82:	4c0c      	ldr	r4, [pc, #48]	; (8002eb4 <__libc_init_array+0x44>)
 8002e84:	f000 fce6 	bl	8003854 <_init>
 8002e88:	1b64      	subs	r4, r4, r5
 8002e8a:	10a4      	asrs	r4, r4, #2
 8002e8c:	2600      	movs	r6, #0
 8002e8e:	42a6      	cmp	r6, r4
 8002e90:	d105      	bne.n	8002e9e <__libc_init_array+0x2e>
 8002e92:	bd70      	pop	{r4, r5, r6, pc}
 8002e94:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e98:	4798      	blx	r3
 8002e9a:	3601      	adds	r6, #1
 8002e9c:	e7ee      	b.n	8002e7c <__libc_init_array+0xc>
 8002e9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ea2:	4798      	blx	r3
 8002ea4:	3601      	adds	r6, #1
 8002ea6:	e7f2      	b.n	8002e8e <__libc_init_array+0x1e>
 8002ea8:	0800392c 	.word	0x0800392c
 8002eac:	0800392c 	.word	0x0800392c
 8002eb0:	0800392c 	.word	0x0800392c
 8002eb4:	08003930 	.word	0x08003930

08002eb8 <memset>:
 8002eb8:	4402      	add	r2, r0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d100      	bne.n	8002ec2 <memset+0xa>
 8002ec0:	4770      	bx	lr
 8002ec2:	f803 1b01 	strb.w	r1, [r3], #1
 8002ec6:	e7f9      	b.n	8002ebc <memset+0x4>

08002ec8 <_puts_r>:
 8002ec8:	b570      	push	{r4, r5, r6, lr}
 8002eca:	460e      	mov	r6, r1
 8002ecc:	4605      	mov	r5, r0
 8002ece:	b118      	cbz	r0, 8002ed8 <_puts_r+0x10>
 8002ed0:	6983      	ldr	r3, [r0, #24]
 8002ed2:	b90b      	cbnz	r3, 8002ed8 <_puts_r+0x10>
 8002ed4:	f000 fa48 	bl	8003368 <__sinit>
 8002ed8:	69ab      	ldr	r3, [r5, #24]
 8002eda:	68ac      	ldr	r4, [r5, #8]
 8002edc:	b913      	cbnz	r3, 8002ee4 <_puts_r+0x1c>
 8002ede:	4628      	mov	r0, r5
 8002ee0:	f000 fa42 	bl	8003368 <__sinit>
 8002ee4:	4b2c      	ldr	r3, [pc, #176]	; (8002f98 <_puts_r+0xd0>)
 8002ee6:	429c      	cmp	r4, r3
 8002ee8:	d120      	bne.n	8002f2c <_puts_r+0x64>
 8002eea:	686c      	ldr	r4, [r5, #4]
 8002eec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002eee:	07db      	lsls	r3, r3, #31
 8002ef0:	d405      	bmi.n	8002efe <_puts_r+0x36>
 8002ef2:	89a3      	ldrh	r3, [r4, #12]
 8002ef4:	0598      	lsls	r0, r3, #22
 8002ef6:	d402      	bmi.n	8002efe <_puts_r+0x36>
 8002ef8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002efa:	f000 fad3 	bl	80034a4 <__retarget_lock_acquire_recursive>
 8002efe:	89a3      	ldrh	r3, [r4, #12]
 8002f00:	0719      	lsls	r1, r3, #28
 8002f02:	d51d      	bpl.n	8002f40 <_puts_r+0x78>
 8002f04:	6923      	ldr	r3, [r4, #16]
 8002f06:	b1db      	cbz	r3, 8002f40 <_puts_r+0x78>
 8002f08:	3e01      	subs	r6, #1
 8002f0a:	68a3      	ldr	r3, [r4, #8]
 8002f0c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002f10:	3b01      	subs	r3, #1
 8002f12:	60a3      	str	r3, [r4, #8]
 8002f14:	bb39      	cbnz	r1, 8002f66 <_puts_r+0x9e>
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	da38      	bge.n	8002f8c <_puts_r+0xc4>
 8002f1a:	4622      	mov	r2, r4
 8002f1c:	210a      	movs	r1, #10
 8002f1e:	4628      	mov	r0, r5
 8002f20:	f000 f848 	bl	8002fb4 <__swbuf_r>
 8002f24:	3001      	adds	r0, #1
 8002f26:	d011      	beq.n	8002f4c <_puts_r+0x84>
 8002f28:	250a      	movs	r5, #10
 8002f2a:	e011      	b.n	8002f50 <_puts_r+0x88>
 8002f2c:	4b1b      	ldr	r3, [pc, #108]	; (8002f9c <_puts_r+0xd4>)
 8002f2e:	429c      	cmp	r4, r3
 8002f30:	d101      	bne.n	8002f36 <_puts_r+0x6e>
 8002f32:	68ac      	ldr	r4, [r5, #8]
 8002f34:	e7da      	b.n	8002eec <_puts_r+0x24>
 8002f36:	4b1a      	ldr	r3, [pc, #104]	; (8002fa0 <_puts_r+0xd8>)
 8002f38:	429c      	cmp	r4, r3
 8002f3a:	bf08      	it	eq
 8002f3c:	68ec      	ldreq	r4, [r5, #12]
 8002f3e:	e7d5      	b.n	8002eec <_puts_r+0x24>
 8002f40:	4621      	mov	r1, r4
 8002f42:	4628      	mov	r0, r5
 8002f44:	f000 f888 	bl	8003058 <__swsetup_r>
 8002f48:	2800      	cmp	r0, #0
 8002f4a:	d0dd      	beq.n	8002f08 <_puts_r+0x40>
 8002f4c:	f04f 35ff 	mov.w	r5, #4294967295
 8002f50:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002f52:	07da      	lsls	r2, r3, #31
 8002f54:	d405      	bmi.n	8002f62 <_puts_r+0x9a>
 8002f56:	89a3      	ldrh	r3, [r4, #12]
 8002f58:	059b      	lsls	r3, r3, #22
 8002f5a:	d402      	bmi.n	8002f62 <_puts_r+0x9a>
 8002f5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002f5e:	f000 faa2 	bl	80034a6 <__retarget_lock_release_recursive>
 8002f62:	4628      	mov	r0, r5
 8002f64:	bd70      	pop	{r4, r5, r6, pc}
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	da04      	bge.n	8002f74 <_puts_r+0xac>
 8002f6a:	69a2      	ldr	r2, [r4, #24]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	dc06      	bgt.n	8002f7e <_puts_r+0xb6>
 8002f70:	290a      	cmp	r1, #10
 8002f72:	d004      	beq.n	8002f7e <_puts_r+0xb6>
 8002f74:	6823      	ldr	r3, [r4, #0]
 8002f76:	1c5a      	adds	r2, r3, #1
 8002f78:	6022      	str	r2, [r4, #0]
 8002f7a:	7019      	strb	r1, [r3, #0]
 8002f7c:	e7c5      	b.n	8002f0a <_puts_r+0x42>
 8002f7e:	4622      	mov	r2, r4
 8002f80:	4628      	mov	r0, r5
 8002f82:	f000 f817 	bl	8002fb4 <__swbuf_r>
 8002f86:	3001      	adds	r0, #1
 8002f88:	d1bf      	bne.n	8002f0a <_puts_r+0x42>
 8002f8a:	e7df      	b.n	8002f4c <_puts_r+0x84>
 8002f8c:	6823      	ldr	r3, [r4, #0]
 8002f8e:	250a      	movs	r5, #10
 8002f90:	1c5a      	adds	r2, r3, #1
 8002f92:	6022      	str	r2, [r4, #0]
 8002f94:	701d      	strb	r5, [r3, #0]
 8002f96:	e7db      	b.n	8002f50 <_puts_r+0x88>
 8002f98:	080038e4 	.word	0x080038e4
 8002f9c:	08003904 	.word	0x08003904
 8002fa0:	080038c4 	.word	0x080038c4

08002fa4 <puts>:
 8002fa4:	4b02      	ldr	r3, [pc, #8]	; (8002fb0 <puts+0xc>)
 8002fa6:	4601      	mov	r1, r0
 8002fa8:	6818      	ldr	r0, [r3, #0]
 8002faa:	f7ff bf8d 	b.w	8002ec8 <_puts_r>
 8002fae:	bf00      	nop
 8002fb0:	2000000c 	.word	0x2000000c

08002fb4 <__swbuf_r>:
 8002fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fb6:	460e      	mov	r6, r1
 8002fb8:	4614      	mov	r4, r2
 8002fba:	4605      	mov	r5, r0
 8002fbc:	b118      	cbz	r0, 8002fc6 <__swbuf_r+0x12>
 8002fbe:	6983      	ldr	r3, [r0, #24]
 8002fc0:	b90b      	cbnz	r3, 8002fc6 <__swbuf_r+0x12>
 8002fc2:	f000 f9d1 	bl	8003368 <__sinit>
 8002fc6:	4b21      	ldr	r3, [pc, #132]	; (800304c <__swbuf_r+0x98>)
 8002fc8:	429c      	cmp	r4, r3
 8002fca:	d12b      	bne.n	8003024 <__swbuf_r+0x70>
 8002fcc:	686c      	ldr	r4, [r5, #4]
 8002fce:	69a3      	ldr	r3, [r4, #24]
 8002fd0:	60a3      	str	r3, [r4, #8]
 8002fd2:	89a3      	ldrh	r3, [r4, #12]
 8002fd4:	071a      	lsls	r2, r3, #28
 8002fd6:	d52f      	bpl.n	8003038 <__swbuf_r+0x84>
 8002fd8:	6923      	ldr	r3, [r4, #16]
 8002fda:	b36b      	cbz	r3, 8003038 <__swbuf_r+0x84>
 8002fdc:	6923      	ldr	r3, [r4, #16]
 8002fde:	6820      	ldr	r0, [r4, #0]
 8002fe0:	1ac0      	subs	r0, r0, r3
 8002fe2:	6963      	ldr	r3, [r4, #20]
 8002fe4:	b2f6      	uxtb	r6, r6
 8002fe6:	4283      	cmp	r3, r0
 8002fe8:	4637      	mov	r7, r6
 8002fea:	dc04      	bgt.n	8002ff6 <__swbuf_r+0x42>
 8002fec:	4621      	mov	r1, r4
 8002fee:	4628      	mov	r0, r5
 8002ff0:	f000 f926 	bl	8003240 <_fflush_r>
 8002ff4:	bb30      	cbnz	r0, 8003044 <__swbuf_r+0x90>
 8002ff6:	68a3      	ldr	r3, [r4, #8]
 8002ff8:	3b01      	subs	r3, #1
 8002ffa:	60a3      	str	r3, [r4, #8]
 8002ffc:	6823      	ldr	r3, [r4, #0]
 8002ffe:	1c5a      	adds	r2, r3, #1
 8003000:	6022      	str	r2, [r4, #0]
 8003002:	701e      	strb	r6, [r3, #0]
 8003004:	6963      	ldr	r3, [r4, #20]
 8003006:	3001      	adds	r0, #1
 8003008:	4283      	cmp	r3, r0
 800300a:	d004      	beq.n	8003016 <__swbuf_r+0x62>
 800300c:	89a3      	ldrh	r3, [r4, #12]
 800300e:	07db      	lsls	r3, r3, #31
 8003010:	d506      	bpl.n	8003020 <__swbuf_r+0x6c>
 8003012:	2e0a      	cmp	r6, #10
 8003014:	d104      	bne.n	8003020 <__swbuf_r+0x6c>
 8003016:	4621      	mov	r1, r4
 8003018:	4628      	mov	r0, r5
 800301a:	f000 f911 	bl	8003240 <_fflush_r>
 800301e:	b988      	cbnz	r0, 8003044 <__swbuf_r+0x90>
 8003020:	4638      	mov	r0, r7
 8003022:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003024:	4b0a      	ldr	r3, [pc, #40]	; (8003050 <__swbuf_r+0x9c>)
 8003026:	429c      	cmp	r4, r3
 8003028:	d101      	bne.n	800302e <__swbuf_r+0x7a>
 800302a:	68ac      	ldr	r4, [r5, #8]
 800302c:	e7cf      	b.n	8002fce <__swbuf_r+0x1a>
 800302e:	4b09      	ldr	r3, [pc, #36]	; (8003054 <__swbuf_r+0xa0>)
 8003030:	429c      	cmp	r4, r3
 8003032:	bf08      	it	eq
 8003034:	68ec      	ldreq	r4, [r5, #12]
 8003036:	e7ca      	b.n	8002fce <__swbuf_r+0x1a>
 8003038:	4621      	mov	r1, r4
 800303a:	4628      	mov	r0, r5
 800303c:	f000 f80c 	bl	8003058 <__swsetup_r>
 8003040:	2800      	cmp	r0, #0
 8003042:	d0cb      	beq.n	8002fdc <__swbuf_r+0x28>
 8003044:	f04f 37ff 	mov.w	r7, #4294967295
 8003048:	e7ea      	b.n	8003020 <__swbuf_r+0x6c>
 800304a:	bf00      	nop
 800304c:	080038e4 	.word	0x080038e4
 8003050:	08003904 	.word	0x08003904
 8003054:	080038c4 	.word	0x080038c4

08003058 <__swsetup_r>:
 8003058:	4b32      	ldr	r3, [pc, #200]	; (8003124 <__swsetup_r+0xcc>)
 800305a:	b570      	push	{r4, r5, r6, lr}
 800305c:	681d      	ldr	r5, [r3, #0]
 800305e:	4606      	mov	r6, r0
 8003060:	460c      	mov	r4, r1
 8003062:	b125      	cbz	r5, 800306e <__swsetup_r+0x16>
 8003064:	69ab      	ldr	r3, [r5, #24]
 8003066:	b913      	cbnz	r3, 800306e <__swsetup_r+0x16>
 8003068:	4628      	mov	r0, r5
 800306a:	f000 f97d 	bl	8003368 <__sinit>
 800306e:	4b2e      	ldr	r3, [pc, #184]	; (8003128 <__swsetup_r+0xd0>)
 8003070:	429c      	cmp	r4, r3
 8003072:	d10f      	bne.n	8003094 <__swsetup_r+0x3c>
 8003074:	686c      	ldr	r4, [r5, #4]
 8003076:	89a3      	ldrh	r3, [r4, #12]
 8003078:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800307c:	0719      	lsls	r1, r3, #28
 800307e:	d42c      	bmi.n	80030da <__swsetup_r+0x82>
 8003080:	06dd      	lsls	r5, r3, #27
 8003082:	d411      	bmi.n	80030a8 <__swsetup_r+0x50>
 8003084:	2309      	movs	r3, #9
 8003086:	6033      	str	r3, [r6, #0]
 8003088:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800308c:	81a3      	strh	r3, [r4, #12]
 800308e:	f04f 30ff 	mov.w	r0, #4294967295
 8003092:	e03e      	b.n	8003112 <__swsetup_r+0xba>
 8003094:	4b25      	ldr	r3, [pc, #148]	; (800312c <__swsetup_r+0xd4>)
 8003096:	429c      	cmp	r4, r3
 8003098:	d101      	bne.n	800309e <__swsetup_r+0x46>
 800309a:	68ac      	ldr	r4, [r5, #8]
 800309c:	e7eb      	b.n	8003076 <__swsetup_r+0x1e>
 800309e:	4b24      	ldr	r3, [pc, #144]	; (8003130 <__swsetup_r+0xd8>)
 80030a0:	429c      	cmp	r4, r3
 80030a2:	bf08      	it	eq
 80030a4:	68ec      	ldreq	r4, [r5, #12]
 80030a6:	e7e6      	b.n	8003076 <__swsetup_r+0x1e>
 80030a8:	0758      	lsls	r0, r3, #29
 80030aa:	d512      	bpl.n	80030d2 <__swsetup_r+0x7a>
 80030ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80030ae:	b141      	cbz	r1, 80030c2 <__swsetup_r+0x6a>
 80030b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80030b4:	4299      	cmp	r1, r3
 80030b6:	d002      	beq.n	80030be <__swsetup_r+0x66>
 80030b8:	4630      	mov	r0, r6
 80030ba:	f000 fa59 	bl	8003570 <_free_r>
 80030be:	2300      	movs	r3, #0
 80030c0:	6363      	str	r3, [r4, #52]	; 0x34
 80030c2:	89a3      	ldrh	r3, [r4, #12]
 80030c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80030c8:	81a3      	strh	r3, [r4, #12]
 80030ca:	2300      	movs	r3, #0
 80030cc:	6063      	str	r3, [r4, #4]
 80030ce:	6923      	ldr	r3, [r4, #16]
 80030d0:	6023      	str	r3, [r4, #0]
 80030d2:	89a3      	ldrh	r3, [r4, #12]
 80030d4:	f043 0308 	orr.w	r3, r3, #8
 80030d8:	81a3      	strh	r3, [r4, #12]
 80030da:	6923      	ldr	r3, [r4, #16]
 80030dc:	b94b      	cbnz	r3, 80030f2 <__swsetup_r+0x9a>
 80030de:	89a3      	ldrh	r3, [r4, #12]
 80030e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80030e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030e8:	d003      	beq.n	80030f2 <__swsetup_r+0x9a>
 80030ea:	4621      	mov	r1, r4
 80030ec:	4630      	mov	r0, r6
 80030ee:	f000 f9ff 	bl	80034f0 <__smakebuf_r>
 80030f2:	89a0      	ldrh	r0, [r4, #12]
 80030f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80030f8:	f010 0301 	ands.w	r3, r0, #1
 80030fc:	d00a      	beq.n	8003114 <__swsetup_r+0xbc>
 80030fe:	2300      	movs	r3, #0
 8003100:	60a3      	str	r3, [r4, #8]
 8003102:	6963      	ldr	r3, [r4, #20]
 8003104:	425b      	negs	r3, r3
 8003106:	61a3      	str	r3, [r4, #24]
 8003108:	6923      	ldr	r3, [r4, #16]
 800310a:	b943      	cbnz	r3, 800311e <__swsetup_r+0xc6>
 800310c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003110:	d1ba      	bne.n	8003088 <__swsetup_r+0x30>
 8003112:	bd70      	pop	{r4, r5, r6, pc}
 8003114:	0781      	lsls	r1, r0, #30
 8003116:	bf58      	it	pl
 8003118:	6963      	ldrpl	r3, [r4, #20]
 800311a:	60a3      	str	r3, [r4, #8]
 800311c:	e7f4      	b.n	8003108 <__swsetup_r+0xb0>
 800311e:	2000      	movs	r0, #0
 8003120:	e7f7      	b.n	8003112 <__swsetup_r+0xba>
 8003122:	bf00      	nop
 8003124:	2000000c 	.word	0x2000000c
 8003128:	080038e4 	.word	0x080038e4
 800312c:	08003904 	.word	0x08003904
 8003130:	080038c4 	.word	0x080038c4

08003134 <__sflush_r>:
 8003134:	898a      	ldrh	r2, [r1, #12]
 8003136:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800313a:	4605      	mov	r5, r0
 800313c:	0710      	lsls	r0, r2, #28
 800313e:	460c      	mov	r4, r1
 8003140:	d458      	bmi.n	80031f4 <__sflush_r+0xc0>
 8003142:	684b      	ldr	r3, [r1, #4]
 8003144:	2b00      	cmp	r3, #0
 8003146:	dc05      	bgt.n	8003154 <__sflush_r+0x20>
 8003148:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800314a:	2b00      	cmp	r3, #0
 800314c:	dc02      	bgt.n	8003154 <__sflush_r+0x20>
 800314e:	2000      	movs	r0, #0
 8003150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003154:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003156:	2e00      	cmp	r6, #0
 8003158:	d0f9      	beq.n	800314e <__sflush_r+0x1a>
 800315a:	2300      	movs	r3, #0
 800315c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003160:	682f      	ldr	r7, [r5, #0]
 8003162:	602b      	str	r3, [r5, #0]
 8003164:	d032      	beq.n	80031cc <__sflush_r+0x98>
 8003166:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003168:	89a3      	ldrh	r3, [r4, #12]
 800316a:	075a      	lsls	r2, r3, #29
 800316c:	d505      	bpl.n	800317a <__sflush_r+0x46>
 800316e:	6863      	ldr	r3, [r4, #4]
 8003170:	1ac0      	subs	r0, r0, r3
 8003172:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003174:	b10b      	cbz	r3, 800317a <__sflush_r+0x46>
 8003176:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003178:	1ac0      	subs	r0, r0, r3
 800317a:	2300      	movs	r3, #0
 800317c:	4602      	mov	r2, r0
 800317e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003180:	6a21      	ldr	r1, [r4, #32]
 8003182:	4628      	mov	r0, r5
 8003184:	47b0      	blx	r6
 8003186:	1c43      	adds	r3, r0, #1
 8003188:	89a3      	ldrh	r3, [r4, #12]
 800318a:	d106      	bne.n	800319a <__sflush_r+0x66>
 800318c:	6829      	ldr	r1, [r5, #0]
 800318e:	291d      	cmp	r1, #29
 8003190:	d82c      	bhi.n	80031ec <__sflush_r+0xb8>
 8003192:	4a2a      	ldr	r2, [pc, #168]	; (800323c <__sflush_r+0x108>)
 8003194:	40ca      	lsrs	r2, r1
 8003196:	07d6      	lsls	r6, r2, #31
 8003198:	d528      	bpl.n	80031ec <__sflush_r+0xb8>
 800319a:	2200      	movs	r2, #0
 800319c:	6062      	str	r2, [r4, #4]
 800319e:	04d9      	lsls	r1, r3, #19
 80031a0:	6922      	ldr	r2, [r4, #16]
 80031a2:	6022      	str	r2, [r4, #0]
 80031a4:	d504      	bpl.n	80031b0 <__sflush_r+0x7c>
 80031a6:	1c42      	adds	r2, r0, #1
 80031a8:	d101      	bne.n	80031ae <__sflush_r+0x7a>
 80031aa:	682b      	ldr	r3, [r5, #0]
 80031ac:	b903      	cbnz	r3, 80031b0 <__sflush_r+0x7c>
 80031ae:	6560      	str	r0, [r4, #84]	; 0x54
 80031b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80031b2:	602f      	str	r7, [r5, #0]
 80031b4:	2900      	cmp	r1, #0
 80031b6:	d0ca      	beq.n	800314e <__sflush_r+0x1a>
 80031b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80031bc:	4299      	cmp	r1, r3
 80031be:	d002      	beq.n	80031c6 <__sflush_r+0x92>
 80031c0:	4628      	mov	r0, r5
 80031c2:	f000 f9d5 	bl	8003570 <_free_r>
 80031c6:	2000      	movs	r0, #0
 80031c8:	6360      	str	r0, [r4, #52]	; 0x34
 80031ca:	e7c1      	b.n	8003150 <__sflush_r+0x1c>
 80031cc:	6a21      	ldr	r1, [r4, #32]
 80031ce:	2301      	movs	r3, #1
 80031d0:	4628      	mov	r0, r5
 80031d2:	47b0      	blx	r6
 80031d4:	1c41      	adds	r1, r0, #1
 80031d6:	d1c7      	bne.n	8003168 <__sflush_r+0x34>
 80031d8:	682b      	ldr	r3, [r5, #0]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d0c4      	beq.n	8003168 <__sflush_r+0x34>
 80031de:	2b1d      	cmp	r3, #29
 80031e0:	d001      	beq.n	80031e6 <__sflush_r+0xb2>
 80031e2:	2b16      	cmp	r3, #22
 80031e4:	d101      	bne.n	80031ea <__sflush_r+0xb6>
 80031e6:	602f      	str	r7, [r5, #0]
 80031e8:	e7b1      	b.n	800314e <__sflush_r+0x1a>
 80031ea:	89a3      	ldrh	r3, [r4, #12]
 80031ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031f0:	81a3      	strh	r3, [r4, #12]
 80031f2:	e7ad      	b.n	8003150 <__sflush_r+0x1c>
 80031f4:	690f      	ldr	r7, [r1, #16]
 80031f6:	2f00      	cmp	r7, #0
 80031f8:	d0a9      	beq.n	800314e <__sflush_r+0x1a>
 80031fa:	0793      	lsls	r3, r2, #30
 80031fc:	680e      	ldr	r6, [r1, #0]
 80031fe:	bf08      	it	eq
 8003200:	694b      	ldreq	r3, [r1, #20]
 8003202:	600f      	str	r7, [r1, #0]
 8003204:	bf18      	it	ne
 8003206:	2300      	movne	r3, #0
 8003208:	eba6 0807 	sub.w	r8, r6, r7
 800320c:	608b      	str	r3, [r1, #8]
 800320e:	f1b8 0f00 	cmp.w	r8, #0
 8003212:	dd9c      	ble.n	800314e <__sflush_r+0x1a>
 8003214:	6a21      	ldr	r1, [r4, #32]
 8003216:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003218:	4643      	mov	r3, r8
 800321a:	463a      	mov	r2, r7
 800321c:	4628      	mov	r0, r5
 800321e:	47b0      	blx	r6
 8003220:	2800      	cmp	r0, #0
 8003222:	dc06      	bgt.n	8003232 <__sflush_r+0xfe>
 8003224:	89a3      	ldrh	r3, [r4, #12]
 8003226:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800322a:	81a3      	strh	r3, [r4, #12]
 800322c:	f04f 30ff 	mov.w	r0, #4294967295
 8003230:	e78e      	b.n	8003150 <__sflush_r+0x1c>
 8003232:	4407      	add	r7, r0
 8003234:	eba8 0800 	sub.w	r8, r8, r0
 8003238:	e7e9      	b.n	800320e <__sflush_r+0xda>
 800323a:	bf00      	nop
 800323c:	20400001 	.word	0x20400001

08003240 <_fflush_r>:
 8003240:	b538      	push	{r3, r4, r5, lr}
 8003242:	690b      	ldr	r3, [r1, #16]
 8003244:	4605      	mov	r5, r0
 8003246:	460c      	mov	r4, r1
 8003248:	b913      	cbnz	r3, 8003250 <_fflush_r+0x10>
 800324a:	2500      	movs	r5, #0
 800324c:	4628      	mov	r0, r5
 800324e:	bd38      	pop	{r3, r4, r5, pc}
 8003250:	b118      	cbz	r0, 800325a <_fflush_r+0x1a>
 8003252:	6983      	ldr	r3, [r0, #24]
 8003254:	b90b      	cbnz	r3, 800325a <_fflush_r+0x1a>
 8003256:	f000 f887 	bl	8003368 <__sinit>
 800325a:	4b14      	ldr	r3, [pc, #80]	; (80032ac <_fflush_r+0x6c>)
 800325c:	429c      	cmp	r4, r3
 800325e:	d11b      	bne.n	8003298 <_fflush_r+0x58>
 8003260:	686c      	ldr	r4, [r5, #4]
 8003262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d0ef      	beq.n	800324a <_fflush_r+0xa>
 800326a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800326c:	07d0      	lsls	r0, r2, #31
 800326e:	d404      	bmi.n	800327a <_fflush_r+0x3a>
 8003270:	0599      	lsls	r1, r3, #22
 8003272:	d402      	bmi.n	800327a <_fflush_r+0x3a>
 8003274:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003276:	f000 f915 	bl	80034a4 <__retarget_lock_acquire_recursive>
 800327a:	4628      	mov	r0, r5
 800327c:	4621      	mov	r1, r4
 800327e:	f7ff ff59 	bl	8003134 <__sflush_r>
 8003282:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003284:	07da      	lsls	r2, r3, #31
 8003286:	4605      	mov	r5, r0
 8003288:	d4e0      	bmi.n	800324c <_fflush_r+0xc>
 800328a:	89a3      	ldrh	r3, [r4, #12]
 800328c:	059b      	lsls	r3, r3, #22
 800328e:	d4dd      	bmi.n	800324c <_fflush_r+0xc>
 8003290:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003292:	f000 f908 	bl	80034a6 <__retarget_lock_release_recursive>
 8003296:	e7d9      	b.n	800324c <_fflush_r+0xc>
 8003298:	4b05      	ldr	r3, [pc, #20]	; (80032b0 <_fflush_r+0x70>)
 800329a:	429c      	cmp	r4, r3
 800329c:	d101      	bne.n	80032a2 <_fflush_r+0x62>
 800329e:	68ac      	ldr	r4, [r5, #8]
 80032a0:	e7df      	b.n	8003262 <_fflush_r+0x22>
 80032a2:	4b04      	ldr	r3, [pc, #16]	; (80032b4 <_fflush_r+0x74>)
 80032a4:	429c      	cmp	r4, r3
 80032a6:	bf08      	it	eq
 80032a8:	68ec      	ldreq	r4, [r5, #12]
 80032aa:	e7da      	b.n	8003262 <_fflush_r+0x22>
 80032ac:	080038e4 	.word	0x080038e4
 80032b0:	08003904 	.word	0x08003904
 80032b4:	080038c4 	.word	0x080038c4

080032b8 <std>:
 80032b8:	2300      	movs	r3, #0
 80032ba:	b510      	push	{r4, lr}
 80032bc:	4604      	mov	r4, r0
 80032be:	e9c0 3300 	strd	r3, r3, [r0]
 80032c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80032c6:	6083      	str	r3, [r0, #8]
 80032c8:	8181      	strh	r1, [r0, #12]
 80032ca:	6643      	str	r3, [r0, #100]	; 0x64
 80032cc:	81c2      	strh	r2, [r0, #14]
 80032ce:	6183      	str	r3, [r0, #24]
 80032d0:	4619      	mov	r1, r3
 80032d2:	2208      	movs	r2, #8
 80032d4:	305c      	adds	r0, #92	; 0x5c
 80032d6:	f7ff fdef 	bl	8002eb8 <memset>
 80032da:	4b05      	ldr	r3, [pc, #20]	; (80032f0 <std+0x38>)
 80032dc:	6263      	str	r3, [r4, #36]	; 0x24
 80032de:	4b05      	ldr	r3, [pc, #20]	; (80032f4 <std+0x3c>)
 80032e0:	62a3      	str	r3, [r4, #40]	; 0x28
 80032e2:	4b05      	ldr	r3, [pc, #20]	; (80032f8 <std+0x40>)
 80032e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80032e6:	4b05      	ldr	r3, [pc, #20]	; (80032fc <std+0x44>)
 80032e8:	6224      	str	r4, [r4, #32]
 80032ea:	6323      	str	r3, [r4, #48]	; 0x30
 80032ec:	bd10      	pop	{r4, pc}
 80032ee:	bf00      	nop
 80032f0:	080036e5 	.word	0x080036e5
 80032f4:	08003707 	.word	0x08003707
 80032f8:	0800373f 	.word	0x0800373f
 80032fc:	08003763 	.word	0x08003763

08003300 <_cleanup_r>:
 8003300:	4901      	ldr	r1, [pc, #4]	; (8003308 <_cleanup_r+0x8>)
 8003302:	f000 b8af 	b.w	8003464 <_fwalk_reent>
 8003306:	bf00      	nop
 8003308:	08003241 	.word	0x08003241

0800330c <__sfmoreglue>:
 800330c:	b570      	push	{r4, r5, r6, lr}
 800330e:	1e4a      	subs	r2, r1, #1
 8003310:	2568      	movs	r5, #104	; 0x68
 8003312:	4355      	muls	r5, r2
 8003314:	460e      	mov	r6, r1
 8003316:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800331a:	f000 f979 	bl	8003610 <_malloc_r>
 800331e:	4604      	mov	r4, r0
 8003320:	b140      	cbz	r0, 8003334 <__sfmoreglue+0x28>
 8003322:	2100      	movs	r1, #0
 8003324:	e9c0 1600 	strd	r1, r6, [r0]
 8003328:	300c      	adds	r0, #12
 800332a:	60a0      	str	r0, [r4, #8]
 800332c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003330:	f7ff fdc2 	bl	8002eb8 <memset>
 8003334:	4620      	mov	r0, r4
 8003336:	bd70      	pop	{r4, r5, r6, pc}

08003338 <__sfp_lock_acquire>:
 8003338:	4801      	ldr	r0, [pc, #4]	; (8003340 <__sfp_lock_acquire+0x8>)
 800333a:	f000 b8b3 	b.w	80034a4 <__retarget_lock_acquire_recursive>
 800333e:	bf00      	nop
 8003340:	2000019c 	.word	0x2000019c

08003344 <__sfp_lock_release>:
 8003344:	4801      	ldr	r0, [pc, #4]	; (800334c <__sfp_lock_release+0x8>)
 8003346:	f000 b8ae 	b.w	80034a6 <__retarget_lock_release_recursive>
 800334a:	bf00      	nop
 800334c:	2000019c 	.word	0x2000019c

08003350 <__sinit_lock_acquire>:
 8003350:	4801      	ldr	r0, [pc, #4]	; (8003358 <__sinit_lock_acquire+0x8>)
 8003352:	f000 b8a7 	b.w	80034a4 <__retarget_lock_acquire_recursive>
 8003356:	bf00      	nop
 8003358:	20000197 	.word	0x20000197

0800335c <__sinit_lock_release>:
 800335c:	4801      	ldr	r0, [pc, #4]	; (8003364 <__sinit_lock_release+0x8>)
 800335e:	f000 b8a2 	b.w	80034a6 <__retarget_lock_release_recursive>
 8003362:	bf00      	nop
 8003364:	20000197 	.word	0x20000197

08003368 <__sinit>:
 8003368:	b510      	push	{r4, lr}
 800336a:	4604      	mov	r4, r0
 800336c:	f7ff fff0 	bl	8003350 <__sinit_lock_acquire>
 8003370:	69a3      	ldr	r3, [r4, #24]
 8003372:	b11b      	cbz	r3, 800337c <__sinit+0x14>
 8003374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003378:	f7ff bff0 	b.w	800335c <__sinit_lock_release>
 800337c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003380:	6523      	str	r3, [r4, #80]	; 0x50
 8003382:	4b13      	ldr	r3, [pc, #76]	; (80033d0 <__sinit+0x68>)
 8003384:	4a13      	ldr	r2, [pc, #76]	; (80033d4 <__sinit+0x6c>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	62a2      	str	r2, [r4, #40]	; 0x28
 800338a:	42a3      	cmp	r3, r4
 800338c:	bf04      	itt	eq
 800338e:	2301      	moveq	r3, #1
 8003390:	61a3      	streq	r3, [r4, #24]
 8003392:	4620      	mov	r0, r4
 8003394:	f000 f820 	bl	80033d8 <__sfp>
 8003398:	6060      	str	r0, [r4, #4]
 800339a:	4620      	mov	r0, r4
 800339c:	f000 f81c 	bl	80033d8 <__sfp>
 80033a0:	60a0      	str	r0, [r4, #8]
 80033a2:	4620      	mov	r0, r4
 80033a4:	f000 f818 	bl	80033d8 <__sfp>
 80033a8:	2200      	movs	r2, #0
 80033aa:	60e0      	str	r0, [r4, #12]
 80033ac:	2104      	movs	r1, #4
 80033ae:	6860      	ldr	r0, [r4, #4]
 80033b0:	f7ff ff82 	bl	80032b8 <std>
 80033b4:	68a0      	ldr	r0, [r4, #8]
 80033b6:	2201      	movs	r2, #1
 80033b8:	2109      	movs	r1, #9
 80033ba:	f7ff ff7d 	bl	80032b8 <std>
 80033be:	68e0      	ldr	r0, [r4, #12]
 80033c0:	2202      	movs	r2, #2
 80033c2:	2112      	movs	r1, #18
 80033c4:	f7ff ff78 	bl	80032b8 <std>
 80033c8:	2301      	movs	r3, #1
 80033ca:	61a3      	str	r3, [r4, #24]
 80033cc:	e7d2      	b.n	8003374 <__sinit+0xc>
 80033ce:	bf00      	nop
 80033d0:	080038c0 	.word	0x080038c0
 80033d4:	08003301 	.word	0x08003301

080033d8 <__sfp>:
 80033d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033da:	4607      	mov	r7, r0
 80033dc:	f7ff ffac 	bl	8003338 <__sfp_lock_acquire>
 80033e0:	4b1e      	ldr	r3, [pc, #120]	; (800345c <__sfp+0x84>)
 80033e2:	681e      	ldr	r6, [r3, #0]
 80033e4:	69b3      	ldr	r3, [r6, #24]
 80033e6:	b913      	cbnz	r3, 80033ee <__sfp+0x16>
 80033e8:	4630      	mov	r0, r6
 80033ea:	f7ff ffbd 	bl	8003368 <__sinit>
 80033ee:	3648      	adds	r6, #72	; 0x48
 80033f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80033f4:	3b01      	subs	r3, #1
 80033f6:	d503      	bpl.n	8003400 <__sfp+0x28>
 80033f8:	6833      	ldr	r3, [r6, #0]
 80033fa:	b30b      	cbz	r3, 8003440 <__sfp+0x68>
 80033fc:	6836      	ldr	r6, [r6, #0]
 80033fe:	e7f7      	b.n	80033f0 <__sfp+0x18>
 8003400:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003404:	b9d5      	cbnz	r5, 800343c <__sfp+0x64>
 8003406:	4b16      	ldr	r3, [pc, #88]	; (8003460 <__sfp+0x88>)
 8003408:	60e3      	str	r3, [r4, #12]
 800340a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800340e:	6665      	str	r5, [r4, #100]	; 0x64
 8003410:	f000 f847 	bl	80034a2 <__retarget_lock_init_recursive>
 8003414:	f7ff ff96 	bl	8003344 <__sfp_lock_release>
 8003418:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800341c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003420:	6025      	str	r5, [r4, #0]
 8003422:	61a5      	str	r5, [r4, #24]
 8003424:	2208      	movs	r2, #8
 8003426:	4629      	mov	r1, r5
 8003428:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800342c:	f7ff fd44 	bl	8002eb8 <memset>
 8003430:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003434:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003438:	4620      	mov	r0, r4
 800343a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800343c:	3468      	adds	r4, #104	; 0x68
 800343e:	e7d9      	b.n	80033f4 <__sfp+0x1c>
 8003440:	2104      	movs	r1, #4
 8003442:	4638      	mov	r0, r7
 8003444:	f7ff ff62 	bl	800330c <__sfmoreglue>
 8003448:	4604      	mov	r4, r0
 800344a:	6030      	str	r0, [r6, #0]
 800344c:	2800      	cmp	r0, #0
 800344e:	d1d5      	bne.n	80033fc <__sfp+0x24>
 8003450:	f7ff ff78 	bl	8003344 <__sfp_lock_release>
 8003454:	230c      	movs	r3, #12
 8003456:	603b      	str	r3, [r7, #0]
 8003458:	e7ee      	b.n	8003438 <__sfp+0x60>
 800345a:	bf00      	nop
 800345c:	080038c0 	.word	0x080038c0
 8003460:	ffff0001 	.word	0xffff0001

08003464 <_fwalk_reent>:
 8003464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003468:	4606      	mov	r6, r0
 800346a:	4688      	mov	r8, r1
 800346c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003470:	2700      	movs	r7, #0
 8003472:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003476:	f1b9 0901 	subs.w	r9, r9, #1
 800347a:	d505      	bpl.n	8003488 <_fwalk_reent+0x24>
 800347c:	6824      	ldr	r4, [r4, #0]
 800347e:	2c00      	cmp	r4, #0
 8003480:	d1f7      	bne.n	8003472 <_fwalk_reent+0xe>
 8003482:	4638      	mov	r0, r7
 8003484:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003488:	89ab      	ldrh	r3, [r5, #12]
 800348a:	2b01      	cmp	r3, #1
 800348c:	d907      	bls.n	800349e <_fwalk_reent+0x3a>
 800348e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003492:	3301      	adds	r3, #1
 8003494:	d003      	beq.n	800349e <_fwalk_reent+0x3a>
 8003496:	4629      	mov	r1, r5
 8003498:	4630      	mov	r0, r6
 800349a:	47c0      	blx	r8
 800349c:	4307      	orrs	r7, r0
 800349e:	3568      	adds	r5, #104	; 0x68
 80034a0:	e7e9      	b.n	8003476 <_fwalk_reent+0x12>

080034a2 <__retarget_lock_init_recursive>:
 80034a2:	4770      	bx	lr

080034a4 <__retarget_lock_acquire_recursive>:
 80034a4:	4770      	bx	lr

080034a6 <__retarget_lock_release_recursive>:
 80034a6:	4770      	bx	lr

080034a8 <__swhatbuf_r>:
 80034a8:	b570      	push	{r4, r5, r6, lr}
 80034aa:	460e      	mov	r6, r1
 80034ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034b0:	2900      	cmp	r1, #0
 80034b2:	b096      	sub	sp, #88	; 0x58
 80034b4:	4614      	mov	r4, r2
 80034b6:	461d      	mov	r5, r3
 80034b8:	da07      	bge.n	80034ca <__swhatbuf_r+0x22>
 80034ba:	2300      	movs	r3, #0
 80034bc:	602b      	str	r3, [r5, #0]
 80034be:	89b3      	ldrh	r3, [r6, #12]
 80034c0:	061a      	lsls	r2, r3, #24
 80034c2:	d410      	bmi.n	80034e6 <__swhatbuf_r+0x3e>
 80034c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034c8:	e00e      	b.n	80034e8 <__swhatbuf_r+0x40>
 80034ca:	466a      	mov	r2, sp
 80034cc:	f000 f970 	bl	80037b0 <_fstat_r>
 80034d0:	2800      	cmp	r0, #0
 80034d2:	dbf2      	blt.n	80034ba <__swhatbuf_r+0x12>
 80034d4:	9a01      	ldr	r2, [sp, #4]
 80034d6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80034da:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80034de:	425a      	negs	r2, r3
 80034e0:	415a      	adcs	r2, r3
 80034e2:	602a      	str	r2, [r5, #0]
 80034e4:	e7ee      	b.n	80034c4 <__swhatbuf_r+0x1c>
 80034e6:	2340      	movs	r3, #64	; 0x40
 80034e8:	2000      	movs	r0, #0
 80034ea:	6023      	str	r3, [r4, #0]
 80034ec:	b016      	add	sp, #88	; 0x58
 80034ee:	bd70      	pop	{r4, r5, r6, pc}

080034f0 <__smakebuf_r>:
 80034f0:	898b      	ldrh	r3, [r1, #12]
 80034f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80034f4:	079d      	lsls	r5, r3, #30
 80034f6:	4606      	mov	r6, r0
 80034f8:	460c      	mov	r4, r1
 80034fa:	d507      	bpl.n	800350c <__smakebuf_r+0x1c>
 80034fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003500:	6023      	str	r3, [r4, #0]
 8003502:	6123      	str	r3, [r4, #16]
 8003504:	2301      	movs	r3, #1
 8003506:	6163      	str	r3, [r4, #20]
 8003508:	b002      	add	sp, #8
 800350a:	bd70      	pop	{r4, r5, r6, pc}
 800350c:	ab01      	add	r3, sp, #4
 800350e:	466a      	mov	r2, sp
 8003510:	f7ff ffca 	bl	80034a8 <__swhatbuf_r>
 8003514:	9900      	ldr	r1, [sp, #0]
 8003516:	4605      	mov	r5, r0
 8003518:	4630      	mov	r0, r6
 800351a:	f000 f879 	bl	8003610 <_malloc_r>
 800351e:	b948      	cbnz	r0, 8003534 <__smakebuf_r+0x44>
 8003520:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003524:	059a      	lsls	r2, r3, #22
 8003526:	d4ef      	bmi.n	8003508 <__smakebuf_r+0x18>
 8003528:	f023 0303 	bic.w	r3, r3, #3
 800352c:	f043 0302 	orr.w	r3, r3, #2
 8003530:	81a3      	strh	r3, [r4, #12]
 8003532:	e7e3      	b.n	80034fc <__smakebuf_r+0xc>
 8003534:	4b0d      	ldr	r3, [pc, #52]	; (800356c <__smakebuf_r+0x7c>)
 8003536:	62b3      	str	r3, [r6, #40]	; 0x28
 8003538:	89a3      	ldrh	r3, [r4, #12]
 800353a:	6020      	str	r0, [r4, #0]
 800353c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003540:	81a3      	strh	r3, [r4, #12]
 8003542:	9b00      	ldr	r3, [sp, #0]
 8003544:	6163      	str	r3, [r4, #20]
 8003546:	9b01      	ldr	r3, [sp, #4]
 8003548:	6120      	str	r0, [r4, #16]
 800354a:	b15b      	cbz	r3, 8003564 <__smakebuf_r+0x74>
 800354c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003550:	4630      	mov	r0, r6
 8003552:	f000 f93f 	bl	80037d4 <_isatty_r>
 8003556:	b128      	cbz	r0, 8003564 <__smakebuf_r+0x74>
 8003558:	89a3      	ldrh	r3, [r4, #12]
 800355a:	f023 0303 	bic.w	r3, r3, #3
 800355e:	f043 0301 	orr.w	r3, r3, #1
 8003562:	81a3      	strh	r3, [r4, #12]
 8003564:	89a0      	ldrh	r0, [r4, #12]
 8003566:	4305      	orrs	r5, r0
 8003568:	81a5      	strh	r5, [r4, #12]
 800356a:	e7cd      	b.n	8003508 <__smakebuf_r+0x18>
 800356c:	08003301 	.word	0x08003301

08003570 <_free_r>:
 8003570:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003572:	2900      	cmp	r1, #0
 8003574:	d048      	beq.n	8003608 <_free_r+0x98>
 8003576:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800357a:	9001      	str	r0, [sp, #4]
 800357c:	2b00      	cmp	r3, #0
 800357e:	f1a1 0404 	sub.w	r4, r1, #4
 8003582:	bfb8      	it	lt
 8003584:	18e4      	addlt	r4, r4, r3
 8003586:	f000 f947 	bl	8003818 <__malloc_lock>
 800358a:	4a20      	ldr	r2, [pc, #128]	; (800360c <_free_r+0x9c>)
 800358c:	9801      	ldr	r0, [sp, #4]
 800358e:	6813      	ldr	r3, [r2, #0]
 8003590:	4615      	mov	r5, r2
 8003592:	b933      	cbnz	r3, 80035a2 <_free_r+0x32>
 8003594:	6063      	str	r3, [r4, #4]
 8003596:	6014      	str	r4, [r2, #0]
 8003598:	b003      	add	sp, #12
 800359a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800359e:	f000 b941 	b.w	8003824 <__malloc_unlock>
 80035a2:	42a3      	cmp	r3, r4
 80035a4:	d90b      	bls.n	80035be <_free_r+0x4e>
 80035a6:	6821      	ldr	r1, [r4, #0]
 80035a8:	1862      	adds	r2, r4, r1
 80035aa:	4293      	cmp	r3, r2
 80035ac:	bf04      	itt	eq
 80035ae:	681a      	ldreq	r2, [r3, #0]
 80035b0:	685b      	ldreq	r3, [r3, #4]
 80035b2:	6063      	str	r3, [r4, #4]
 80035b4:	bf04      	itt	eq
 80035b6:	1852      	addeq	r2, r2, r1
 80035b8:	6022      	streq	r2, [r4, #0]
 80035ba:	602c      	str	r4, [r5, #0]
 80035bc:	e7ec      	b.n	8003598 <_free_r+0x28>
 80035be:	461a      	mov	r2, r3
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	b10b      	cbz	r3, 80035c8 <_free_r+0x58>
 80035c4:	42a3      	cmp	r3, r4
 80035c6:	d9fa      	bls.n	80035be <_free_r+0x4e>
 80035c8:	6811      	ldr	r1, [r2, #0]
 80035ca:	1855      	adds	r5, r2, r1
 80035cc:	42a5      	cmp	r5, r4
 80035ce:	d10b      	bne.n	80035e8 <_free_r+0x78>
 80035d0:	6824      	ldr	r4, [r4, #0]
 80035d2:	4421      	add	r1, r4
 80035d4:	1854      	adds	r4, r2, r1
 80035d6:	42a3      	cmp	r3, r4
 80035d8:	6011      	str	r1, [r2, #0]
 80035da:	d1dd      	bne.n	8003598 <_free_r+0x28>
 80035dc:	681c      	ldr	r4, [r3, #0]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	6053      	str	r3, [r2, #4]
 80035e2:	4421      	add	r1, r4
 80035e4:	6011      	str	r1, [r2, #0]
 80035e6:	e7d7      	b.n	8003598 <_free_r+0x28>
 80035e8:	d902      	bls.n	80035f0 <_free_r+0x80>
 80035ea:	230c      	movs	r3, #12
 80035ec:	6003      	str	r3, [r0, #0]
 80035ee:	e7d3      	b.n	8003598 <_free_r+0x28>
 80035f0:	6825      	ldr	r5, [r4, #0]
 80035f2:	1961      	adds	r1, r4, r5
 80035f4:	428b      	cmp	r3, r1
 80035f6:	bf04      	itt	eq
 80035f8:	6819      	ldreq	r1, [r3, #0]
 80035fa:	685b      	ldreq	r3, [r3, #4]
 80035fc:	6063      	str	r3, [r4, #4]
 80035fe:	bf04      	itt	eq
 8003600:	1949      	addeq	r1, r1, r5
 8003602:	6021      	streq	r1, [r4, #0]
 8003604:	6054      	str	r4, [r2, #4]
 8003606:	e7c7      	b.n	8003598 <_free_r+0x28>
 8003608:	b003      	add	sp, #12
 800360a:	bd30      	pop	{r4, r5, pc}
 800360c:	20000090 	.word	0x20000090

08003610 <_malloc_r>:
 8003610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003612:	1ccd      	adds	r5, r1, #3
 8003614:	f025 0503 	bic.w	r5, r5, #3
 8003618:	3508      	adds	r5, #8
 800361a:	2d0c      	cmp	r5, #12
 800361c:	bf38      	it	cc
 800361e:	250c      	movcc	r5, #12
 8003620:	2d00      	cmp	r5, #0
 8003622:	4606      	mov	r6, r0
 8003624:	db01      	blt.n	800362a <_malloc_r+0x1a>
 8003626:	42a9      	cmp	r1, r5
 8003628:	d903      	bls.n	8003632 <_malloc_r+0x22>
 800362a:	230c      	movs	r3, #12
 800362c:	6033      	str	r3, [r6, #0]
 800362e:	2000      	movs	r0, #0
 8003630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003632:	f000 f8f1 	bl	8003818 <__malloc_lock>
 8003636:	4921      	ldr	r1, [pc, #132]	; (80036bc <_malloc_r+0xac>)
 8003638:	680a      	ldr	r2, [r1, #0]
 800363a:	4614      	mov	r4, r2
 800363c:	b99c      	cbnz	r4, 8003666 <_malloc_r+0x56>
 800363e:	4f20      	ldr	r7, [pc, #128]	; (80036c0 <_malloc_r+0xb0>)
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	b923      	cbnz	r3, 800364e <_malloc_r+0x3e>
 8003644:	4621      	mov	r1, r4
 8003646:	4630      	mov	r0, r6
 8003648:	f000 f83c 	bl	80036c4 <_sbrk_r>
 800364c:	6038      	str	r0, [r7, #0]
 800364e:	4629      	mov	r1, r5
 8003650:	4630      	mov	r0, r6
 8003652:	f000 f837 	bl	80036c4 <_sbrk_r>
 8003656:	1c43      	adds	r3, r0, #1
 8003658:	d123      	bne.n	80036a2 <_malloc_r+0x92>
 800365a:	230c      	movs	r3, #12
 800365c:	6033      	str	r3, [r6, #0]
 800365e:	4630      	mov	r0, r6
 8003660:	f000 f8e0 	bl	8003824 <__malloc_unlock>
 8003664:	e7e3      	b.n	800362e <_malloc_r+0x1e>
 8003666:	6823      	ldr	r3, [r4, #0]
 8003668:	1b5b      	subs	r3, r3, r5
 800366a:	d417      	bmi.n	800369c <_malloc_r+0x8c>
 800366c:	2b0b      	cmp	r3, #11
 800366e:	d903      	bls.n	8003678 <_malloc_r+0x68>
 8003670:	6023      	str	r3, [r4, #0]
 8003672:	441c      	add	r4, r3
 8003674:	6025      	str	r5, [r4, #0]
 8003676:	e004      	b.n	8003682 <_malloc_r+0x72>
 8003678:	6863      	ldr	r3, [r4, #4]
 800367a:	42a2      	cmp	r2, r4
 800367c:	bf0c      	ite	eq
 800367e:	600b      	streq	r3, [r1, #0]
 8003680:	6053      	strne	r3, [r2, #4]
 8003682:	4630      	mov	r0, r6
 8003684:	f000 f8ce 	bl	8003824 <__malloc_unlock>
 8003688:	f104 000b 	add.w	r0, r4, #11
 800368c:	1d23      	adds	r3, r4, #4
 800368e:	f020 0007 	bic.w	r0, r0, #7
 8003692:	1ac2      	subs	r2, r0, r3
 8003694:	d0cc      	beq.n	8003630 <_malloc_r+0x20>
 8003696:	1a1b      	subs	r3, r3, r0
 8003698:	50a3      	str	r3, [r4, r2]
 800369a:	e7c9      	b.n	8003630 <_malloc_r+0x20>
 800369c:	4622      	mov	r2, r4
 800369e:	6864      	ldr	r4, [r4, #4]
 80036a0:	e7cc      	b.n	800363c <_malloc_r+0x2c>
 80036a2:	1cc4      	adds	r4, r0, #3
 80036a4:	f024 0403 	bic.w	r4, r4, #3
 80036a8:	42a0      	cmp	r0, r4
 80036aa:	d0e3      	beq.n	8003674 <_malloc_r+0x64>
 80036ac:	1a21      	subs	r1, r4, r0
 80036ae:	4630      	mov	r0, r6
 80036b0:	f000 f808 	bl	80036c4 <_sbrk_r>
 80036b4:	3001      	adds	r0, #1
 80036b6:	d1dd      	bne.n	8003674 <_malloc_r+0x64>
 80036b8:	e7cf      	b.n	800365a <_malloc_r+0x4a>
 80036ba:	bf00      	nop
 80036bc:	20000090 	.word	0x20000090
 80036c0:	20000094 	.word	0x20000094

080036c4 <_sbrk_r>:
 80036c4:	b538      	push	{r3, r4, r5, lr}
 80036c6:	4d06      	ldr	r5, [pc, #24]	; (80036e0 <_sbrk_r+0x1c>)
 80036c8:	2300      	movs	r3, #0
 80036ca:	4604      	mov	r4, r0
 80036cc:	4608      	mov	r0, r1
 80036ce:	602b      	str	r3, [r5, #0]
 80036d0:	f7fd f964 	bl	800099c <_sbrk>
 80036d4:	1c43      	adds	r3, r0, #1
 80036d6:	d102      	bne.n	80036de <_sbrk_r+0x1a>
 80036d8:	682b      	ldr	r3, [r5, #0]
 80036da:	b103      	cbz	r3, 80036de <_sbrk_r+0x1a>
 80036dc:	6023      	str	r3, [r4, #0]
 80036de:	bd38      	pop	{r3, r4, r5, pc}
 80036e0:	200001a0 	.word	0x200001a0

080036e4 <__sread>:
 80036e4:	b510      	push	{r4, lr}
 80036e6:	460c      	mov	r4, r1
 80036e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036ec:	f000 f8a0 	bl	8003830 <_read_r>
 80036f0:	2800      	cmp	r0, #0
 80036f2:	bfab      	itete	ge
 80036f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80036f6:	89a3      	ldrhlt	r3, [r4, #12]
 80036f8:	181b      	addge	r3, r3, r0
 80036fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80036fe:	bfac      	ite	ge
 8003700:	6563      	strge	r3, [r4, #84]	; 0x54
 8003702:	81a3      	strhlt	r3, [r4, #12]
 8003704:	bd10      	pop	{r4, pc}

08003706 <__swrite>:
 8003706:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800370a:	461f      	mov	r7, r3
 800370c:	898b      	ldrh	r3, [r1, #12]
 800370e:	05db      	lsls	r3, r3, #23
 8003710:	4605      	mov	r5, r0
 8003712:	460c      	mov	r4, r1
 8003714:	4616      	mov	r6, r2
 8003716:	d505      	bpl.n	8003724 <__swrite+0x1e>
 8003718:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800371c:	2302      	movs	r3, #2
 800371e:	2200      	movs	r2, #0
 8003720:	f000 f868 	bl	80037f4 <_lseek_r>
 8003724:	89a3      	ldrh	r3, [r4, #12]
 8003726:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800372a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800372e:	81a3      	strh	r3, [r4, #12]
 8003730:	4632      	mov	r2, r6
 8003732:	463b      	mov	r3, r7
 8003734:	4628      	mov	r0, r5
 8003736:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800373a:	f000 b817 	b.w	800376c <_write_r>

0800373e <__sseek>:
 800373e:	b510      	push	{r4, lr}
 8003740:	460c      	mov	r4, r1
 8003742:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003746:	f000 f855 	bl	80037f4 <_lseek_r>
 800374a:	1c43      	adds	r3, r0, #1
 800374c:	89a3      	ldrh	r3, [r4, #12]
 800374e:	bf15      	itete	ne
 8003750:	6560      	strne	r0, [r4, #84]	; 0x54
 8003752:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003756:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800375a:	81a3      	strheq	r3, [r4, #12]
 800375c:	bf18      	it	ne
 800375e:	81a3      	strhne	r3, [r4, #12]
 8003760:	bd10      	pop	{r4, pc}

08003762 <__sclose>:
 8003762:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003766:	f000 b813 	b.w	8003790 <_close_r>
	...

0800376c <_write_r>:
 800376c:	b538      	push	{r3, r4, r5, lr}
 800376e:	4d07      	ldr	r5, [pc, #28]	; (800378c <_write_r+0x20>)
 8003770:	4604      	mov	r4, r0
 8003772:	4608      	mov	r0, r1
 8003774:	4611      	mov	r1, r2
 8003776:	2200      	movs	r2, #0
 8003778:	602a      	str	r2, [r5, #0]
 800377a:	461a      	mov	r2, r3
 800377c:	f7fc ffb8 	bl	80006f0 <_write>
 8003780:	1c43      	adds	r3, r0, #1
 8003782:	d102      	bne.n	800378a <_write_r+0x1e>
 8003784:	682b      	ldr	r3, [r5, #0]
 8003786:	b103      	cbz	r3, 800378a <_write_r+0x1e>
 8003788:	6023      	str	r3, [r4, #0]
 800378a:	bd38      	pop	{r3, r4, r5, pc}
 800378c:	200001a0 	.word	0x200001a0

08003790 <_close_r>:
 8003790:	b538      	push	{r3, r4, r5, lr}
 8003792:	4d06      	ldr	r5, [pc, #24]	; (80037ac <_close_r+0x1c>)
 8003794:	2300      	movs	r3, #0
 8003796:	4604      	mov	r4, r0
 8003798:	4608      	mov	r0, r1
 800379a:	602b      	str	r3, [r5, #0]
 800379c:	f7fd f8c9 	bl	8000932 <_close>
 80037a0:	1c43      	adds	r3, r0, #1
 80037a2:	d102      	bne.n	80037aa <_close_r+0x1a>
 80037a4:	682b      	ldr	r3, [r5, #0]
 80037a6:	b103      	cbz	r3, 80037aa <_close_r+0x1a>
 80037a8:	6023      	str	r3, [r4, #0]
 80037aa:	bd38      	pop	{r3, r4, r5, pc}
 80037ac:	200001a0 	.word	0x200001a0

080037b0 <_fstat_r>:
 80037b0:	b538      	push	{r3, r4, r5, lr}
 80037b2:	4d07      	ldr	r5, [pc, #28]	; (80037d0 <_fstat_r+0x20>)
 80037b4:	2300      	movs	r3, #0
 80037b6:	4604      	mov	r4, r0
 80037b8:	4608      	mov	r0, r1
 80037ba:	4611      	mov	r1, r2
 80037bc:	602b      	str	r3, [r5, #0]
 80037be:	f7fd f8c4 	bl	800094a <_fstat>
 80037c2:	1c43      	adds	r3, r0, #1
 80037c4:	d102      	bne.n	80037cc <_fstat_r+0x1c>
 80037c6:	682b      	ldr	r3, [r5, #0]
 80037c8:	b103      	cbz	r3, 80037cc <_fstat_r+0x1c>
 80037ca:	6023      	str	r3, [r4, #0]
 80037cc:	bd38      	pop	{r3, r4, r5, pc}
 80037ce:	bf00      	nop
 80037d0:	200001a0 	.word	0x200001a0

080037d4 <_isatty_r>:
 80037d4:	b538      	push	{r3, r4, r5, lr}
 80037d6:	4d06      	ldr	r5, [pc, #24]	; (80037f0 <_isatty_r+0x1c>)
 80037d8:	2300      	movs	r3, #0
 80037da:	4604      	mov	r4, r0
 80037dc:	4608      	mov	r0, r1
 80037de:	602b      	str	r3, [r5, #0]
 80037e0:	f7fd f8c3 	bl	800096a <_isatty>
 80037e4:	1c43      	adds	r3, r0, #1
 80037e6:	d102      	bne.n	80037ee <_isatty_r+0x1a>
 80037e8:	682b      	ldr	r3, [r5, #0]
 80037ea:	b103      	cbz	r3, 80037ee <_isatty_r+0x1a>
 80037ec:	6023      	str	r3, [r4, #0]
 80037ee:	bd38      	pop	{r3, r4, r5, pc}
 80037f0:	200001a0 	.word	0x200001a0

080037f4 <_lseek_r>:
 80037f4:	b538      	push	{r3, r4, r5, lr}
 80037f6:	4d07      	ldr	r5, [pc, #28]	; (8003814 <_lseek_r+0x20>)
 80037f8:	4604      	mov	r4, r0
 80037fa:	4608      	mov	r0, r1
 80037fc:	4611      	mov	r1, r2
 80037fe:	2200      	movs	r2, #0
 8003800:	602a      	str	r2, [r5, #0]
 8003802:	461a      	mov	r2, r3
 8003804:	f7fd f8bc 	bl	8000980 <_lseek>
 8003808:	1c43      	adds	r3, r0, #1
 800380a:	d102      	bne.n	8003812 <_lseek_r+0x1e>
 800380c:	682b      	ldr	r3, [r5, #0]
 800380e:	b103      	cbz	r3, 8003812 <_lseek_r+0x1e>
 8003810:	6023      	str	r3, [r4, #0]
 8003812:	bd38      	pop	{r3, r4, r5, pc}
 8003814:	200001a0 	.word	0x200001a0

08003818 <__malloc_lock>:
 8003818:	4801      	ldr	r0, [pc, #4]	; (8003820 <__malloc_lock+0x8>)
 800381a:	f7ff be43 	b.w	80034a4 <__retarget_lock_acquire_recursive>
 800381e:	bf00      	nop
 8003820:	20000198 	.word	0x20000198

08003824 <__malloc_unlock>:
 8003824:	4801      	ldr	r0, [pc, #4]	; (800382c <__malloc_unlock+0x8>)
 8003826:	f7ff be3e 	b.w	80034a6 <__retarget_lock_release_recursive>
 800382a:	bf00      	nop
 800382c:	20000198 	.word	0x20000198

08003830 <_read_r>:
 8003830:	b538      	push	{r3, r4, r5, lr}
 8003832:	4d07      	ldr	r5, [pc, #28]	; (8003850 <_read_r+0x20>)
 8003834:	4604      	mov	r4, r0
 8003836:	4608      	mov	r0, r1
 8003838:	4611      	mov	r1, r2
 800383a:	2200      	movs	r2, #0
 800383c:	602a      	str	r2, [r5, #0]
 800383e:	461a      	mov	r2, r3
 8003840:	f7fd f85a 	bl	80008f8 <_read>
 8003844:	1c43      	adds	r3, r0, #1
 8003846:	d102      	bne.n	800384e <_read_r+0x1e>
 8003848:	682b      	ldr	r3, [r5, #0]
 800384a:	b103      	cbz	r3, 800384e <_read_r+0x1e>
 800384c:	6023      	str	r3, [r4, #0]
 800384e:	bd38      	pop	{r3, r4, r5, pc}
 8003850:	200001a0 	.word	0x200001a0

08003854 <_init>:
 8003854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003856:	bf00      	nop
 8003858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800385a:	bc08      	pop	{r3}
 800385c:	469e      	mov	lr, r3
 800385e:	4770      	bx	lr

08003860 <_fini>:
 8003860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003862:	bf00      	nop
 8003864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003866:	bc08      	pop	{r3}
 8003868:	469e      	mov	lr, r3
 800386a:	4770      	bx	lr
