Timing Analyzer report for test_VGA
Sun Aug 08 09:52:36 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pclk'
 13. Slow 1200mV 85C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pclk'
 15. Slow 1200mV 85C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pclk'
 24. Slow 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'pclk'
 26. Slow 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pclk'
 34. Fast 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'pclk'
 36. Fast 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; test_VGA                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.1%      ;
;     Processor 3            ;   4.7%      ;
;     Processor 4            ;   4.4%      ;
;     Processors 5-6         ;   1.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk }                                               ;
; clk24|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk    ; clk24|altpll_component|auto_generated|pll1|inclk[0] ; { clk24|altpll_component|auto_generated|pll1|clk[0] } ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 31.746 ; 31.5 MHz   ; 0.000 ; 15.873 ; 50.00      ; 100       ; 63          ;       ;        ;           ;            ; false    ; clk    ; clk31|altpll_component|auto_generated|pll1|inclk[0] ; { clk31|altpll_component|auto_generated|pll1|clk[0] } ;
; pclk                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { pclk }                                              ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 132.21 MHz ; 132.21 MHz      ; pclk                                              ;      ;
; 132.61 MHz ; 132.61 MHz      ; clk31|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.282 ; -141.535      ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 24.205 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pclk                                              ; 0.485 ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.736 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.201 ; -150.950      ;
; clk                                               ; 9.895  ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 15.598 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pclk'                                                                                                                                                                                       ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.282 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; -0.009     ; 3.841      ;
; -3.282 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; -0.003     ; 3.847      ;
; -3.282 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; -0.009     ; 3.841      ;
; -3.274 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; -0.129     ; 3.713      ;
; -3.274 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; -0.123     ; 3.719      ;
; -3.274 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; -0.129     ; 3.713      ;
; -3.190 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.099      ; 3.857      ;
; -3.190 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.105      ; 3.863      ;
; -3.190 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.099      ; 3.857      ;
; -3.182 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.021     ; 3.729      ;
; -3.182 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.015     ; 3.735      ;
; -3.182 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.021     ; 3.729      ;
; -3.151 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; -0.009     ; 3.710      ;
; -3.151 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; -0.003     ; 3.716      ;
; -3.151 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; -0.009     ; 3.710      ;
; -3.142 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.118      ; 3.828      ;
; -3.142 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.124      ; 3.834      ;
; -3.142 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.118      ; 3.828      ;
; -3.105 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.131      ; 3.804      ;
; -3.105 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.137      ; 3.810      ;
; -3.105 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.131      ; 3.804      ;
; -3.079 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.002     ; 3.645      ;
; -3.079 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.004      ; 3.651      ;
; -3.079 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.002     ; 3.645      ;
; -3.059 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.099      ; 3.726      ;
; -3.059 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.105      ; 3.732      ;
; -3.059 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.099      ; 3.726      ;
; -3.042 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.011      ; 3.621      ;
; -3.042 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.017      ; 3.627      ;
; -3.042 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.011      ; 3.621      ;
; -3.011 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.139      ; 3.718      ;
; -3.011 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.145      ; 3.724      ;
; -3.011 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.139      ; 3.718      ;
; -3.006 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.019      ; 3.593      ;
; -3.006 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.025      ; 3.599      ;
; -3.006 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.019      ; 3.593      ;
; -2.952 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.118      ; 3.638      ;
; -2.952 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.124      ; 3.644      ;
; -2.952 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.118      ; 3.638      ;
; -2.915 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.131      ; 3.614      ;
; -2.915 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.137      ; 3.620      ;
; -2.915 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.131      ; 3.614      ;
; -2.886 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.139      ; 3.593      ;
; -2.886 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.145      ; 3.599      ;
; -2.886 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.139      ; 3.593      ;
; -2.860 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.076     ; 3.352      ;
; -2.860 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.070     ; 3.358      ;
; -2.860 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.076     ; 3.352      ;
; -2.826 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.044      ; 3.438      ;
; -2.826 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.050      ; 3.444      ;
; -2.826 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.044      ; 3.438      ;
; -2.762 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.195      ; 3.525      ;
; -2.762 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.201      ; 3.531      ;
; -2.762 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.195      ; 3.525      ;
; -2.761 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.109      ; 3.438      ;
; -2.761 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.115      ; 3.444      ;
; -2.761 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.109      ; 3.438      ;
; -2.757 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.075      ; 3.400      ;
; -2.757 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.081      ; 3.406      ;
; -2.757 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.075      ; 3.400      ;
; -2.709 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.109      ; 3.386      ;
; -2.709 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.115      ; 3.392      ;
; -2.709 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.109      ; 3.386      ;
; -2.708 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.204      ; 3.480      ;
; -2.708 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.210      ; 3.486      ;
; -2.708 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.204      ; 3.480      ;
; -2.704 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.044      ; 3.316      ;
; -2.704 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.050      ; 3.322      ;
; -2.704 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.044      ; 3.316      ;
; -2.703 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.084      ; 3.355      ;
; -2.703 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.090      ; 3.361      ;
; -2.703 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.084      ; 3.355      ;
; -2.698 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.011     ; 3.255      ;
; -2.698 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.005     ; 3.261      ;
; -2.698 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.011     ; 3.255      ;
; -2.675 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.229      ; 3.472      ;
; -2.675 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.235      ; 3.478      ;
; -2.675 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.229      ; 3.472      ;
; -2.637 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.195      ; 3.400      ;
; -2.637 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.201      ; 3.406      ;
; -2.637 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.195      ; 3.400      ;
; -2.583 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.204      ; 3.355      ;
; -2.583 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.210      ; 3.361      ;
; -2.583 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.204      ; 3.355      ;
; -2.571 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.109      ; 3.248      ;
; -2.571 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.115      ; 3.254      ;
; -2.571 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.109      ; 3.248      ;
; -2.553 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.229      ; 3.350      ;
; -2.553 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.235      ; 3.356      ;
; -2.553 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.229      ; 3.350      ;
; -2.417 ; FSM_data:datos|mem_px_data[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; -0.573     ; 2.412      ;
; -2.402 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.348      ; 3.318      ;
; -2.402 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.354      ; 3.324      ;
; -2.402 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.348      ; 3.318      ;
; -2.368 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.468      ; 3.404      ;
; -2.368 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.474      ; 3.410      ;
; -2.368 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.468      ; 3.404      ;
; -2.246 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.468      ; 3.282      ;
; -2.246 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.474      ; 3.288      ;
; -2.246 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.468      ; 3.282      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 24.205 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.425     ; 7.117      ;
; 24.216 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.425     ; 7.106      ;
; 24.463 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.419     ; 6.865      ;
; 24.522 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.242      ; 7.514      ;
; 24.527 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.261      ; 7.528      ;
; 24.573 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.242      ; 7.463      ;
; 24.573 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.242      ; 7.463      ;
; 24.578 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.261      ; 7.477      ;
; 24.578 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.261      ; 7.477      ;
; 24.587 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.242      ; 7.449      ;
; 24.592 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.261      ; 7.463      ;
; 24.611 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.242      ; 7.425      ;
; 24.616 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.261      ; 7.439      ;
; 24.632 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.242      ; 7.404      ;
; 24.637 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.261      ; 7.418      ;
; 24.755 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.304      ;
; 24.785 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.274      ;
; 24.806 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.253      ;
; 24.806 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.253      ;
; 24.820 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.239      ;
; 24.836 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.223      ;
; 24.836 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.223      ;
; 24.836 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.223      ;
; 24.842 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.262      ; 7.214      ;
; 24.844 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.215      ;
; 24.850 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.209      ;
; 24.865 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.194      ;
; 24.874 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.185      ;
; 24.887 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.172      ;
; 24.887 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.172      ;
; 24.893 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.242      ; 7.143      ;
; 24.893 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.262      ; 7.163      ;
; 24.893 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.262      ; 7.163      ;
; 24.895 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.164      ;
; 24.898 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.261      ; 7.157      ;
; 24.901 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.158      ;
; 24.907 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.262      ; 7.149      ;
; 24.925 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.134      ;
; 24.931 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.262      ; 7.125      ;
; 24.939 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.406     ; 6.402      ;
; 24.941 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.403     ; 6.403      ;
; 24.946 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 7.113      ;
; 24.952 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.262      ; 7.104      ;
; 24.957 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 7.084      ;
; 24.984 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.242      ; 7.052      ;
; 24.986 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.421     ; 6.340      ;
; 24.989 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.261      ; 7.066      ;
; 25.008 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 7.033      ;
; 25.008 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 7.033      ;
; 25.022 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.425     ; 6.300      ;
; 25.022 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 7.019      ;
; 25.046 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 6.995      ;
; 25.067 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 6.974      ;
; 25.073 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.406     ; 6.268      ;
; 25.126 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 6.933      ;
; 25.156 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 6.903      ;
; 25.179 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.259      ; 6.874      ;
; 25.207 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 6.852      ;
; 25.213 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.262      ; 6.843      ;
; 25.217 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 6.842      ;
; 25.230 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.259      ; 6.823      ;
; 25.230 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.259      ; 6.823      ;
; 25.240 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.242      ; 6.796      ;
; 25.244 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.259      ; 6.809      ;
; 25.247 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 6.812      ;
; 25.268 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.259      ; 6.785      ;
; 25.289 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.259      ; 6.764      ;
; 25.291 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.242      ; 6.745      ;
; 25.291 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.242      ; 6.745      ;
; 25.298 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.265      ; 6.761      ;
; 25.299 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.244      ; 6.739      ;
; 25.302 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 6.739      ;
; 25.304 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.262      ; 6.752      ;
; 25.305 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.242      ; 6.731      ;
; 25.307 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 6.734      ;
; 25.328 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 6.713      ;
; 25.329 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.242      ; 6.707      ;
; 25.350 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.244      ; 6.688      ;
; 25.350 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.244      ; 6.688      ;
; 25.350 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.242      ; 6.686      ;
; 25.353 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 6.688      ;
; 25.353 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 6.688      ;
; 25.358 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 6.683      ;
; 25.358 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 6.683      ;
; 25.364 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.244      ; 6.674      ;
; 25.367 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 6.674      ;
; 25.372 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 6.669      ;
; 25.388 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.244      ; 6.650      ;
; 25.391 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 6.650      ;
; 25.396 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 6.645      ;
; 25.409 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.244      ; 6.629      ;
; 25.412 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 6.629      ;
; 25.417 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 6.624      ;
; 25.419 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 6.622      ;
; 25.524 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.421     ; 5.802      ;
; 25.550 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.259      ; 6.503      ;
; 25.611 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.242      ; 6.425      ;
; 25.641 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.406     ; 5.700      ;
; 25.641 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.259      ; 6.412      ;
; 25.649 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.401     ; 5.697      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pclk'                                                                                                                                                                                        ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; FSM_data:datos|i                ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FSM_data:datos|vsync_antes      ; FSM_data:datos|vsync_antes                                                                                ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FSM_data:datos|mem_px_data[2]   ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|estado.ESCRITURA                                                                           ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FSM_data:datos|px_wr            ; FSM_data:datos|px_wr                                                                                      ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.551 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 0.818      ;
; 0.759 ; FSM_data:datos|mem_px_addr[14]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.020      ;
; 0.794 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.055      ;
; 0.796 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.057      ;
; 0.797 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.058      ;
; 0.798 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; FSM_data:datos|mem_px_addr[12]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.059      ;
; 0.801 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.068      ;
; 0.802 ; FSM_data:datos|mem_px_addr[13]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.063      ;
; 0.810 ; FSM_data:datos|i                ; FSM_data:datos|px_wr                                                                                      ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.077      ;
; 0.817 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.078      ;
; 0.817 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.078      ;
; 0.817 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.078      ;
; 0.830 ; FSM_data:datos|vsync_antes      ; FSM_data:datos|estado.ESCRITURA                                                                           ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.097      ;
; 1.034 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.014      ; 1.260      ;
; 1.070 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|vsync_antes                                                                                ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.337      ;
; 1.143 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.410      ;
; 1.144 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.411      ;
; 1.144 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.411      ;
; 1.151 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.418      ;
; 1.151 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.418      ;
; 1.151 ; FSM_data:datos|mem_px_addr[13]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.418      ;
; 1.151 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.418      ;
; 1.152 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.419      ;
; 1.153 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.420      ;
; 1.153 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.420      ;
; 1.153 ; FSM_data:datos|mem_px_addr[12]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.420      ;
; 1.154 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.533      ; 1.441      ;
; 1.156 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.746      ; 1.656      ;
; 1.160 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.427      ;
; 1.160 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.427      ;
; 1.160 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.427      ;
; 1.161 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.428      ;
; 1.162 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.429      ;
; 1.162 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.429      ;
; 1.162 ; FSM_data:datos|mem_px_addr[12]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.429      ;
; 1.165 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.432      ;
; 1.166 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.433      ;
; 1.166 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.433      ;
; 1.167 ; FSM_data:datos|mem_px_addr[7]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.746      ; 1.667      ;
; 1.173 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.746      ; 1.673      ;
; 1.178 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.746      ; 1.678      ;
; 1.200 ; FSM_data:datos|mem_px_addr[8]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.746      ; 1.700      ;
; 1.200 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.533      ; 1.487      ;
; 1.201 ; FSM_data:datos|mem_px_addr[4]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.746      ; 1.701      ;
; 1.218 ; FSM_data:datos|mem_px_addr[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.746      ; 1.718      ;
; 1.226 ; FSM_data:datos|mem_px_addr[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.533      ; 1.513      ;
; 1.240 ; FSM_data:datos|mem_px_data[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.635      ; 1.629      ;
; 1.248 ; FSM_data:datos|mem_px_addr[4]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.471      ; 1.473      ;
; 1.272 ; FSM_data:datos|mem_px_addr[4]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.462      ; 1.488      ;
; 1.274 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.541      ;
; 1.275 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.542      ;
; 1.275 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.542      ;
; 1.283 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.550      ;
; 1.284 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.551      ;
; 1.284 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.551      ;
; 1.291 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.558      ;
; 1.291 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.558      ;
; 1.291 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.558      ;
; 1.292 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.559      ;
; 1.293 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.560      ;
; 1.293 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.560      ;
; 1.296 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.563      ;
; 1.297 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.564      ;
; 1.297 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.564      ;
; 1.300 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.567      ;
; 1.300 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.567      ;
; 1.300 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.567      ;
; 1.301 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.568      ;
; 1.302 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.569      ;
; 1.302 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.569      ;
; 1.305 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.572      ;
; 1.306 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.573      ;
; 1.306 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.573      ;
; 1.339 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.014      ; 1.565      ;
; 1.339 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.014      ; 1.565      ;
; 1.339 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.014      ; 1.565      ;
; 1.339 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.014      ; 1.565      ;
; 1.339 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.014      ; 1.565      ;
; 1.339 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.014      ; 1.565      ;
; 1.339 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.014      ; 1.565      ;
; 1.339 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.014      ; 1.565      ;
; 1.339 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.014      ; 1.565      ;
; 1.339 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.014      ; 1.565      ;
; 1.339 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.014      ; 1.565      ;
; 1.339 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.014      ; 1.565      ;
; 1.339 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.014      ; 1.565      ;
; 1.339 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.014      ; 1.565      ;
; 1.339 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.014      ; 1.565      ;
; 1.340 ; FSM_data:datos|mem_px_addr[0]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.462      ; 1.556      ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.736 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.744 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.751 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.409      ;
; 0.757 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.415      ;
; 0.762 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.764 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.768 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.769 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.777 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.070      ;
; 0.780 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.781 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.781 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.782 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.782 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.786 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.791 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.795 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.453      ;
; 0.803 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.096      ;
; 0.826 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.484      ;
; 0.852 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.528      ;
; 0.861 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.537      ;
; 0.960 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.253      ;
; 0.982 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.275      ;
; 1.040 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.696      ;
; 1.043 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.704      ;
; 1.054 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.710      ;
; 1.056 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.717      ;
; 1.083 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.744      ;
; 1.091 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.098 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.100 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.103 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.759      ;
; 1.107 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.109 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.116 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.778      ;
; 1.118 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.120 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.781      ;
; 1.121 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.777      ;
; 1.123 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.784      ;
; 1.125 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.781      ;
; 1.125 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.130 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.791      ;
; 1.131 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.792      ;
; 1.132 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.138 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.799      ;
; 1.141 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.797      ;
; 1.141 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.143 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.804      ;
; 1.143 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.144 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.151 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.152 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.808      ;
; 1.152 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.152 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.154 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.810      ;
; 1.160 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.821      ;
; 1.161 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.454      ;
; 1.164 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.457      ;
; 1.170 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.831      ;
; 1.171 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.832      ;
; 1.173 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.847      ;
; 1.173 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.466      ;
; 1.182 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.862      ;
; 1.190 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.864      ;
; 1.213 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.893      ;
; 1.222 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.229 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.522      ;
; 1.231 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.911      ;
; 1.231 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.237 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.913      ;
; 1.238 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.531      ;
; 1.240 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.916      ;
; 1.240 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.244 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.924      ;
; 1.247 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.256 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.937      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.263 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.556      ;
; 1.265 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 135.39 MHz ; 135.39 MHz      ; pclk                                              ;      ;
; 142.88 MHz ; 142.88 MHz      ; clk31|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.193 ; -133.371      ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 24.747 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pclk                                              ; 0.430 ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.685 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.201 ; -151.136      ;
; clk                                               ; 9.906  ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 15.595 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pclk'                                                                                                                                                                                        ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.193 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; -0.146     ; 3.606      ;
; -3.193 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; -0.140     ; 3.612      ;
; -3.193 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; -0.146     ; 3.606      ;
; -3.178 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; -0.269     ; 3.468      ;
; -3.178 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; -0.263     ; 3.474      ;
; -3.178 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; -0.269     ; 3.468      ;
; -3.102 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.041     ; 3.620      ;
; -3.102 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.035     ; 3.626      ;
; -3.102 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.041     ; 3.620      ;
; -3.087 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.164     ; 3.482      ;
; -3.087 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.158     ; 3.488      ;
; -3.087 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.164     ; 3.482      ;
; -3.069 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; -0.146     ; 3.482      ;
; -3.069 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; -0.140     ; 3.488      ;
; -3.069 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; -0.146     ; 3.482      ;
; -3.011 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.150     ; 3.420      ;
; -3.011 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.144     ; 3.426      ;
; -3.011 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.150     ; 3.420      ;
; -3.007 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.027     ; 3.539      ;
; -3.007 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.021     ; 3.545      ;
; -3.007 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.027     ; 3.539      ;
; -2.978 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.041     ; 3.496      ;
; -2.978 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.035     ; 3.502      ;
; -2.978 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.041     ; 3.496      ;
; -2.970 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.136     ; 3.393      ;
; -2.970 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.130     ; 3.399      ;
; -2.970 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.136     ; 3.393      ;
; -2.966 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.013     ; 3.512      ;
; -2.966 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.007     ; 3.518      ;
; -2.966 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.013     ; 3.512      ;
; -2.937 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.128     ; 3.368      ;
; -2.937 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.122     ; 3.374      ;
; -2.937 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.128     ; 3.368      ;
; -2.897 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.005     ; 3.451      ;
; -2.897 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.001      ; 3.457      ;
; -2.897 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.005     ; 3.451      ;
; -2.848 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.027     ; 3.380      ;
; -2.848 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.021     ; 3.386      ;
; -2.848 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.027     ; 3.380      ;
; -2.830 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.005     ; 3.384      ;
; -2.830 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.001      ; 3.390      ;
; -2.830 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.005     ; 3.384      ;
; -2.807 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.013     ; 3.353      ;
; -2.807 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.007     ; 3.359      ;
; -2.807 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.013     ; 3.353      ;
; -2.762 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.212     ; 3.109      ;
; -2.762 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.206     ; 3.115      ;
; -2.762 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.212     ; 3.109      ;
; -2.738 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.089     ; 3.208      ;
; -2.738 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.083     ; 3.214      ;
; -2.738 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.089     ; 3.208      ;
; -2.673 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.074     ; 3.158      ;
; -2.673 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.068     ; 3.164      ;
; -2.673 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.074     ; 3.158      ;
; -2.642 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.155     ; 3.046      ;
; -2.642 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.149     ; 3.052      ;
; -2.642 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.155     ; 3.046      ;
; -2.638 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.032     ; 3.165      ;
; -2.638 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.026     ; 3.171      ;
; -2.638 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.032     ; 3.165      ;
; -2.633 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.049      ; 3.241      ;
; -2.633 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.055      ; 3.247      ;
; -2.633 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.049      ; 3.241      ;
; -2.628 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.042     ; 3.145      ;
; -2.628 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.036     ; 3.151      ;
; -2.628 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.042     ; 3.145      ;
; -2.617 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.065     ; 3.111      ;
; -2.617 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.059     ; 3.117      ;
; -2.617 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.065     ; 3.111      ;
; -2.604 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.081      ; 3.244      ;
; -2.604 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.087      ; 3.250      ;
; -2.604 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.081      ; 3.244      ;
; -2.577 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.058      ; 3.194      ;
; -2.577 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.064      ; 3.200      ;
; -2.577 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.058      ; 3.194      ;
; -2.569 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.089     ; 3.039      ;
; -2.569 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.083     ; 3.045      ;
; -2.569 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.089     ; 3.039      ;
; -2.566 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.049      ; 3.174      ;
; -2.566 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.055      ; 3.180      ;
; -2.566 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.049      ; 3.174      ;
; -2.510 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.058      ; 3.127      ;
; -2.510 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.064      ; 3.133      ;
; -2.510 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.058      ; 3.127      ;
; -2.479 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.032     ; 3.006      ;
; -2.479 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.026     ; 3.012      ;
; -2.479 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.032     ; 3.006      ;
; -2.469 ; FSM_data:datos|mem_px_data[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; -0.718     ; 2.310      ;
; -2.435 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.081      ; 3.075      ;
; -2.435 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.087      ; 3.081      ;
; -2.435 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.081      ; 3.075      ;
; -2.356 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.169      ; 3.084      ;
; -2.356 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.175      ; 3.090      ;
; -2.356 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.169      ; 3.084      ;
; -2.332 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.292      ; 3.183      ;
; -2.332 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.298      ; 3.189      ;
; -2.332 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.292      ; 3.183      ;
; -2.278 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.613     ; 2.224      ;
; -2.200 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.585     ; 2.174      ;
; -2.193 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.103      ; 2.855      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 24.747 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.372     ; 6.629      ;
; 24.749 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.374     ; 6.625      ;
; 24.966 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 7.050      ;
; 24.985 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.366     ; 6.397      ;
; 24.997 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.214      ; 7.002      ;
; 25.082 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 6.934      ;
; 25.101 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 6.915      ;
; 25.107 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 6.909      ;
; 25.113 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.214      ; 6.886      ;
; 25.115 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 6.901      ;
; 25.120 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 6.896      ;
; 25.132 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.214      ; 6.867      ;
; 25.138 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.214      ; 6.861      ;
; 25.146 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.214      ; 6.853      ;
; 25.151 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.214      ; 6.848      ;
; 25.208 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 6.811      ;
; 25.241 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.235      ; 6.779      ;
; 25.274 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 6.747      ;
; 25.293 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 6.725      ;
; 25.324 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 6.695      ;
; 25.343 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 6.676      ;
; 25.349 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 6.670      ;
; 25.357 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.235      ; 6.663      ;
; 25.357 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 6.662      ;
; 25.362 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 6.657      ;
; 25.376 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.235      ; 6.644      ;
; 25.382 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.235      ; 6.638      ;
; 25.390 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 6.631      ;
; 25.390 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.235      ; 6.630      ;
; 25.393 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.219      ; 6.611      ;
; 25.394 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 6.622      ;
; 25.395 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.235      ; 6.625      ;
; 25.409 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 6.609      ;
; 25.409 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 6.612      ;
; 25.412 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 6.604      ;
; 25.415 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 6.606      ;
; 25.423 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 6.598      ;
; 25.425 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.214      ; 6.574      ;
; 25.428 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 6.590      ;
; 25.428 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 6.593      ;
; 25.434 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.352     ; 5.962      ;
; 25.434 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 6.584      ;
; 25.437 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.356     ; 5.955      ;
; 25.442 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 6.576      ;
; 25.443 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.214      ; 6.556      ;
; 25.447 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 6.571      ;
; 25.484 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.368     ; 5.896      ;
; 25.509 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.219      ; 6.495      ;
; 25.512 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.371     ; 5.865      ;
; 25.528 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.219      ; 6.476      ;
; 25.534 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.219      ; 6.470      ;
; 25.542 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.219      ; 6.462      ;
; 25.547 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.219      ; 6.457      ;
; 25.554 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.355     ; 5.839      ;
; 25.594 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.229      ; 6.420      ;
; 25.636 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 6.383      ;
; 25.654 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 6.365      ;
; 25.669 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.235      ; 6.351      ;
; 25.687 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.217      ; 6.315      ;
; 25.687 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.235      ; 6.333      ;
; 25.702 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 6.319      ;
; 25.710 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.229      ; 6.304      ;
; 25.720 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 6.301      ;
; 25.721 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 6.297      ;
; 25.725 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.216      ; 6.276      ;
; 25.726 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.218      ; 6.277      ;
; 25.729 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.229      ; 6.285      ;
; 25.735 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.229      ; 6.279      ;
; 25.739 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 6.279      ;
; 25.743 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.229      ; 6.271      ;
; 25.748 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.229      ; 6.266      ;
; 25.755 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.220      ; 6.250      ;
; 25.803 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.217      ; 6.199      ;
; 25.821 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.219      ; 6.183      ;
; 25.822 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.217      ; 6.180      ;
; 25.828 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.217      ; 6.174      ;
; 25.836 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.217      ; 6.166      ;
; 25.839 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.219      ; 6.165      ;
; 25.841 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.216      ; 6.160      ;
; 25.841 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.217      ; 6.161      ;
; 25.842 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.218      ; 6.161      ;
; 25.860 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.216      ; 6.141      ;
; 25.861 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.218      ; 6.142      ;
; 25.866 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.216      ; 6.135      ;
; 25.867 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.218      ; 6.136      ;
; 25.871 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.220      ; 6.134      ;
; 25.874 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.216      ; 6.127      ;
; 25.875 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.218      ; 6.128      ;
; 25.879 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.216      ; 6.122      ;
; 25.880 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.218      ; 6.123      ;
; 25.890 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.220      ; 6.115      ;
; 25.896 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.220      ; 6.109      ;
; 25.904 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.220      ; 6.101      ;
; 25.909 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.220      ; 6.096      ;
; 25.987 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.370     ; 5.391      ;
; 26.022 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.229      ; 5.992      ;
; 26.028 ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 5.988      ;
; 26.040 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.229      ; 5.974      ;
; 26.059 ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.214      ; 5.940      ;
; 26.088 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.357     ; 5.303      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pclk'                                                                                                                                                                                         ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; FSM_data:datos|i                ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FSM_data:datos|px_wr            ; FSM_data:datos|px_wr                                                                                      ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FSM_data:datos|mem_px_data[2]   ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|estado.ESCRITURA                                                                           ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FSM_data:datos|vsync_antes      ; FSM_data:datos|vsync_antes                                                                                ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.511 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.048      ; 0.754      ;
; 0.682 ; FSM_data:datos|mem_px_addr[14]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.921      ;
; 0.718 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.048      ; 0.961      ;
; 0.735 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.974      ;
; 0.737 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.976      ;
; 0.738 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.977      ;
; 0.738 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.977      ;
; 0.739 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.978      ;
; 0.740 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; FSM_data:datos|mem_px_addr[12]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.979      ;
; 0.741 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.980      ;
; 0.741 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.980      ;
; 0.743 ; FSM_data:datos|mem_px_addr[13]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.982      ;
; 0.752 ; FSM_data:datos|i                ; FSM_data:datos|px_wr                                                                                      ; pclk         ; pclk        ; 0.000        ; 0.048      ; 0.995      ;
; 0.756 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.995      ;
; 0.756 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.995      ;
; 0.758 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.997      ;
; 0.769 ; FSM_data:datos|vsync_antes      ; FSM_data:datos|estado.ESCRITURA                                                                           ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.012      ;
; 0.970 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.002      ; 1.167      ;
; 0.978 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|vsync_antes                                                                                ; pclk         ; pclk        ; 0.000        ; 0.048      ; 1.221      ;
; 1.050 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.295      ;
; 1.050 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.295      ;
; 1.051 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.296      ;
; 1.051 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.296      ;
; 1.052 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.297      ;
; 1.052 ; FSM_data:datos|mem_px_addr[12]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.297      ;
; 1.053 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.298      ;
; 1.053 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.298      ;
; 1.056 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.301      ;
; 1.056 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.301      ;
; 1.059 ; FSM_data:datos|mem_px_addr[13]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.304      ;
; 1.065 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.310      ;
; 1.066 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.311      ;
; 1.067 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.312      ;
; 1.068 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.313      ;
; 1.068 ; FSM_data:datos|mem_px_addr[12]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.313      ;
; 1.069 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.314      ;
; 1.069 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.314      ;
; 1.072 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.317      ;
; 1.072 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.317      ;
; 1.076 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.321      ;
; 1.144 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.389      ;
; 1.151 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.396      ;
; 1.151 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.396      ;
; 1.165 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.410      ;
; 1.166 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.411      ;
; 1.170 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.415      ;
; 1.172 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.417      ;
; 1.172 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.417      ;
; 1.173 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.418      ;
; 1.173 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.418      ;
; 1.174 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.419      ;
; 1.175 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.420      ;
; 1.175 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.420      ;
; 1.178 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.423      ;
; 1.178 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.423      ;
; 1.187 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.432      ;
; 1.188 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.433      ;
; 1.189 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.434      ;
; 1.190 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.435      ;
; 1.191 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.436      ;
; 1.191 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.436      ;
; 1.194 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.439      ;
; 1.194 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.439      ;
; 1.198 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.443      ;
; 1.228 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.539      ; 1.497      ;
; 1.238 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.342      ; 1.310      ;
; 1.239 ; FSM_data:datos|mem_px_addr[7]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.539      ; 1.508      ;
; 1.245 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.539      ; 1.514      ;
; 1.247 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.539      ; 1.516      ;
; 1.265 ; FSM_data:datos|mem_px_addr[4]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.539      ; 1.534      ;
; 1.269 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.002      ; 1.466      ;
; 1.269 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.002      ; 1.466      ;
; 1.269 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.002      ; 1.466      ;
; 1.269 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.002      ; 1.466      ;
; 1.269 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.002      ; 1.466      ;
; 1.269 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.002      ; 1.466      ;
; 1.269 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.002      ; 1.466      ;
; 1.269 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.002      ; 1.466      ;
; 1.269 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.002      ; 1.466      ;
; 1.269 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.002      ; 1.466      ;
; 1.269 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.002      ; 1.466      ;
; 1.269 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.002      ; 1.466      ;
; 1.269 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.002      ; 1.466      ;
; 1.269 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.002      ; 1.466      ;
; 1.269 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.002      ; 1.466      ;
; 1.270 ; FSM_data:datos|mem_px_addr[8]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.539      ; 1.539      ;
; 1.273 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.518      ;
; 1.273 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.518      ;
; 1.276 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.342      ; 1.348      ;
; 1.278 ; FSM_data:datos|mem_px_addr[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.539      ; 1.547      ;
; 1.287 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.532      ;
; 1.288 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.533      ;
; 1.292 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.050      ; 1.537      ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.685 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.693 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.696 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.281      ;
; 0.699 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.284      ;
; 0.709 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.712 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.714 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.716 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.720 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.720 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.722 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.726 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.994      ;
; 0.726 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.729 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.730 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.997      ;
; 0.731 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.316      ;
; 0.731 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.734 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.747 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.015      ;
; 0.761 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.346      ;
; 0.790 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.391      ;
; 0.797 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.398      ;
; 0.871 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.138      ;
; 0.919 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.186      ;
; 0.950 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.533      ;
; 0.953 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.541      ;
; 0.959 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.542      ;
; 0.963 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.553      ;
; 0.987 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.576      ;
; 1.001 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.588      ;
; 1.007 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.013 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.017 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.019 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.606      ;
; 1.020 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.610      ;
; 1.020 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.609      ;
; 1.024 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.291      ;
; 1.025 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.613      ;
; 1.028 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.030 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.613      ;
; 1.030 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.032 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.622      ;
; 1.032 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.621      ;
; 1.033 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.034 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.035 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.036 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.623      ;
; 1.039 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.041 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.631      ;
; 1.041 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.308      ;
; 1.042 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.630      ;
; 1.042 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.310      ;
; 1.045 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.634      ;
; 1.048 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.631      ;
; 1.048 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.315      ;
; 1.050 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.050 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.318      ;
; 1.053 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.053 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.054 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.322      ;
; 1.056 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.323      ;
; 1.060 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.648      ;
; 1.060 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.328      ;
; 1.063 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.330      ;
; 1.066 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.334      ;
; 1.067 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.657      ;
; 1.067 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.656      ;
; 1.068 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.335      ;
; 1.075 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.674      ;
; 1.081 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.349      ;
; 1.082 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.687      ;
; 1.090 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.689      ;
; 1.099 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.366      ;
; 1.110 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.714      ;
; 1.113 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.381      ;
; 1.128 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.735      ;
; 1.129 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.130 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.733      ;
; 1.130 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.398      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.740      ;
; 1.134 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.737      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.138 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.406      ;
; 1.139 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.407      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.410      ;
; 1.146 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.413      ;
; 1.150 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.757      ;
; 1.150 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.152 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.419      ;
; 1.156 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.424      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -0.767 ; -23.561       ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 28.615 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pclk                                              ; 0.201 ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.294 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.000 ; -71.445       ;
; clk                                               ; 9.594  ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 15.608 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pclk'                                                                                                                                                                                         ;
+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.767 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.405      ; 1.701      ;
; -0.767 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.405      ; 1.701      ;
; -0.766 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.407      ; 1.702      ;
; -0.746 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.461      ; 1.736      ;
; -0.746 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.461      ; 1.736      ;
; -0.745 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.463      ; 1.737      ;
; -0.703 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.474      ; 1.706      ;
; -0.703 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.474      ; 1.706      ;
; -0.702 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.476      ; 1.707      ;
; -0.682 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.530      ; 1.741      ;
; -0.682 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.530      ; 1.741      ;
; -0.681 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.532      ; 1.742      ;
; -0.678 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.461      ; 1.668      ;
; -0.678 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.461      ; 1.668      ;
; -0.677 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.463      ; 1.669      ;
; -0.623 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.478      ; 1.630      ;
; -0.623 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.478      ; 1.630      ;
; -0.622 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.480      ; 1.631      ;
; -0.614 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.530      ; 1.673      ;
; -0.614 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.530      ; 1.673      ;
; -0.613 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.532      ; 1.674      ;
; -0.594 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.489      ; 1.612      ;
; -0.594 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.489      ; 1.612      ;
; -0.593 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.491      ; 1.613      ;
; -0.592 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.497      ; 1.618      ;
; -0.592 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.497      ; 1.618      ;
; -0.591 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.499      ; 1.619      ;
; -0.585 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.534      ; 1.648      ;
; -0.585 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.534      ; 1.648      ;
; -0.584 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.536      ; 1.649      ;
; -0.556 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.545      ; 1.630      ;
; -0.556 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.545      ; 1.630      ;
; -0.555 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.547      ; 1.631      ;
; -0.523 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.451      ; 1.503      ;
; -0.523 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.451      ; 1.503      ;
; -0.522 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.453      ; 1.504      ;
; -0.513 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.534      ; 1.576      ;
; -0.513 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.534      ; 1.576      ;
; -0.512 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.536      ; 1.577      ;
; -0.504 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.553      ; 1.586      ;
; -0.504 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.553      ; 1.586      ;
; -0.503 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.555      ; 1.587      ;
; -0.500 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.553      ; 1.582      ;
; -0.500 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.553      ; 1.582      ;
; -0.499 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.555      ; 1.583      ;
; -0.484 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.545      ; 1.558      ;
; -0.484 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.545      ; 1.558      ;
; -0.483 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.547      ; 1.559      ;
; -0.482 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.507      ; 1.518      ;
; -0.482 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.507      ; 1.518      ;
; -0.481 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.509      ; 1.519      ;
; -0.460 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.535      ; 1.524      ;
; -0.460 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.535      ; 1.524      ;
; -0.459 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.537      ; 1.525      ;
; -0.431 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.481      ; 1.441      ;
; -0.431 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.481      ; 1.441      ;
; -0.430 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.113     ; 1.324      ;
; -0.430 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.483      ; 1.442      ;
; -0.429 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.556      ; 1.514      ;
; -0.429 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.556      ; 1.514      ;
; -0.428 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_data[1]                                                                             ; pclk         ; pclk        ; 1.000        ; 0.071      ; 1.506      ;
; -0.428 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_data[0]                                                                             ; pclk         ; pclk        ; 1.000        ; 0.071      ; 1.506      ;
; -0.428 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.558      ; 1.515      ;
; -0.426 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.113     ; 1.320      ;
; -0.423 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.544      ; 1.496      ;
; -0.423 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.544      ; 1.496      ;
; -0.422 ; FSM_data:datos|px_wr            ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.546      ; 1.497      ;
; -0.420 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_data[1]                                                                             ; pclk         ; pclk        ; 1.000        ; 0.071      ; 1.498      ;
; -0.420 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|mem_px_data[0]                                                                             ; pclk         ; pclk        ; 1.000        ; 0.071      ; 1.498      ;
; -0.408 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.539      ; 1.476      ;
; -0.407 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.537      ; 1.473      ;
; -0.407 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.537      ; 1.473      ;
; -0.388 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.612      ; 1.529      ;
; -0.388 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.612      ; 1.529      ;
; -0.387 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.614      ; 1.530      ;
; -0.382 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.509      ; 1.420      ;
; -0.381 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.507      ; 1.417      ;
; -0.381 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.507      ; 1.417      ;
; -0.374 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.593      ; 1.496      ;
; -0.373 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.591      ; 1.493      ;
; -0.373 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.591      ; 1.493      ;
; -0.368 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.591      ; 1.488      ;
; -0.368 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.591      ; 1.488      ;
; -0.367 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.593      ; 1.489      ;
; -0.362 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.113     ; 1.256      ;
; -0.360 ; FSM_data:datos|mem_px_data[1]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.272      ; 1.161      ;
; -0.358 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.113     ; 1.252      ;
; -0.343 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.602      ; 1.474      ;
; -0.342 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.600      ; 1.471      ;
; -0.342 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.600      ; 1.471      ;
; -0.331 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.600      ; 1.460      ;
; -0.331 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.600      ; 1.460      ;
; -0.330 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.602      ; 1.461      ;
; -0.325 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|estado.ESCRITURA                                                                           ; pclk         ; pclk        ; 1.000        ; -0.004     ; 1.328      ;
; -0.321 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.537      ; 1.387      ;
; -0.321 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.537      ; 1.387      ;
; -0.320 ; FSM_data:datos|mem_px_addr[13]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.539      ; 1.388      ;
; -0.294 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.113     ; 1.188      ;
; -0.290 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.113     ; 1.184      ;
; -0.284 ; FSM_data:datos|mem_px_addr[14]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.614      ; 1.427      ;
+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 28.615 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.259      ;
; 28.628 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.246      ;
; 28.644 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.230      ;
; 28.650 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.224      ;
; 28.654 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.194     ; 2.885      ;
; 28.654 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.220      ;
; 28.659 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.215      ;
; 28.680 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.110      ; 3.185      ;
; 28.687 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.194     ; 2.852      ;
; 28.694 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.110      ; 3.171      ;
; 28.703 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.110      ; 3.162      ;
; 28.704 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.110      ; 3.161      ;
; 28.725 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.110      ; 3.140      ;
; 28.734 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.110      ; 3.131      ;
; 28.738 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.140      ;
; 28.751 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.127      ;
; 28.753 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.124      ;
; 28.767 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.111      ;
; 28.767 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.110      ;
; 28.768 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.110      ;
; 28.773 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.105      ;
; 28.776 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.101      ;
; 28.777 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.101      ;
; 28.777 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.100      ;
; 28.780 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.094      ;
; 28.782 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.096      ;
; 28.782 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.096      ;
; 28.791 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.087      ;
; 28.792 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.086      ;
; 28.794 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.188     ; 2.751      ;
; 28.795 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.121      ; 3.081      ;
; 28.798 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.079      ;
; 28.807 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.070      ;
; 28.809 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.121      ; 3.067      ;
; 28.811 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.063      ;
; 28.813 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.065      ;
; 28.818 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.121      ; 3.058      ;
; 28.819 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.121      ; 3.057      ;
; 28.822 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.056      ;
; 28.830 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.110      ; 3.035      ;
; 28.840 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.121      ; 3.036      ;
; 28.846 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 3.024      ;
; 28.849 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.121      ; 3.027      ;
; 28.859 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 3.011      ;
; 28.875 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 2.995      ;
; 28.881 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 2.989      ;
; 28.885 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 2.985      ;
; 28.886 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.110      ; 2.979      ;
; 28.890 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 2.980      ;
; 28.903 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 2.974      ;
; 28.903 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 2.975      ;
; 28.915 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 2.958      ;
; 28.918 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 2.960      ;
; 28.928 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 2.945      ;
; 28.934 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 2.944      ;
; 28.944 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 2.929      ;
; 28.945 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.121      ; 2.931      ;
; 28.950 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 2.923      ;
; 28.954 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 2.919      ;
; 28.959 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 2.918      ;
; 28.959 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 2.914      ;
; 28.974 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 2.904      ;
; 28.977 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.186     ; 2.570      ;
; 29.001 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.182     ; 2.550      ;
; 29.001 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.121      ; 2.875      ;
; 29.004 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 2.866      ;
; 29.007 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.112      ; 2.860      ;
; 29.011 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 2.859      ;
; 29.017 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 2.853      ;
; 29.020 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.112      ; 2.847      ;
; 29.024 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.114      ; 2.845      ;
; 29.033 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.190     ; 2.510      ;
; 29.033 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 2.837      ;
; 29.036 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.112      ; 2.831      ;
; 29.038 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.114      ; 2.831      ;
; 29.039 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 2.831      ;
; 29.042 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 2.828      ;
; 29.042 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.112      ; 2.825      ;
; 29.043 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 2.827      ;
; 29.045 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 2.826      ;
; 29.046 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.193     ; 2.494      ;
; 29.046 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.112      ; 2.821      ;
; 29.047 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.114      ; 2.822      ;
; 29.048 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.114      ; 2.821      ;
; 29.048 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 2.822      ;
; 29.051 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.112      ; 2.816      ;
; 29.059 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 2.812      ;
; 29.060 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 2.811      ;
; 29.069 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.114      ; 2.800      ;
; 29.069 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 2.802      ;
; 29.070 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.185     ; 2.478      ;
; 29.078 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.114      ; 2.791      ;
; 29.080 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 2.793      ;
; 29.082 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 2.789      ;
; 29.091 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 2.780      ;
; 29.110 ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 2.764      ;
; 29.111 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 2.762      ;
; 29.160 ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.110      ; 2.705      ;
; 29.169 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 2.701      ;
; 29.172 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.112      ; 2.695      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pclk'                                                                                                                                                                                         ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; FSM_data:datos|i                ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FSM_data:datos|px_wr            ; FSM_data:datos|px_wr                                                                                      ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FSM_data:datos|vsync_antes      ; FSM_data:datos|vsync_antes                                                                                ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|estado.ESCRITURA                                                                           ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FSM_data:datos|mem_px_data[2]   ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.226 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.335      ;
; 0.237 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.861      ; 0.702      ;
; 0.246 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.861      ; 0.711      ;
; 0.246 ; FSM_data:datos|mem_px_addr[7]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.861      ; 0.711      ;
; 0.247 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.861      ; 0.712      ;
; 0.251 ; FSM_data:datos|mem_px_addr[4]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.861      ; 0.716      ;
; 0.253 ; FSM_data:datos|mem_px_addr[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.861      ; 0.718      ;
; 0.255 ; FSM_data:datos|mem_px_addr[8]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.861      ; 0.720      ;
; 0.259 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.741      ; 0.604      ;
; 0.273 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.741      ; 0.618      ;
; 0.273 ; FSM_data:datos|mem_px_data[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.810      ; 0.687      ;
; 0.279 ; FSM_data:datos|mem_px_addr[4]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.722      ; 0.605      ;
; 0.287 ; FSM_data:datos|mem_px_addr[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.741      ; 0.632      ;
; 0.296 ; FSM_data:datos|mem_px_addr[14]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.402      ;
; 0.302 ; FSM_data:datos|mem_px_addr[4]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.712      ; 0.618      ;
; 0.308 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.417      ;
; 0.319 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; FSM_data:datos|mem_px_addr[12]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.428      ;
; 0.324 ; FSM_data:datos|mem_px_addr[13]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.430      ;
; 0.329 ; FSM_data:datos|i                ; FSM_data:datos|px_wr                                                                                      ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.438      ;
; 0.330 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.436      ;
; 0.330 ; FSM_data:datos|mem_px_addr[0]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.712      ; 0.646      ;
; 0.331 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.437      ;
; 0.331 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.437      ;
; 0.335 ; FSM_data:datos|vsync_antes      ; FSM_data:datos|estado.ESCRITURA                                                                           ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.444      ;
; 0.357 ; FSM_data:datos|mem_px_addr[4]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.741      ; 0.702      ;
; 0.367 ; FSM_data:datos|mem_px_addr[7]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.741      ; 0.712      ;
; 0.367 ; FSM_data:datos|mem_px_addr[9]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.741      ; 0.712      ;
; 0.375 ; FSM_data:datos|mem_px_addr[4]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.734      ; 0.713      ;
; 0.376 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.656      ; 0.636      ;
; 0.383 ; FSM_data:datos|mem_px_addr[7]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.656      ; 0.643      ;
; 0.385 ; FSM_data:datos|mem_px_addr[4]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.614      ;
; 0.391 ; FSM_data:datos|mem_px_addr[0]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.665      ; 0.660      ;
; 0.396 ; FSM_data:datos|mem_px_addr[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.722      ; 0.722      ;
; 0.397 ; FSM_data:datos|mem_px_addr[8]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.741      ; 0.742      ;
; 0.403 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.741      ; 0.748      ;
; 0.403 ; FSM_data:datos|mem_px_addr[9]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.656      ; 0.663      ;
; 0.404 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.722      ; 0.730      ;
; 0.405 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.004      ; 0.493      ;
; 0.412 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.734      ; 0.750      ;
; 0.413 ; FSM_data:datos|mem_px_addr[3]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.861      ; 0.878      ;
; 0.415 ; FSM_data:datos|mem_px_addr[9]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.734      ; 0.753      ;
; 0.421 ; FSM_data:datos|mem_px_addr[1]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.656      ; 0.681      ;
; 0.422 ; FSM_data:datos|mem_px_addr[9]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.861      ; 0.887      ;
; 0.424 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|vsync_antes                                                                                ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.533      ;
; 0.424 ; FSM_data:datos|mem_px_addr[0]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.861      ; 0.889      ;
; 0.424 ; FSM_data:datos|mem_px_addr[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.734      ; 0.762      ;
; 0.426 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.673      ; 0.703      ;
; 0.427 ; FSM_data:datos|mem_px_addr[7]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.734      ; 0.765      ;
; 0.427 ; FSM_data:datos|mem_px_addr[8]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.722      ; 0.753      ;
; 0.427 ; FSM_data:datos|mem_px_addr[8]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.656      ; 0.687      ;
; 0.430 ; FSM_data:datos|mem_px_addr[0]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.734      ; 0.768      ;
; 0.430 ; FSM_data:datos|mem_px_addr[4]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.656      ; 0.690      ;
; 0.434 ; FSM_data:datos|mem_px_addr[7]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.722      ; 0.760      ;
; 0.434 ; FSM_data:datos|mem_px_addr[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.656      ; 0.694      ;
; 0.439 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.712      ; 0.755      ;
; 0.442 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.673      ; 0.719      ;
; 0.442 ; FSM_data:datos|mem_px_addr[7]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.712      ; 0.758      ;
; 0.446 ; FSM_data:datos|mem_px_addr[9]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.722      ; 0.772      ;
; 0.449 ; FSM_data:datos|mem_px_addr[8]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.734      ; 0.787      ;
; 0.449 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.722      ; 0.775      ;
; 0.450 ; FSM_data:datos|mem_px_addr[3]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.722      ; 0.776      ;
; 0.454 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.734      ; 0.792      ;
; 0.459 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.734      ; 0.797      ;
; 0.466 ; FSM_data:datos|mem_px_addr[1]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.712      ; 0.782      ;
; 0.466 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.722      ; 0.792      ;
; 0.467 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.574      ;
; 0.468 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.575      ;
; 0.468 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.575      ;
; 0.472 ; FSM_data:datos|mem_px_addr[13]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.579      ;
; 0.477 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.584      ;
; 0.477 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.584      ;
; 0.477 ; FSM_data:datos|mem_px_addr[10]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.673      ; 0.754      ;
; 0.478 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; FSM_data:datos|mem_px_addr[8]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.712      ; 0.794      ;
; 0.479 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.586      ;
; 0.479 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.586      ;
; 0.479 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.586      ;
; 0.479 ; FSM_data:datos|mem_px_addr[12]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.586      ;
; 0.480 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.587      ;
; 0.480 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.587      ;
; 0.481 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.588      ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.294 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.298 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.306 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.595      ;
; 0.306 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.598      ;
; 0.309 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.320 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.610      ;
; 0.327 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.334 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.623      ;
; 0.356 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.653      ;
; 0.357 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.654      ;
; 0.372 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.492      ;
; 0.388 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.508      ;
; 0.425 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.713      ;
; 0.428 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.716      ;
; 0.429 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.721      ;
; 0.437 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.731      ;
; 0.443 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.735      ;
; 0.446 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.739      ;
; 0.447 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.453 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.456 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.458 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.753      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.750      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.751      ;
; 0.460 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.752      ;
; 0.460 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.758      ;
; 0.465 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.756      ;
; 0.465 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.753      ;
; 0.465 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.757      ;
; 0.465 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.760      ;
; 0.466 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.754      ;
; 0.467 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.760      ;
; 0.468 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.475 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.475 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.477 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.771      ;
; 0.477 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.478 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.478 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.481 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.775      ;
; 0.481 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.774      ;
; 0.481 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.773      ;
; 0.481 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.601      ;
; 0.485 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.605      ;
; 0.488 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.608      ;
; 0.498 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.793      ;
; 0.504 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 0.805      ;
; 0.505 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.800      ;
; 0.506 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.509 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.512 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 0.812      ;
; 0.513 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.518 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 0.819      ;
; 0.519 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.818      ;
; 0.519 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.521 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.821      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 0.827      ;
; 0.526 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -3.282   ; 0.201 ; N/A      ; N/A     ; -3.201              ;
;  clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  clk31|altpll_component|auto_generated|pll1|clk[0] ; 24.205   ; 0.294 ; N/A      ; N/A     ; 15.595              ;
;  pclk                                              ; -3.282   ; 0.201 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                                    ; -141.535 ; 0.0   ; 0.0      ; 0.0     ; -151.136            ;
;  clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pclk                                              ; -141.535 ; 0.000 ; N/A      ; N/A     ; -151.136            ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwdn          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; xclk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; resetcam      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Hsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Vsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clkout        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dat[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; filter[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; filter[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; filter[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; filter[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; filter[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; filter[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; filter[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; filter[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pclk                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; href                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vsync                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 4153     ; 0        ; 0        ; 0        ;
; pclk                                              ; pclk                                              ; 196      ; 0        ; 312      ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 4153     ; 0        ; 0        ; 0        ;
; pclk                                              ; pclk                                              ; 196      ; 0        ; 312      ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 92    ; 92   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; clk                                               ; clk                                               ; Base      ; Constrained ;
; clk24|altpll_component|auto_generated|pll1|clk[0] ; clk24|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pclk                                              ; pclk                                              ; Base      ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; dat[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dat[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetcam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; dat[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dat[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetcam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Aug 08 09:52:34 2021
Info: Command: quartus_sta test_VGA -c test_VGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'test_VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {clk24|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {clk24|altpll_component|auto_generated|pll1|clk[0]} {clk24|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk31|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 100 -multiply_by 63 -duty_cycle 50.00 -name {clk31|altpll_component|auto_generated|pll1|clk[0]} {clk31|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name pclk pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.282            -141.535 pclk 
    Info (332119):    24.205               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.485               0.000 pclk 
    Info (332119):     0.736               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -150.950 pclk 
    Info (332119):     9.895               0.000 clk 
    Info (332119):    15.598               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.193            -133.371 pclk 
    Info (332119):    24.747               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.430               0.000 pclk 
    Info (332119):     0.685               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -151.136 pclk 
    Info (332119):     9.906               0.000 clk 
    Info (332119):    15.595               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.767
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.767             -23.561 pclk 
    Info (332119):    28.615               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.201               0.000 pclk 
    Info (332119):     0.294               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -71.445 pclk 
    Info (332119):     9.594               0.000 clk 
    Info (332119):    15.608               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Sun Aug 08 09:52:36 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


