 
                              IC Compiler II (TM)

             Version T-2022.03-SP4 for linux64 - Aug 31, 2022 -SLE

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Loading user preference file /home1/PD08/Vaishnavii/.synopsys_icc2_gui/preferences.tcl
Warning: Cannot use command line editor for terminal type 'xterm-256color'. (CLE-100)
icc2_shell> open_block /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/PNR_final/work_riscv_top_block/riscv_final_block:pns_done.design
Information: User units loaded from library 'saed32_hvt|saed32_hvt_std' (LNK-040)
Opening block 'riscv_final_block:pns_done.design' in edit mode
icc2_shell> link_block
Using libraries: riscv_final_block saed32_hvt saed32_lvt saed32_rvt saed32_sram_lp msrv32_machine_control msrv32_alu
Warning: In library riscv_final_block, no block views exist for block msrv32_top. (LNK-064)
Visiting block riscv_final_block:pns_done.design
Visiting block msrv32_machine_control:msrv32_machine_control.frame
Visiting block msrv32_alu:msrv32_alu.frame
Expanding block riscv_final_block:pns_done.design
Design 'msrv32_top' was successfully linked.
1
icc2_shell> 
initialize_floorplan -control_type die -side_ratio {2.5 2.5} -core_offset {11} -core_utilization {0.7} -orientation N
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.25%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
icc2_shell> reset_placement
----------------------------------------------------------------
Running reset_placement
Information: The command 'reset_placement' cleared the undo history. (UNDO-016)
Unplacing cells...
----------------------------------------------------------------
1
icc2_shell> 
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 09:37:59 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 7852/7852
Ground net VSS                7852/7852
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 \
   -horizontal_width {1} -horizontal_spacing {1} \
   -vertical_layer M8 -vertical_width {1} -vertical_spacing {1}
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring \
   -pattern {{name: ring_pattern} \
   {nets: {VDD VSS}} {offset: {1.5 2}}} -core \
        -extension {stop:design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring 
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
set all_macros [get_cells -hierarchical -filter "is_hard_macro && !is_physical_only"]
{MC ALU}
create_pg_mesh_pattern P_top_two \
        -layers { \
                { {horizontal_layer: M9} {width: 1.5} {spacing: interleaving} {pitch: 10} {offset: 1}  {trim : true} } \
                { {vertical_layer: M8}   {width: 1} {spacing: interleaving} {pitch: 11} {offset: 1}   {trim : true} } \
                } \
        -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern P_top_two.
1
set_pg_strategy M9M8_mesh -pattern {{name: P_top_two } {nets: VDD VSS}} -core \
                          -extension {stop:outermost_ring} \
                          -blockage {{nets:VDD VSS}{macros: $all_macros}}
Successfully set PG strategy M9M8_mesh.
compile_pg -strategies M9M8_mesh 
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M9M8_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M9M8_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M9M8_mesh .
Check and fix DRC for 110 wires for strategy M9M8_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 53
Checking DRC for 53 wires:35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 57
Checking DRC for 57 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 110 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M9M8_mesh .
Working on strategy M9M8_mesh.
Number of detected intersections: 705
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 705 stacked vias for strategy M9M8_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 705
Checking DRC for 705 stacked vias:5% 10% 15% 20% 25% 30% 40% 45% 50% 55% 60% 70% 100%
Runtime of via DRC checking for strategy M9M8_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 127 stacked vias.
Number of threads: 1
Number of partitions: 5
Direction of partitions: horizontal
Number of vias: 127
Checking DRC for 127 stacked vias:0% 5% 20% 25% 45% 50% 55% 60% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M9M8_mesh.
Checking 705 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 127 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 79 wires.
Committing wires takes 0.00 seconds.
Committed 832 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern P_m2_triple \
        -layers { \
                { {vertical_layer: M2} {width: 0.095} {spacing: interleaving} {pitch: 10}  {trim : true} } \
                } \
        -via_rule { {intersection: adjacent} {via_master : default} } 
Successfully create mesh pattern P_m2_triple.
1
set_pg_strategy M2_mesh -pattern {{name: P_m2_triple } {nets: VDD VSS}} -core \
                         
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 41 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 41
Checking DRC for 41 wires:85% 90% 95% 100%
Creating 41 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 756 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of vias: 756
Checking DRC for 756 stacked vias:15% 20% 25% 30% 35% 40% 45% 55% 70% 75% 80% 90% 95% 100%
Via DRC checking runtime 2.00 seconds.
via connection runtime: 2 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 756 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 122 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 634 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 39 wires.
Committing wires takes 0.00 seconds.
Committed 4377 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core \
   -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 12
Direction of partitions: horizontal
Number of wires: 124
Checking DRC for 124 wires:5% 10% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 124 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 4310 stacked vias.
Number of threads: 1
Number of partitions: 12
Direction of partitions: horizontal
Number of vias: 4310
Checking DRC for 4310 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
349 regular vias are not fixed
Via DRC checking runtime 9.00 seconds.
via connection runtime: 9 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 3961 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 2060 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 1901 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 124 wires.
Committing wires takes 0.00 seconds.
Committed 1901 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 9 seconds.
Successfully compiled PG.
Overall runtime: 9 seconds.
1
# set_attribute [get_cells -physical_context -filter design_type == macro] physical_standard fixed
##################################check_pg_connectivity
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 7852
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 126
Number of VDD Vias: 3552
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 7852
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 124
Number of VSS Vias: 3566
Number of VSS Terminals: 12
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 7852
  Number of floating hard macros: 1
  Number of floating I/O pads: 0
  Number of floating terminals: 4
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_drc 
Command check_pg_drc started  at Fri Apr 25 09:38:29 2025
Command check_pg_drc finished at Fri Apr 25 09:38:29 2025
CPU usage for check_pg_drc: 0.32 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.33 seconds ( 0.00 hours)
No errors found.
check_pg_missing_vias
Check net VDD vias...
Number of missing vias on VIA1 layer: 141
Total number of missing vias: 141
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias on VIA1 layer: 158
Total number of missing vias: 158
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 09:38:57 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 7852/7852
Ground net VSS                7852/7852
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 \
   -horizontal_width {1} -horizontal_spacing {1} \
   -vertical_layer M8 -vertical_width {1} -vertical_spacing {1}
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring \
   -pattern {{name: ring_pattern} \
   {nets: {VDD VSS}} {offset: {1.5 2}}} -core \
        -extension {stop:design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring 
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
set all_macros [get_cells -hierarchical -filter "is_hard_macro && !is_physical_only"]
{MC ALU}
create_pg_mesh_pattern P_top_two \
        -layers { \
                { {horizontal_layer: M9} {width: 0.7} {spacing: interleaving} {pitch: 10} {offset: 1}  {trim : true} } \
                { {vertical_layer: M8}   {width: 1} {spacing: interleaving} {pitch: 11} {offset: 1}   {trim : true} } \
                } \
        -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern P_top_two.
1
set_pg_strategy M9M8_mesh -pattern {{name: P_top_two } {nets: VDD VSS}} -core \
                          -extension {stop:outermost_ring} \
                          -blockage {{nets:VDD VSS}{macros: $all_macros}}
Successfully set PG strategy M9M8_mesh.
compile_pg -strategies M9M8_mesh 
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M9M8_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M9M8_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M9M8_mesh .
Check and fix DRC for 110 wires for strategy M9M8_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 53
Checking DRC for 53 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 57
Checking DRC for 57 wires:0% 5% 10% 20% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 110 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M9M8_mesh .
Working on strategy M9M8_mesh.
Number of detected intersections: 705
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 705 stacked vias for strategy M9M8_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 705
Checking DRC for 705 stacked vias:5% 10% 15% 20% 30% 35% 40% 55% 75% 95% 100%
Runtime of via DRC checking for strategy M9M8_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 127 stacked vias.
Number of threads: 1
Number of partitions: 5
Direction of partitions: horizontal
Number of vias: 127
Checking DRC for 127 stacked vias:5% 10% 50% 55% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M9M8_mesh.
Checking 705 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 127 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 79 wires.
Committing wires takes 0.00 seconds.
Committed 832 vias.
Committed 0 wires for via creation.
Committing vias takes 1.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern P_m2_triple \
        -layers { \
                { {vertical_layer: M2} {width: 0.095} {spacing: interleaving} {pitch: 10}  {trim : true} } \
                } \
        -via_rule { {intersection: adjacent} {via_master : default} } 
Successfully create mesh pattern P_m2_triple.
1
set_pg_strategy M2_mesh -pattern {{name: P_m2_triple } {nets: VDD VSS}} -core \
                         
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 41 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 41
Checking DRC for 41 wires:100%
Creating 41 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 756 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of vias: 756
Checking DRC for 756 stacked vias:5% 15% 20% 25% 30% 35% 40% 45% 50% 60% 65% 70% 75% 80% 85% 95% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 756 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 122 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 634 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 39 wires.
Committing wires takes 0.00 seconds.
Committed 4377 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core \
   -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 12
Direction of partitions: horizontal
Number of wires: 124
Checking DRC for 124 wires:10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 124 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 4310 stacked vias.
Number of threads: 1
Number of partitions: 12
Direction of partitions: horizontal
Number of vias: 4310
Checking DRC for 4310 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
61 regular vias are not fixed
Via DRC checking runtime 8.00 seconds.
via connection runtime: 8 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 4249 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 2049 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2200 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 124 wires.
Committing wires takes 0.00 seconds.
Committed 2200 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 8 seconds.
Successfully compiled PG.
Overall runtime: 8 seconds.
1
# set_attribute [get_cells -physical_context -filter design_type == macro] physical_standard fixed
##################################################################
#####################################################################
# PIN PLACEMENT
#####################################################################
#### PNS SCRIPT ##################################
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 09:40:13 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 7852/7852
Ground net VSS                7852/7852
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 \
   -horizontal_width {1} -horizontal_spacing {1} \
   -vertical_layer M8 -vertical_width {1} -vertical_spacing {1}
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring \
   -pattern {{name: ring_pattern} \
   {nets: {VDD VSS}} {offset: {1.5 2}}} -core \
        -extension {stop:design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring 
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
set all_macros [get_cells -hierarchical -filter "is_hard_macro && !is_physical_only"]
{MC ALU}
create_pg_mesh_pattern P_top_two \
        -layers { \
                { {horizontal_layer: M9} {width: 0.7} {spacing: interleaving} {pitch: 10} {offset: 1}  {trim : true} } \
                { {vertical_layer: M8}   {width: 1} {spacing: interleaving} {pitch: 11} {offset: 1}   {trim : true} } \
                } \
        -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern P_top_two.
1
set_pg_strategy M9M8_mesh -pattern {{name: P_top_two } {nets: VDD VSS}} -core \
                          -extension {stop:outermost_ring} \
                          -blockage {{nets:VDD VSS}{macros: $all_macros}}
Successfully set PG strategy M9M8_mesh.
compile_pg -strategies M9M8_mesh 
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M9M8_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M9M8_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M9M8_mesh .
Check and fix DRC for 110 wires for strategy M9M8_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 53
Checking DRC for 53 wires:100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 57
Checking DRC for 57 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 100%
Creating 110 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M9M8_mesh .
Working on strategy M9M8_mesh.
Number of detected intersections: 705
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 705 stacked vias for strategy M9M8_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 705
Checking DRC for 705 stacked vias:5% 10% 15% 20% 25% 30% 55% 80% 90% 95% 100%
Runtime of via DRC checking for strategy M9M8_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 127 stacked vias.
Number of threads: 1
Number of partitions: 5
Direction of partitions: horizontal
Number of vias: 127
Checking DRC for 127 stacked vias:25% 30% 35% 40% 45% 70% 75% 80% 85% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M9M8_mesh.
Checking 705 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 127 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 79 wires.
Committing wires takes 0.00 seconds.
Committed 832 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern P_m2_triple \
        -layers { \
                { {vertical_layer: M2} {width: 0.095} {spacing: interleaving} {pitch: 14}  {trim : true} } \
                } \
        -via_rule { {intersection: adjacent} {via_master : default} } 
Successfully create mesh pattern P_m2_triple.
1
set_pg_strategy M2_mesh -pattern {{name: P_m2_triple } {nets: VDD VSS}} -core \
                         
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 29 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 29
Checking DRC for 29 wires:5% 10% 20% 25% 30% 40% 45% 55% 60% 65% 75% 80% 85% 95% 100%
Creating 29 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 538 stacked vias.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of vias: 538
Checking DRC for 538 stacked vias:5% 10% 20% 30% 35% 40% 45% 50% 60% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 538 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 103 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 435 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 27 wires.
Committing wires takes 0.00 seconds.
Committed 3005 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core \
   -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 12
Direction of partitions: horizontal
Number of wires: 124
Checking DRC for 124 wires:100%
Creating 124 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 3642 stacked vias.
Number of threads: 1
Number of partitions: 12
Direction of partitions: horizontal
Number of vias: 3642
Checking DRC for 3642 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 7.00 seconds.
via connection runtime: 7 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 3642 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 2110 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 1532 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 124 wires.
Committing wires takes 0.00 seconds.
Committed 1532 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 7 seconds.
Successfully compiled PG.
Overall runtime: 7 seconds.
1
# set_attribute [get_cells -physical_context -filter design_type == macro] physical_standard fixed
#############################################check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 7852
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 119
Number of VDD Vias: 2548
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 7852
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 119
Number of VSS Vias: 2829
Number of VSS Terminals: 12
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 7852
  Number of floating hard macros: 1
  Number of floating I/O pads: 0
  Number of floating terminals: 4
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_drc 
Command check_pg_drc started  at Fri Apr 25 09:40:35 2025
Command check_pg_drc finished at Fri Apr 25 09:40:35 2025
CPU usage for check_pg_drc: 0.09 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.09 seconds ( 0.00 hours)
No errors found.
check_pg_missing_vias
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
shape_blocks
Information: Starting 'shape_blocks' (FLW-8000)
Information: Time: 2025-04-25 09:40:49 / Session: 0.13 hr / Command: 0.00 hr / Memory: 730 MB (FLW-8100)
Creating appropriate block views (if needed)...

shape_blocks starts ...

    Load design data ...
Info: There is no shaping object. Nothing can be done for shaping.

Information: Elapsed time for shape_block excluding pending time: 00:00:00.04. (DPUI-902)
Information: CPU time for shape_block : 00:00:00.03. (DPUI-903)
Information: Peak memory usage for shape_block : 729 MB. (DPUI-904)
Shaping done
Information: Ending 'shape_blocks' (FLW-8001)
Information: Time: 2025-04-25 09:40:49 / Session: 0.13 hr / Command: 0.00 hr / Memory: 730 MB (FLW-8100)
1
create_placement -floorplan 
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-04-25 09:40:51 / Session: 0.13 hr / Command: 0.00 hr / Memory: 730 MB (FLW-8100)
Warning: Did not find any buffer or inverter whose reference library cell site matches the block site. (DPP-235)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: mavenserver-RH2
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for pns_done, hor/vert channel sizes are 14.9382/14.9382
Placing top level std cells.
Warning: Corner default:  0 process number, 3 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 7852 cells affected for early, 7852 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 09:40:55 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design pns_done: 196180.730 microns.
  wire length in design pns_done (see through blk pins): 196180.730 microns.
  ------------------
  Total wire length: 196180.730 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design pns_done:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design pns_done:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design pns_done: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view pns_done_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:03.96. (DPUI-902)
Information: CPU time for create_placement : 00:00:03.69. (DPUI-903)
Information: Peak memory usage for create_placement : 803 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-04-25 09:40:55 / Session: 0.13 hr / Command: 0.00 hr / Memory: 803 MB (FLW-8100)
1
legalize_placement
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-04-25 09:40:59 / Session: 0.14 hr / Command: 0.00 hr / Memory: 803 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 124 total shapes.
Layer M2: cached 27 shapes out of 27 total shapes.
Cached 1967 vias out of 5377 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2537 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 147 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         7852        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7852
number of references:               147
number of site rows:                123
number of locations attempted:   178775
number of locations failed:       28310  (15.8%)

Legality of references at locations:
109 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2543      44512      5924 ( 13.3%)      10072      3995 ( 39.7%)  AO22X1_RVT
   867      15561      2398 ( 15.4%)       4462      1056 ( 23.7%)  DFFARX1_HVT
   434       7936      1076 ( 13.6%)       1969       455 ( 23.1%)  DFFX1_HVT
   386       7694       616 (  8.0%)       1040       346 ( 33.3%)  NAND2X0_RVT
   214       4064       600 ( 14.8%)       1032       355 ( 34.4%)  NOR4X1_RVT
   226       4872       571 ( 11.7%)        984       375 ( 38.1%)  NAND3X0_RVT
   354       7197       538 (  7.5%)       1048       258 ( 24.6%)  INVX0_HVT
    89       1812       379 ( 20.9%)        600       279 ( 46.5%)  AO222X1_RVT
   239       4068       361 (  8.9%)        800       202 ( 25.2%)  AND2X1_RVT
   119       2456       326 ( 13.3%)        600       214 ( 35.7%)  OA21X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         48        12 ( 25.0%)         16        16 (100.0%)  AO222X2_LVT
     1         16         5 ( 31.2%)          8         4 ( 50.0%)  AOI222X1_RVT
     1         24         9 ( 37.5%)          8         3 ( 37.5%)  OR4X1_LVT
     1         40        11 ( 27.5%)          8         4 ( 50.0%)  AND2X2_LVT
     5        104        26 ( 25.0%)         32        16 ( 50.0%)  AO222X1_LVT
    33        672       150 ( 22.3%)        264       135 ( 51.1%)  AO221X1_RVT
    16        368        77 ( 20.9%)        176        74 ( 42.0%)  OA22X1_RVT
    89       1812       379 ( 20.9%)        600       279 ( 46.5%)  AO222X1_RVT
     1         16         4 ( 25.0%)          0         0 (  0.0%)  NAND3X1_RVT
     1         16         4 ( 25.0%)          0         0 (  0.0%)  NOR4X1_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7852 (104059 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.576 um ( 0.34 row height)
rms weighted cell displacement:   0.576 um ( 0.34 row height)
max cell displacement:            2.189 um ( 1.31 row height)
avg cell displacement:            0.506 um ( 0.30 row height)
avg weighted cell displacement:   0.506 um ( 0.30 row height)
number of cells moved:             7852
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: IRF/U3262 (AO22X1_RVT)
  Input location: (12.6487,126.885)
  Legal location: (12.672,124.696)
  Displacement:   2.189 um ( 1.31 row height)
Cell: IRF/U2512 (AO22X1_RVT)
  Input location: (192.755,193.48)
  Legal location: (190.968,193.248)
  Displacement:   1.802 um ( 1.08 row height)
Cell: IRF/U3288 (AO22X1_RVT)
  Input location: (183.265,114.578)
  Legal location: (182.912,116.336)
  Displacement:   1.793 um ( 1.07 row height)
Cell: CSRF/MC/U262 (INVX0_HVT)
  Input location: (211.368,16.0736)
  Legal location: (211.336,14.344)
  Displacement:   1.730 um ( 1.03 row height)
Cell: IRF/U2250 (AO22X1_RVT)
  Input location: (111.336,209.917)
  Legal location: (111.32,211.64)
  Displacement:   1.723 um ( 1.03 row height)
Cell: IRF/U531 (INVX4_RVT)
  Input location: (116.715,111.365)
  Legal location: (116.64,109.648)
  Displacement:   1.719 um ( 1.03 row height)
Cell: IRF/U3409 (NAND2X0_RVT)
  Input location: (106.782,181.59)
  Legal location: (106.76,183.216)
  Displacement:   1.626 um ( 0.97 row height)
Cell: PC/U145 (OA21X1_RVT)
  Input location: (141.407,96.3889)
  Legal location: (141.872,97.944)
  Displacement:   1.623 um ( 0.97 row height)
Cell: IRF/U2635 (AO22X1_RVT)
  Input location: (206.77,163.746)
  Legal location: (205.56,164.824)
  Displacement:   1.621 um ( 0.97 row height)
Cell: CSRF/MC/U67 (INVX0_HVT)
  Input location: (178.656,16.108)
  Legal location: (178.352,17.688)
  Displacement:   1.609 um ( 0.96 row height)

Legalization succeeded.
Total Legalizer CPU: 3.834
Total Legalizer Wall Time: 4.423
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-04-25 09:41:03 / Session: 0.14 hr / Command: 0.00 hr / Memory: 803 MB (FLW-8100)
1
check_legality
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 124 total shapes.
Layer M2: cached 27 shapes out of 27 total shapes.
Cached 1967 vias out of 5377 total vias.

check_legality for block design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1523 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 147 ref cells (19 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design msrv32_top succeeded!


check_legality succeeded.

**************************

1
check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 7852
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 119
Number of VDD Vias: 2548
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 119
Number of VSS Vias: 2829
Number of VSS Terminals: 12
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 1
  Number of floating I/O pads: 0
  Number of floating terminals: 4
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_drcCommand check_pg_drc started  at Fri Apr 25 09:41:14 2025
Command check_pg_drc finished at Fri Apr 25 09:41:23 2025
CPU usage for check_pg_drc: 9.99 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 9.10 seconds ( 0.00 hours)
Total number of errors found: 2
   2 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_pg_missing_viasCheck net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
place_opt
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-04-25 09:41:32 / Session: 0.15 hr / Command: 0.00 hr / Memory: 818 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.075131 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.088198 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8147, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8146, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-04-25 09:41:36 / Session: 0.15 hr / Command: 0.00 hr / Memory: 844 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-04-25 09:41:36 / Session: 0.15 hr / Command: 0.00 hr / Memory: 844 MB (FLW-8100)
Running merge clock gates
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
merge_clock_gates already run, skip in place_opt.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario default
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 8147, of which 8145 non-clock nets
Number of nets with 0 toggle rate: 2145
Max toggle rate = 0.2, average toggle rate = 0.00167742
Max non-clock toggle rate = 0.0546282
eLpp weight range = (0, 119.231)
*** 49 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 8147
Amt power = 0.1
Non-default weight range: (0.9, 16.8231)
Information: Automatic repeater spreading is enabled.
Restructuring in 26 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'default' for buffer aware analysis.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 160 sequential cells for slack balancing.
coarse place 9% done.
coarse place 18% done.
coarse place 27% done.
coarse place 36% done.
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.30207e+09
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
START_CMD: optimize_dft        CPU:    174 s ( 0.05 hr) ELAPSE:    575 s ( 0.16 hr) MEM-PEAK:   874 Mb Fri Apr 25 09:42:25 2025
END_CMD: optimize_dft          CPU:    174 s ( 0.05 hr) ELAPSE:    575 s ( 0.16 hr) MEM-PEAK:   874 Mb Fri Apr 25 09:42:25 2025
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-04-25 09:42:25 / Session: 0.16 hr / Command: 0.01 hr / Memory: 875 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2025-04-25 09:42:25 / Session: 0.16 hr / Command: 0.01 hr / Memory: 875 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-04-25 09:42:25 / Session: 0.16 hr / Command: 0.01 hr / Memory: 875 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-04-25 09:42:25 / Session: 0.16 hr / Command: 0.01 hr / Memory: 875 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.075011 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087803 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8147, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8146, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1506 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
Total 0.1936 seconds to load 7852 cell instances into cellmap, 7852 cells are off site row
Moveable cells: 7852; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0144, cell height 1.6720, cell area 3.3681 for total 7852 placed and application fixed cells
Information: Current block utilization is '0.68760', effective utilization is '0.68760'. (OPT-055)

    Scenario default  WNS = 2.350821, TNS = 124.531693, NVP = 105

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:09:37     2.351   124.532 30329.867     3.024    58.311       446       663         0     0.000       874 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario default  WNS = 2.350821, TNS = 124.531693, NVP = 105

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:09:44     2.351   124.532 30329.867     3.024    58.311       446       663         0     0.000       916 

min assign layer = M5
Corner Scaling is off, multiplier is 1.000000

    Scenario default  WNS = 2.350821, TNS = 124.531693, NVP = 105
    Scenario default  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:09:45     2.351   124.532 30329.867     3.024    58.311       446       663         0     0.000       918     0.261

ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None-None, M1-M2, M3-M4, M5-M6, M7-M8, M9-MRDL
WINFO: 8144 None-None; 0 M1-M2; 0 M3-M4; 3 M5-M6; 0 M7-M8; 0 M9-MRDL; 3 Total
Information: Pin ms_riscv32_mp_clk_in is on clock network. Skipping. (OPT-067)
Information: Pin ms_riscv32_mp_clk_in is on clock network. Skipping. (OPT-067)
Found 51 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 (1579.546997)

Processing Buffer Trees  (ROI) ... 

    [6]  10% ...
    [12]  20% ...
    [18]  30% ...
    [24]  40% ...
    [30]  50% ...
    [36]  60% ...
    [42]  70% ...
    [48]  80% ...
    [51] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:           15           33
  Inverters:            2            0
------------ ------------ ------------
      Total:           17           33
------------ ------------ ------------

Number of Drivers Sized: 22 [43.14%]

                      P: 22 [43.14%]
                      N: 0 [0.00%]

WINFO: 8160 None-None; 0 M1-M2; 0 M3-M4; 3 M5-M6; 0 M7-M8; 0 M9-MRDL; 3 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 2.76 sec ELAPSE 0 hr : 0 min : 2.87 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 960540 K / inuse 949380 K
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.075011 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087803 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8163, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8162, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.259565, TNS = 3.999838, NVP = 29

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:09:49     0.260     4.000 30403.570     0.000     0.216       464       661         0     0.000       938 


    Scenario default  WNS = 0.259565, TNS = 3.999838, NVP = 29

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:09:49     0.260     4.000 30403.570     0.000     0.216       464       661         0     0.000       938 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-04-25 09:42:40 / Session: 0.16 hr / Command: 0.02 hr / Memory: 938 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2025-04-25 09:42:40 / Session: 0.16 hr / Command: 0.02 hr / Memory: 938 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-04-25 09:42:40 / Session: 0.16 hr / Command: 0.02 hr / Memory: 938 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-04-25 09:42:40 / Session: 0.16 hr / Command: 0.02 hr / Memory: 938 MB (FLW-8100)

Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.075011 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087803 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8163, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8162, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.260124, TNS = 3.990695, NVP = 29

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:09:51     0.260     3.991 30403.570     0.000     0.216       464       661         0     0.000       938 

Running initial optimization step.
Place-opt command begin                   CPU:   164 s (  0.05 hr )  ELAPSE:   592 s (  0.16 hr )  MEM-PEAK:   938 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:   164 s (  0.05 hr )  ELAPSE:   592 s (  0.16 hr )  MEM-PEAK:   938 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.2601     3.9907     29        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2601     3.9907   3.9907     29        -          -      -        1     0.0003        3  356858528
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.2601     3.9907   3.9907     29   0.0000     0.0000      0        1     0.0003        3  356858528     30403.57       7870        464        661
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.2601     3.9907   3.9907     29   0.0000     0.0000      0        1        3  356858528     30403.57       7870
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Place-opt initialization complete         CPU:   176 s (  0.05 hr )  ELAPSE:   604 s (  0.17 hr )  MEM-PEAK:   938 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
WARNING: Net ms_riscv32_mp_clk_in is a high-fanout net with 1598 sinks; skipping this net during optimization. 
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         3.99        3.99      0.00         4      30403.57  356858528.00        7870              0.17       938

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1325 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.4100 seconds to load 7868 cell instances into cellmap, 7835 cells are off site row
Moveable cells: 7868; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0159, cell height 1.6720, cell area 3.3706 for total 7868 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         3.99        3.99      0.00         3      30403.57  356858528.00        7870              0.17       938

Place-opt optimization Phase 17 Iter  1         3.99        3.99      0.00         3      30403.57  356858528.00        7870              0.17       938
INFO: New Levelizer turned on
Place-opt optimization Phase 17 Iter  2         3.99        3.99      0.00         3      30403.57  356858528.00        7870              0.17       938
Place-opt optimization Phase 17 Iter  3         3.99        3.99      0.00         3      30403.57  356858528.00        7870              0.17       938

CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
Place-opt optimization Phase 18 Iter  1         3.99        3.99      0.00         3      30403.57  356858528.00        7870              0.17      1016
Place-opt optimization Phase 18 Iter  2         3.99        3.99      0.00         3      30403.06  357057376.00        7870              0.17      1018
Place-opt optimization Phase 18 Iter  3         3.99        3.99      0.00         3      30404.33  357212064.00        7870              0.17      1018
Place-opt optimization Phase 18 Iter  4         3.99        3.99      0.00         3      30404.33  357240000.00        7870              0.17      1018
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
Information: Skip APS_CLK_ISO_0/A, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: Skip MC/clk_in, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: There were 2 objects skipped by CCD due to the reason 'pin is not in the balance portion of the clock tree'. (CCD-002)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 18 Iter  5         3.99        3.99      0.00         3      30404.33  357240000.00        7870              0.17      1061
Place-opt optimization Phase 18 Iter  6         3.99        3.99      0.00         3      30590.11  357500384.00        7870              0.18      1061
Place-opt optimization Phase 18 Iter  7         3.99        3.99      0.00         3      30587.82  357568960.00        7870              0.18      1061
Place-opt optimization Phase 18 Iter  8         3.99        3.99      0.00         3      30587.82  357623296.00        7870              0.18      1061
Place-opt optimization Phase 18 Iter  9         3.99        3.99      0.00         3      30587.82  357623296.00        7870              0.18      1061
Place-opt optimization Phase 18 Iter 10         3.99        3.99      0.00         3      30587.82  357623296.00        7870              0.18      1061
Place-opt optimization Phase 18 Iter 11         3.99        3.99      0.00         3      30587.82  357623296.00        7870              0.18      1061
Place-opt optimization Phase 18 Iter 12         3.99        3.99      0.00         3      30587.82  357623296.00        7870              0.18      1061
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
Information: Skip APS_CLK_ISO_0/A, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: Skip MC/clk_in, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: There were 2 objects skipped by CCD due to the reason 'pin is not in the balance portion of the clock tree'. (CCD-002)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 18 Iter 13         3.99        3.99      0.00         3      30587.82  357623296.00        7870              0.18      1077
Place-opt optimization Phase 18 Iter 14         3.99        3.99      0.00         3      30587.82  357623296.00        7870              0.18      1077
Place-opt optimization Phase 18 Iter 15         3.99        3.99      0.00         3      30587.82  357623296.00        7870              0.18      1077
Place-opt optimization Phase 18 Iter 16         3.99        3.99      0.00         3      30587.82  357623296.00        7870              0.18      1077
Place-opt optimization Phase 18 Iter 17         3.99        3.99      0.00         3      30587.82  357623296.00        7870              0.18      1077
Place-opt optimization Phase 18 Iter 18         3.99        3.99      0.00         3      30587.82  357623296.00        7870              0.18      1077

Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         3      30587.82  357623296.00        7932              0.18      1077

Disable clock slack update for ideal clocks
Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         3      30406.37  352033152.00        7871              0.18      1077
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         3      30393.40  354763040.00        7871              0.18      1077
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         3      30393.40  354763040.00        7871              0.18      1077
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         3      30360.37  350132864.00        7871              0.18      1077
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)


Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         3      30370.02  345234976.00        7871              0.19      1077


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-04-25 09:44:00 / Session: 0.19 hr / Command: 0.04 hr / Memory: 1077 MB (FLW-8100)

Place-opt optimization Phase 28 Iter  1         0.13        0.13      0.00         6      30370.02  345234976.00        7871              0.19      1077

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2025-04-25 09:44:01 / Session: 0.19 hr / Command: 0.04 hr / Memory: 1077 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-04-25 09:44:01 / Session: 0.19 hr / Command: 0.04 hr / Memory: 1077 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-04-25 09:44:01 / Session: 0.19 hr / Command: 0.04 hr / Memory: 1077 MB (FLW-8100)
Place-opt optimization Phase 32 Iter  1         0.13        0.13      0.00         5      30370.02  345234976.00        7871              0.19      1077
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0826 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 7869 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8023 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   32  Alloctr   33  Proc    0 
[End of Read DB] Total (MB): Used   39  Alloctr   40  Proc 8023 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   40  Alloctr   41  Proc 8023 
Net statistics:
Total number of nets     = 8213
Number of nets to route  = 8190
Number of nets with min-layer-mode soft = 3
Number of nets with min-layer-mode soft-cost-low = 3
23 nets are fully connected,
 of which 23 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 8190, Total Half Perimeter Wire Length (HPWL) 200785 microns
HPWL   0 ~   50 microns: Net Count     7173     Total HPWL        82983 microns
HPWL  50 ~  100 microns: Net Count      484     Total HPWL        35021 microns
HPWL 100 ~  200 microns: Net Count      480     Total HPWL        69953 microns
HPWL 200 ~  300 microns: Net Count       50     Total HPWL        11637 microns
HPWL 300 ~  400 microns: Net Count        1     Total HPWL          314 microns
HPWL 400 ~  500 microns: Net Count        2     Total HPWL          875 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   45  Alloctr   45  Proc 8023 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.88     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   48  Alloctr   49  Proc 8023 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   48  Alloctr   49  Proc 8023 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   48  Alloctr   49  Proc 8023 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   32 
[End of Blocked Pin Detection] Total (MB): Used  152  Alloctr  153  Proc 8055 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:04 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:04 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Initial Routing] Stage (MB): Used    6  Alloctr    6  Proc    9 
[End of Initial Routing] Total (MB): Used  158  Alloctr  159  Proc 8064 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1642 Max = 5 GRCs =  3042 (8.10%)
Initial. H routing: Overflow =  1320 Max = 4 (GRCs =   4) GRCs =  2614 (13.93%)
Initial. V routing: Overflow =   322 Max = 5 (GRCs =   1) GRCs =   428 (2.28%)
Initial. M1         Overflow =   101 Max = 1 (GRCs = 101) GRCs =   101 (0.54%)
Initial. M2         Overflow =   306 Max = 5 (GRCs =   1) GRCs =   406 (2.16%)
Initial. M3         Overflow =  1148 Max = 4 (GRCs =   4) GRCs =  2427 (12.93%)
Initial. M4         Overflow =    12 Max = 2 (GRCs =   1) GRCs =    15 (0.08%)
Initial. M5         Overflow =    65 Max = 2 (GRCs =   1) GRCs =    67 (0.36%)
Initial. M6         Overflow =     3 Max = 1 (GRCs =   3) GRCs =     3 (0.02%)
Initial. M7         Overflow =     3 Max = 1 (GRCs =  10) GRCs =    10 (0.05%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =   4) GRCs =     4 (0.02%)
Initial. M9         Overflow =     1 Max = 1 (GRCs =   9) GRCs =     9 (0.05%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    16 Max =  4 GRCs =    35 (1.19%)
Initial. H routing: Overflow =     5 Max =  2 (GRCs =  2) GRCs =    23 (1.57%)
Initial. V routing: Overflow =    10 Max =  4 (GRCs =  2) GRCs =    12 (0.82%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     9 Max =  4 (GRCs =  2) GRCs =     3 (0.20%)
Initial. M3         Overflow =     3 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
Initial. M4         Overflow =     1 Max =  1 (GRCs =  5) GRCs =     5 (0.34%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  3) GRCs =     3 (0.20%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  1 (GRCs =  7) GRCs =     7 (0.48%)
Initial. M8         Overflow =     0 Max =  1 (GRCs =  4) GRCs =     4 (0.27%)
Initial. M9         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 230973.52
Initial. Layer M1 wire length = 3475.89
Initial. Layer M2 wire length = 77337.66
Initial. Layer M3 wire length = 70803.87
Initial. Layer M4 wire length = 31728.70
Initial. Layer M5 wire length = 30425.91
Initial. Layer M6 wire length = 7333.75
Initial. Layer M7 wire length = 8164.21
Initial. Layer M8 wire length = 294.93
Initial. Layer M9 wire length = 1408.61
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 68720
Initial. Via VIA12SQ_C count = 31580
Initial. Via VIA23SQ_C count = 27020
Initial. Via VIA34SQ_C count = 4717
Initial. Via VIA45SQ_C count = 3614
Initial. Via VIA56SQ_C count = 913
Initial. Via VIA67SQ_C count = 714
Initial. Via VIA78SQ_C count = 89
Initial. Via VIA89_C count = 73
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 09:44:10 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:04 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:04 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  159  Alloctr  160  Proc 8064 
phase1. Routing result:
phase1. Both Dirs: Overflow =   111 Max = 3 GRCs =   112 (0.30%)
phase1. H routing: Overflow =   110 Max = 3 (GRCs =  1) GRCs =   109 (0.58%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.02%)
phase1. M1         Overflow =    84 Max = 3 (GRCs =  1) GRCs =    84 (0.45%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.01%)
phase1. M3         Overflow =    25 Max = 2 (GRCs =  1) GRCs =    24 (0.13%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     1 Max =  1 GRCs =     1 (0.03%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.07%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.07%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 240362.22
phase1. Layer M1 wire length = 5982.81
phase1. Layer M2 wire length = 79020.43
phase1. Layer M3 wire length = 65398.34
phase1. Layer M4 wire length = 36966.96
phase1. Layer M5 wire length = 31890.53
phase1. Layer M6 wire length = 9166.57
phase1. Layer M7 wire length = 9626.59
phase1. Layer M8 wire length = 553.16
phase1. Layer M9 wire length = 1756.83
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 72074
phase1. Via VIA12SQ_C count = 32749
phase1. Via VIA23SQ_C count = 26454
phase1. Via VIA34SQ_C count = 5849
phase1. Via VIA45SQ_C count = 4463
phase1. Via VIA56SQ_C count = 1292
phase1. Via VIA67SQ_C count = 1009
phase1. Via VIA78SQ_C count = 144
phase1. Via VIA89_C count = 114
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:11 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Whole Chip Routing] Stage (MB): Used  119  Alloctr  119  Proc   41 
[End of Whole Chip Routing] Total (MB): Used  159  Alloctr  160  Proc 8064 

Congestion utilization per direction:
Average vertical track utilization   = 30.08 %
Peak    vertical track utilization   = 95.24 %
Average horizontal track utilization = 35.04 %
Peak    horizontal track utilization = 125.00 %

[End of Global Routing] Elapsed real time: 0:00:12 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Global Routing] Stage (MB): Used  116  Alloctr  116  Proc   41 
[End of Global Routing] Total (MB): Used  156  Alloctr  157  Proc 8064 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -38  Alloctr  -39  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8064 
Using per-layer congestion maps for congestion reduction.
Information: 47.41% of design has horizontal routing density above target_routing_density of 0.80.
Information: 8.82% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.80. Using a value of 0.82 instead. (PLACE-029)
Information: Reducing cell density for 37.2% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.69 to 0.71. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8164, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8163, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
****** eLpp weights (with caps)
Number of nets: 8164, of which 8162 non-clock nets
Number of nets with 0 toggle rate: 2153
Max toggle rate = 0.2, average toggle rate = 0.00167683
Max non-clock toggle rate = 0.0546282
eLpp weight range = (0, 69.3029)
*** 49 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 8164
Amt power = 0.1
Non-default weight range: (0.9, 11.8303)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.92204e+09
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0:30 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0859 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
Total 0.1997 seconds to load 7869 cell instances into cellmap, 7869 cells are off site row
Moveable cells: 7869; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0131, cell height 1.6720, cell area 3.3659 for total 7869 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 124 total shapes.
Layer M2: cached 27 shapes out of 27 total shapes.
Cached 1967 vias out of 5377 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0865 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 147 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         7869        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7869
number of references:               147
number of site rows:                123
number of locations attempted:   214811
number of locations failed:       29989  (14.0%)

Legality of references at locations:
113 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2543      41658      5551 ( 13.3%)      22585      4319 ( 19.1%)  AO22X1_RVT
   868      14958      2311 ( 15.4%)       8040      1484 ( 18.5%)  DFFARX1_HVT
   445       8035      1067 ( 13.3%)       4372       685 ( 15.7%)  DFFX1_HVT
   385       7389       630 (  8.5%)       3688       491 ( 13.3%)  NAND2X0_RVT
   214       3908       600 ( 15.4%)       2060       472 ( 22.9%)  NOR4X1_RVT
   223       4368       561 ( 12.8%)       2504       451 ( 18.0%)  NAND3X0_RVT
   349       6628       469 (  7.1%)       3417       326 (  9.5%)  INVX0_HVT
   124       2363       406 ( 17.2%)       1535       293 ( 19.1%)  DFFARX1_RVT
    92       1767       363 ( 20.5%)       1088       331 ( 30.4%)  AO222X1_RVT
   119       2192       361 ( 16.5%)       1416       291 ( 20.6%)  OA21X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        12 ( 50.0%)         24        11 ( 45.8%)  NOR3X0_HVT
     2         32         9 ( 28.1%)         24         9 ( 37.5%)  OR3X1_HVT
     5         96        28 ( 29.2%)         48        17 ( 35.4%)  AO222X1_LVT
     1         16         4 ( 25.0%)          8         3 ( 37.5%)  NAND3X2_RVT
     2         32         9 ( 28.1%)          0         0 (  0.0%)  OA222X1_RVT
     2         32         9 ( 28.1%)         32         9 ( 28.1%)  NOR3X1_HVT
    26        536       134 ( 25.0%)        392       122 ( 31.1%)  AO222X2_RVT
     1         24         5 ( 20.8%)         24         8 ( 33.3%)  NOR2X4_LVT
    33        600       147 ( 24.5%)        432       119 ( 27.5%)  AO221X1_RVT
     1         16         4 ( 25.0%)         16         4 ( 25.0%)  NAND4X1_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7869 (104217 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.522 um ( 0.31 row height)
rms weighted cell displacement:   0.522 um ( 0.31 row height)
max cell displacement:            2.330 um ( 1.39 row height)
avg cell displacement:            0.459 um ( 0.27 row height)
avg weighted cell displacement:   0.459 um ( 0.27 row height)
number of cells moved:             7869
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: CSRF/CDMU/U316 (NAND2X0_RVT)
  Input location: (172.652,15.2608)
  Legal location: (174.856,16.016)
  Displacement:   2.330 um ( 1.39 row height)
Cell: IRF/U3403 (AO22X1_RVT)
  Input location: (177.786,179.045)
  Legal location: (175.92,179.872)
  Displacement:   2.041 um ( 1.22 row height)
Cell: IRF/U512 (NBUFFX4_RVT)
  Input location: (137.159,152.896)
  Legal location: (137.464,151.448)
  Displacement:   1.480 um ( 0.89 row height)
Cell: WREN/U4 (AND2X2_HVT)
  Input location: (174.573,113.586)
  Legal location: (175.464,114.664)
  Displacement:   1.399 um ( 0.84 row height)
Cell: IRF/U1354 (AO22X2_RVT)
  Input location: (165.036,108.425)
  Legal location: (164.368,109.648)
  Displacement:   1.394 um ( 0.83 row height)
Cell: PC/U70 (AO22X1_RVT)
  Input location: (168.731,85.2177)
  Legal location: (167.56,84.568)
  Displacement:   1.339 um ( 0.80 row height)
Cell: CSRF/CDMU/U297 (OR3X1_RVT)
  Input location: (110.907,45.7049)
  Legal location: (109.648,46.112)
  Displacement:   1.324 um ( 0.79 row height)
Cell: CSRF/MC/U233 (INVX0_HVT)
  Input location: (94.0787,32.0938)
  Legal location: (94.904,31.064)
  Displacement:   1.320 um ( 0.79 row height)
Cell: PC/U71 (OR2X1_RVT)
  Input location: (170.308,84.9908)
  Legal location: (169.08,84.568)
  Displacement:   1.298 um ( 0.78 row height)
Cell: CSRF/MC/ZBUF_5_inst_2572 (NBUFFX2_HVT)
  Input location: (82.679,18.08)
  Legal location: (82.896,19.36)
  Displacement:   1.298 um ( 0.78 row height)

Completed Legalization, Elapsed time =   0: 0: 4 
Moved 7869 out of 7871 cells, ratio = 0.999746
Total displacement = 4308.784668(um)
Max displacement = 2.959100(um), CSRF/CDMU/U316 (173.564102, 15.260800, 6) => (175.768005, 16.016001, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.15(um)
  0 ~  20% cells displacement <=      0.25(um)
  0 ~  30% cells displacement <=      0.35(um)
  0 ~  40% cells displacement <=      0.44(um)
  0 ~  50% cells displacement <=      0.53(um)
  0 ~  60% cells displacement <=      0.62(um)
  0 ~  70% cells displacement <=      0.72(um)
  0 ~  80% cells displacement <=      0.81(um)
  0 ~  90% cells displacement <=      0.93(um)
  0 ~ 100% cells displacement <=      2.96(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.074952 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087946 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8164, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8163, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-04-25 09:44:38 / Session: 0.20 hr / Command: 0.05 hr / Memory: 1119 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2025-04-25 09:44:39 / Session: 0.20 hr / Command: 0.05 hr / Memory: 1119 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-04-25 09:44:39 / Session: 0.20 hr / Command: 0.05 hr / Memory: 1119 MB (FLW-8100)

Place-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         5      30370.02  345234976.00        7871              0.20      1119
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.074952 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087946 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8164, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8163, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-04-25 09:44:41 / Session: 0.20 hr / Command: 0.05 hr / Memory: 1119 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
WARNING: Net ms_riscv32_mp_clk_in is a high-fanout net with 1598 sinks; skipping this net during optimization. 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0782 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.1991 seconds to load 7869 cell instances into cellmap
Moveable cells: 7869; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0131, cell height 1.6720, cell area 3.3659 for total 7869 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1047 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.1953 seconds to load 7869 cell instances into cellmap
Moveable cells: 7869; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0131, cell height 1.6720, cell area 3.3659 for total 7869 placed and application fixed cells
Place-opt optimization Phase 39 Iter  1         0.00        0.00      0.00        17      30370.02  345234976.00        7871              0.20      1119
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00        17      30370.02  345234976.00        7871              0.20      1119
Corner Scaling is off, multiplier is 1.000000
Information: Pin ms_riscv32_mp_clk_in is on clock network. Skipping. (OPT-067)
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 40 Iter  2         0.00        0.00      0.00        17      30370.02  345234976.00        7871              0.20      1119
Place-opt optimization Phase 40 Iter  3         0.00        0.00      0.00         3      30393.91  346509760.00        7871              0.20      1119
Place-opt optimization Phase 40 Iter  4         0.00        0.00      0.00         3      30393.91  346509760.00        7871              0.20      1119

CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119
Place-opt optimization Phase 41 Iter  4         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter  5         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119
Place-opt optimization Phase 41 Iter  6         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119
Place-opt optimization Phase 41 Iter  7         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119
Place-opt optimization Phase 41 Iter  8         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 41 Iter  9         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119
Place-opt optimization Phase 41 Iter 10         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter 11         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119
Place-opt optimization Phase 41 Iter 12         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119
Place-opt optimization Phase 41 Iter 13         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119
Place-opt optimization Phase 41 Iter 14         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119
Place-opt optimization Phase 41 Iter 15         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119
Place-opt optimization Phase 41 Iter 16         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119
Place-opt optimization Phase 41 Iter 17         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119

Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         2      30393.91  346509760.00        7876              0.20      1119

CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         2      30391.37  330040736.00        7876              0.20      1119
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 43 Iter  2         0.00        0.00      0.00         2      30391.37  330040736.00        7876              0.20      1119
Place-opt optimization Phase 43 Iter  3         0.00        0.00      0.00         2      30391.37  330040736.00        7876              0.20      1119
Place-opt optimization Phase 43 Iter  4         0.00        0.00      0.00         2      30391.37  330040736.00        7876              0.20      1119

Disable clock slack update for ideal clocks
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         2      30391.37  330040736.00        7876              0.20      1119
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         2      30391.37  330040736.00        7876              0.20      1119
CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0             8166             8169          -3
M5                          991.9         38.9                3                0           3
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             3


Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         2      30391.37  330040736.00        7876              0.20      1119

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         2      30357.06  329491360.00        7860              0.21      1119
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         2      30356.04  328576288.00        7860              0.21      1119
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.05775988 cumPct:    29.89 estdown: 0.13547789 cumUp:  713 numDown: 4767 status= valid
Knee-Processing :  cumEst: 0.17628682 cumPct:    91.23 estdown: 0.01695098 cumUp: 4191 numDown: 1289 status= valid
Knee-Processing :  cumEst: 0.19323780 cumPct:   100.00 estdown: 0.00000000 cumUp: 5939 numDown:    0 status= valid

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         2      30345.12  325449440.00        7860              0.21      1119
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         2      30345.12  325449440.00        7860              0.21      1119

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         2      30345.12  325449440.00        7860              0.21      1119

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-04-25 09:45:34 / Session: 0.21 hr / Command: 0.07 hr / Memory: 1119 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-04-25 09:45:34 / Session: 0.21 hr / Command: 0.07 hr / Memory: 1119 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    327 s ( 0.09 hr) ELAPSE :    764 s ( 0.21 hr) MEM-PEAK :  1119 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    327 s ( 0.09 hr) ELAPSE :    764 s ( 0.21 hr) MEM-PEAK :  1119 Mb
Place-opt optimization Phase 54 Iter  1         0.00        0.00      0.00         2      30345.12  325449440.00        7860              0.21      1119
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 124 total shapes.
Layer M2: cached 27 shapes out of 27 total shapes.
Cached 1967 vias out of 5377 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1581 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 143 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         7858        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7858
number of references:               143
number of site rows:                123
number of locations attempted:   182022
number of locations failed:       22949  (12.6%)

Legality of references at locations:
108 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2541      36513      4594 ( 12.6%)      19176      2825 ( 14.7%)  AO22X1_RVT
   868      12768      1943 ( 15.2%)       6792      1137 ( 16.7%)  DFFARX1_HVT
   452       6931       909 ( 13.1%)       3774       484 ( 12.8%)  DFFX1_HVT
   385       5923       501 (  8.5%)       3128       355 ( 11.3%)  NAND2X0_RVT
   214       3396       500 ( 14.7%)       1740       339 ( 19.5%)  NOR4X1_RVT
   223       3608       410 ( 11.4%)       2008       271 ( 13.5%)  NAND3X0_RVT
   124       1955       353 ( 18.1%)       1335       245 ( 18.4%)  DFFARX1_RVT
   355       5425       358 (  6.6%)       3001       220 (  7.3%)  INVX0_HVT
   119       1888       313 ( 16.6%)       1176       214 ( 18.2%)  OA21X1_RVT
    92       1495       293 ( 19.6%)        856       217 ( 25.4%)  AO222X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         6 ( 37.5%)         16         5 ( 31.2%)  NOR3X0_HVT
     2         32         9 ( 28.1%)         24         9 ( 37.5%)  OR3X1_HVT
     5         80        22 ( 27.5%)         48        17 ( 35.4%)  AO222X1_LVT
     2         32         9 ( 28.1%)          0         0 (  0.0%)  OA222X1_RVT
     1         16         4 ( 25.0%)         16         4 ( 25.0%)  NAND4X1_HVT
     1         16         4 ( 25.0%)         16         4 ( 25.0%)  IBUFFX2_HVT
     1         16         4 ( 25.0%)          0         0 (  0.0%)  NAND3X2_RVT
     2         32         8 ( 25.0%)         32         8 ( 25.0%)  NOR3X1_HVT
     2         32         6 ( 18.8%)         32         8 ( 25.0%)  AO222X2_LVT
    92       1495       293 ( 19.6%)        856       217 ( 25.4%)  AO222X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7858 (104119 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.038 um ( 0.02 row height)
rms weighted cell displacement:   0.038 um ( 0.02 row height)
max cell displacement:            1.672 um ( 1.00 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:               33
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: IRF/U69 (AND2X1_HVT)
  Input location: (169.84,124.696)
  Legal location: (169.84,126.368)
  Displacement:   1.672 um ( 1.00 row height)
Cell: IRF/U58 (INVX0_RVT)
  Input location: (125.152,203.28)
  Legal location: (125.152,204.952)
  Displacement:   1.672 um ( 1.00 row height)
Cell: IRF/U21 (INVX8_RVT)
  Input location: (123.328,203.28)
  Legal location: (122.112,203.28)
  Displacement:   1.216 um ( 0.73 row height)
Cell: IRF/ZBUF_344_inst_3003 (NBUFFX8_HVT)
  Input location: (157.224,124.696)
  Legal location: (156.16,124.696)
  Displacement:   1.064 um ( 0.64 row height)
Cell: IRF/U99 (AND2X1_HVT)
  Input location: (169.84,119.68)
  Legal location: (170.904,119.68)
  Displacement:   1.064 um ( 0.64 row height)
Cell: CSRF/CDMU/U104 (NAND2X2_RVT)
  Input location: (112.384,14.344)
  Legal location: (111.624,14.344)
  Displacement:   0.760 um ( 0.45 row height)
Cell: IRF/U41 (AND2X1_HVT)
  Input location: (168.168,119.68)
  Legal location: (167.408,119.68)
  Displacement:   0.760 um ( 0.45 row height)
Cell: REG2/imm_reg_out_reg[0] (DFFX1_HVT)
  Input location: (86.088,77.88)
  Legal location: (86.696,77.88)
  Displacement:   0.608 um ( 0.36 row height)
Cell: CSRF/MPD/U10 (AO22X1_RVT)
  Input location: (90.04,77.88)
  Legal location: (90.648,77.88)
  Displacement:   0.608 um ( 0.36 row height)
Cell: REG2/rs1_reg_out_reg[1] (DFFX1_RVT)
  Input location: (80.92,77.88)
  Legal location: (80.312,77.88)
  Displacement:   0.608 um ( 0.36 row height)

Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.074952 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087946 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8153, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8152, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-04-25 09:45:41 / Session: 0.21 hr / Command: 0.07 hr / Memory: 1119 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-04-25 09:45:41 / Session: 0.21 hr / Command: 0.07 hr / Memory: 1119 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0838 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.2032 seconds to load 7858 cell instances into cellmap
Moveable cells: 7858; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0140, cell height 1.6720, cell area 3.3674 for total 7858 placed and application fixed cells
Place-opt optimization Phase 58 Iter  1         0.13        0.13      0.00        10      30345.12  325449440.00        7860              0.21      1119
CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0             8153             8153           0
M5                          991.9         38.9                0                0           0
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 59 Iter  1         0.13        0.13      0.00        10      30345.12  325449440.00        7860              0.22      1119
INFO: New Levelizer turned on
Place-opt optimization Phase 59 Iter  2         0.13        0.13      0.00        10      30345.12  325449440.00        7860              0.22      1119
Place-opt optimization Phase 59 Iter  3         0.13        0.13      0.00         8      30345.12  325879584.00        7860              0.22      1119
Place-opt optimization Phase 59 Iter  4         0.13        0.13      0.00         8      30345.12  325879584.00        7860              0.22      1119
Place-opt optimization Phase 59 Iter  5         0.13        0.13      0.00         3      30347.66  325689120.00        7860              0.22      1119

CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
Place-opt optimization Phase 60 Iter  1         0.13        0.13      0.00         2      30347.66  325689120.00        7860              0.22      1119
Place-opt optimization Phase 60 Iter  2         0.13        0.13      0.00         2      30347.66  325717024.00        7860              0.22      1119
Place-opt optimization Phase 60 Iter  3         0.13        0.13      0.00         2      30347.66  325717024.00        7860              0.22      1119
Place-opt optimization Phase 60 Iter  4         0.13        0.13      0.00         2      30347.66  325717024.00        7860              0.22      1119
Place-opt optimization Phase 60 Iter  5         0.13        0.13      0.00         2      30347.15  326135840.00        7860              0.22      1119
Place-opt optimization Phase 60 Iter  6         0.13        0.13      0.00         2      30346.64  326178720.00        7860              0.22      1119
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 60 Iter  7         0.13        0.13      0.00         2      30346.64  326178720.00        7860              0.22      1119
Place-opt optimization Phase 60 Iter  8         0.13        0.13      0.00         2      30355.28  326241696.00        7860              0.22      1119

Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         2      30355.28  326241696.00        7864              0.22      1119

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         2      30338.51  326143584.00        7856              0.22      1119
Corner Scaling is off, multiplier is 1.000000
Information: Pin ms_riscv32_mp_clk_in is on clock network. Skipping. (OPT-067)
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 62 Iter  2         0.00        0.00      0.00         2      30338.51  326143584.00        7856              0.22      1119
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 62 Iter  3         0.00        0.00      0.00         1      30340.04  326191840.00        7856              0.22      1119
Place-opt optimization Phase 62 Iter  4         0.00        0.00      0.00         1      30340.04  326191840.00        7856              0.22      1119

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-04-25 09:45:55 / Session: 0.22 hr / Command: 0.07 hr / Memory: 1119 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-04-25 09:45:55 / Session: 0.22 hr / Command: 0.07 hr / Memory: 1119 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    347 s ( 0.10 hr) ELAPSE :    785 s ( 0.22 hr) MEM-PEAK :  1119 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    347 s ( 0.10 hr) ELAPSE :    785 s ( 0.22 hr) MEM-PEAK :  1119 Mb
Place-opt optimization Phase 65 Iter  1         0.00        0.00      0.00         0      30340.04  326191840.00        7856              0.22      1119
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 124 total shapes.
Layer M2: cached 27 shapes out of 27 total shapes.
Cached 1967 vias out of 5377 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0793 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 145 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         7854        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7854
number of references:               145
number of site rows:                123
number of locations attempted:   181510
number of locations failed:       22918  (12.6%)

Legality of references at locations:
110 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2541      36497      4612 ( 12.6%)      19192      2848 ( 14.8%)  AO22X1_RVT
   868      12768      1945 ( 15.2%)       6792      1136 ( 16.7%)  DFFARX1_HVT
   452       6915       904 ( 13.1%)       3766       486 ( 12.9%)  DFFX1_HVT
   384       5907       502 (  8.5%)       3120       354 ( 11.3%)  NAND2X0_RVT
   214       3396       502 ( 14.8%)       1756       343 ( 19.5%)  NOR4X1_RVT
   223       3608       410 ( 11.4%)       2008       271 ( 13.5%)  NAND3X0_RVT
   124       1939       349 ( 18.0%)       1311       240 ( 18.3%)  DFFARX1_RVT
   354       5409       358 (  6.6%)       3001       220 (  7.3%)  INVX0_HVT
    91       1479       293 ( 19.8%)        856       223 ( 26.1%)  AO222X1_RVT
   119       1880       305 ( 16.2%)       1152       208 ( 18.1%)  OA21X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         6 ( 37.5%)          0         0 (  0.0%)  NOR4X1_LVT
     1         16         6 ( 37.5%)         16         5 ( 31.2%)  NOR3X0_HVT
     2         32         9 ( 28.1%)         24         9 ( 37.5%)  OR3X1_HVT
     5         80        22 ( 27.5%)         48        17 ( 35.4%)  AO222X1_LVT
     2         32         9 ( 28.1%)          0         0 (  0.0%)  OA222X1_RVT
     1         16         4 ( 25.0%)          0         0 (  0.0%)  NAND3X2_RVT
     1         16         4 ( 25.0%)         16         4 ( 25.0%)  IBUFFX2_HVT
     1         16         4 ( 25.0%)         16         4 ( 25.0%)  NAND4X1_HVT
    91       1479       293 ( 19.8%)        856       223 ( 26.1%)  AO222X1_RVT
     2         32         6 ( 18.8%)         32         8 ( 25.0%)  AO222X2_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7854 (104099 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.015 um ( 0.01 row height)
rms weighted cell displacement:   0.015 um ( 0.01 row height)
max cell displacement:            1.672 um ( 1.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                1
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ZBUF_102_inst_3011 (NBUFFX2_RVT)
  Input location: (192.944,89.584)
  Legal location: (192.944,91.256)
  Displacement:   1.672 um ( 1.00 row height)
Cell: IRF/U47 (AND2X1_HVT)
  Input location: (172.88,124.696)
  Legal location: (172.88,124.696)
  Displacement:   0.000 um ( 0.00 row height)
Cell: IRF/U65 (AND2X1_HVT)
  Input location: (171.664,121.352)
  Legal location: (171.664,121.352)
  Displacement:   0.000 um ( 0.00 row height)
Cell: IRF/U90 (AND2X1_HVT)
  Input location: (172.88,121.352)
  Legal location: (172.88,121.352)
  Displacement:   0.000 um ( 0.00 row height)
Cell: IRF/U76 (AND2X1_HVT)
  Input location: (172.88,123.024)
  Legal location: (172.88,123.024)
  Displacement:   0.000 um ( 0.00 row height)
Cell: IRF/U1143 (AND2X1_HVT)
  Input location: (157.224,128.04)
  Legal location: (157.224,128.04)
  Displacement:   0.000 um ( 0.00 row height)
Cell: IRF/U41 (AND2X1_HVT)
  Input location: (167.408,119.68)
  Legal location: (167.408,119.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: IRF/U36 (AND2X1_HVT)
  Input location: (168.016,124.696)
  Legal location: (168.016,124.696)
  Displacement:   0.000 um ( 0.00 row height)
Cell: IRF/U2106 (AND2X1_HVT)
  Input location: (149.32,116.336)
  Legal location: (149.32,116.336)
  Displacement:   0.000 um ( 0.00 row height)
Cell: IRF/U69 (AND2X1_HVT)
  Input location: (169.84,126.368)
  Legal location: (169.84,126.368)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.074952 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087946 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8149, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8148, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-04-25 09:46:01 / Session: 0.22 hr / Command: 0.07 hr / Memory: 1119 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0784 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.1962 seconds to load 7854 cell instances into cellmap
Moveable cells: 7854; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0146, cell height 1.6720, cell area 3.3685 for total 7854 placed and application fixed cells
Place-opt optimization Phase 67 Iter  1         0.00        0.00      0.00         1      30340.04  326191840.00        7856              0.22      1119

Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         1      30340.04  326191840.00        7856              0.22      1119

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2025-04-25 09:46:02 / Session: 0.22 hr / Command: 0.07 hr / Memory: 1119 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0      30340.04  326191840.00        7856              0.22      1119
Co-efficient Ratio Summary:
4.193421621167  6.578038462799  2.479639576236  7.744189440401  0.485050000353  3.179565833784  5.567214754587  2.894454487461  6.565921217894  9.017937805874  66.621550809339  8.637335345547  0.781916640852  7.442029811238  3.181112149079
6.992250286844  4.646239899600  3.823702501228  3.871842196193  1.424294066690  9.687527899646  6.131807232944  1.465787032247  8.763589181153  1.911351336960  21.958266909427  0.017884635169  4.045783444037  5.020641716976  6.345840329962
1.220116711089  5.967847685737  6.224305960763  0.238799615000  3.284509589705  9.611151237147  0.128739689272  0.513551316982  7.835139826842  8.372519399733  69.011250044586  7.602771979748  3.894062364966  9.819935161759  1.487303187763
2.106393282779  9.078063615942  1.314288929146  8.805819828323  0.072343539122  6.270037326705  0.450494780240  3.928173731613  9.852544054441  0.210066410127  72.760648354570  7.469570982655  8.788765207826  8.572572184759  1.334148735409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461136181  4.723121071512  6.753657167486  39.844539395845  6.249923302839  2.738404139211  6.086785406504  8.868290694724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744454660  9.230842681457  9.005588846071  28.468539024446  3.797507986196  0.705138268271  6.012824217343  3.718576093956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510172170  9.625254751525  7.417690564932  57.469015017031  0.438164151949  6.662372926730  8.833460849383  2.924316316216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631459359  5.213535407594  4.512012304123  72.127116653000  5.223033417033  1.353095438724  6.508100985577  3.718804583731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327746769  7.943493242190  3.877015011999  14.900416450820  2.628001494212  0.179873242141  1.696214630334  1.418391637515
5.650943796154  3.602913682087  2.545902032743  8.464997347149  5.117746745773  4.047317127472  1.421981592074  0.044433241463  7.138041352429  4.361330491019  10.610849398206  1.034939829268  5.295300507259  5.477205863008  6.963323503103
7.847093647780  7.027411348979  4.766944258799  6.505239065921  0.874802189647  3.823894401463  8.324531610419  3.421605255657  8.038173730278  9.639287777774  75.398891610485  0.503030535413  5.658014945567  2.147581372894  4.543830716565
9.212178635282  9.375058755927  6.708009341686  4.395098016078  1.239640852744  2.083411238318  1.156049079699  2.250260932464  6.239500641313  3.702212769387  42.925358531424  2.943693901921  5.278673566131  8.072365941465  7.879388578763
5.891811227186  3.510369611450  3.414109439824  4.844388638404  5.006444037502  0.605316976634  5.884229962122  0.116795177596  7.847396778653  4.305671204023  11.490547603284  5.098824051955  1.512058570128  7.396838220513  5.512125927835
1.398268114547  5.190997345266  6.408244598583  9.731622217389  4.385364966981  9.999761759148  7.347087763210  6.393266867907  8.063326983162  4.288630687880  82.692670830072  3.438328228514  0.373944150450  4.947848903928  1.736372239852
5.440544106485  0.661101286531  5.896554582569  6.530635124878  8.088207826857  2.536784759133  4.182635409027  9.263772709823  6.528340626173  5.386746881676  99.714388474740  2.242532138801  9.662837375706  1.856207698134  4.610327914723
1.210715812928  6.577674872231  2.210795857447  6.975620917273  8.711939211608  6.733806504886  8.234594724589  0.240933784843  9.499448971146  4.902068101492  78.975697610405  1.694936536834  7.689996804170  9.512037090006  7.443502709230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  8.510993956270  8.373361885277  2.683894677255  7.652117596953  51.597916546656  2.626027971743  7.955267826136  9.931177897763  5.100787809625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179612242422  5.277311156774  1.040824119141  96.326958212866  9.383257197936  8.426718425858  4.450284525513  6.313559695213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829368110550  3.386714941234  2.542124653166  44.423159327011  2.333847719189  2.560424210998  5.851410864042  3.276423797943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943790089360  2.913670264246  5.902021520846  73.491868095117  7.460484736381  3.171951821421  9.815966240044  4.331470737138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641615702  7.411336156468  6.944247576650  86.818046810874  8.024823475167  8.944791738324  5.316140693421  6.051512678038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178639017937  5.058743104670  8.009339163439  84.535036781239  6.401556733489  4.112060781156  0.490733992250  2.608380746239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811221911351  0.369609637341  4.109427301484  77.431250045006  4.443304311001  3.169443945884  2.299668220116  7.950731067847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268118572519  0.997333447199  8.244586560973  49.221146494385  3.642698946098  7.617278087347  0.877679106393  2.667635178063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544100410066  1.101274712038  6.554570546653  39.350211388088  2.071297609635  7.847278934182  6.354037279263  7.726054336528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816953657  7.674860412770  0.795845424697  89.208145338711  9.395145113832  8.065725468234  5.947282890240  9.336804539499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269205588  3.460719320071  4.824446179456  06.508843305451  1.685745149987  7.173110318510  9.939509708373  3.617818872683
8.946772637656  1.169969532701  4.529946656266  3.090979509795  5.580726136993  1.131397763510  0.721709625254  7.515947617690  0.649322203820  1.017031843513  80.054222662695  8.260333539674  3.493518924350  2.162104583179  6.121480325277
3.111567825795  8.235191429996  3.561612879644  0.220195192842  6.031325858445  0.248025513631  3.593595213535  4.075634712012  8.041234779630  2.653000322000  73.523659153318  3.380271102556  4.855459718848  4.837356654829  3.680161603386
7.149412426297  1.230531673804  0.762727023047  0.810717345256  0.747110998585  1.474364042327  6.467697943493  2.421693077015  5.119998993272  0.050820062507  86.129974179196  1.424445107987  1.303027418335  5.375190050943  7.909859702913
6.702642549657  0.209208476701  8.471495129550  7.457734547317  1.274721421981  5.920740044433  1.414637138041  3.524984561330  9.910198613294  2.798206903190  50.713189295623  4.075529988978  3.630762963367  4.031072247093  6.415113127411
3.361564760699  2.469766517043  5.659210886616  1.896473323894  4.014638324531  6.104193421605  1.556578038173  7.302479839287  2.777744181099  4.010485850000  67.875639658337  8.458606658254  8.728620543874  6.165694612178  6.390135475058
7.431046702754  3.398634307802  5.160781241454  8.527442583411  2.383181156049  0.796992250260  8.324646239500  6.413823902212  2.693871844745  1.931424094066  91.530719278996  4.664342583038  4.414333879322  4.787670291811  2.219179610369
6.096373418854  4.270014856192  1.384045018258  0.375020105316  9.766345884229  9.621220116795  0.775967847396  7.786224505671  7.040238791264  0.003284309589  02.030055512371  4.704211807501  7.205811512169  8.278396798268  1.183781290997
3.334436402999  5.867609743436  7.173894397178  9.669819499761  7.591487347087  7.632106393266  7.679078063326  9.831314488630  1.878805811477  3.230072143539  44.706644373267  0.507538458511  4.039967736316  1.398560840544  1.002166761101
2.747185890263  5.707466542376  6.248788090948  8.268572036784  7.591334182635  4.090279263772  6.098236528340  6.261425586746  3.816766523657  1.874740024950  83.809513662150  2.750095367970  1.981020610361  8.147276610715  8.167592677674
8.604182214404  8.456246987361  4.172738723670  2.116086233806  5.048868234594  7.245890240933  6.848439499448  9.711154102068  6.014924449788  0.010405969190  27.889841689219  7.044733023700  5.900743443546  6.092343826814  2.690011983460
7.193265228533  4.463794579091  4.870705463809  2.716012388717  3.433718510993  9.562708373361  7.852772683894  6.772637852116  9.969532701910  9.946656062309  31.238931955580  7.264393442840  3.977311100721  7.096297947515  9.474132000649
3.222093715726  0.310435147552  5.196662607567  7.308833924349  3.832924350216  2.169183179612  1.424225277311  1.567821240823  5.191416284814  1.612866738022  33.490862426031  3.251518961957  0.255812313593  5.952170754075  6.345186228041
2.347751816362  0.005220016893  6.031353320054  7.246508664485  5.773718848483  7.311254829368  0.105503386714  9.412422542123  0.531661090076  2.727011533081  39.636364560747  1.102919516294  3.640109276467  6.979479332421  6.938736255119
9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.642545902020  9.208464997847  1.495117046745  09.964532771274  7.217244333240  7.400120731414  6.371325213524  9.843679409910
1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564766944246  9.766505239565  9.210874102189  96.342586344014  6.386278166071  1.934991651556  5.780326737302  4.796358972777
7.441875404010  4.850500003533  1.795658337845  5.672147545872  8.944543874616  5.659212178639  0.179375058743  1.046708009339  8.634395098516  0.781239740852  06.039918112383  1.814594493202  9.922287208324  6.462330006413  8.237088222693
8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510369609  6.373414109427  0.014844388138  4.045006544037  82.815137169766  3.451876292137  2.201842550775  9.678418967786  2.243012817040
2.387977150003  2.845095897059  6.111512371470  1.287396892720  5.135512169827  8.351398268118  3.725190997333  4.436408244586  7.609731622717  3.894385464966  20.708071617591  4.876404870148  1.063617267679  0.780678269831  3.142842401878
8.058179283230  0.723435391226  2.700373267050  4.504947802403  9.281736316139  8.525440544100  2.100661101274  7.185896554570  7.466530635624  8.788088307826  17.334441847591  3.344850357506  2.792312326098  2.365228406261  4.253823563816
7.665291991874  7.402249505136  5.679662150275  7.061856261198  1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711039211  92.476412065048  8.685379940751  8.902184936848  4.394939489711  1.549086786014
9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451268271  92.737961173433  7.188133932078  7.083418217852  7.726873946772  6.376587269969
5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252547515947  4.176900649322  2.093711017031  0.435135811519  6.662695926730  10.943327493832  9.246536165675  1.831471721424  2.252718111567  8.210464335191
4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  5.120128041234  7.751812653000  5.220004177603  1.353318438724  97.690728855773  7.181418830827  2.548978280105  5.033802149412  4.225487330531

Place-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1  326191840
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1  326191840     30340.04       7856        450        661
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        1  326191840     30340.04       7856

Place-opt command complete                CPU:   356 s (  0.10 hr )  ELAPSE:   794 s (  0.22 hr )  MEM-PEAK:  1119 MB
Place-opt command statistics  CPU=192 sec (0.05 hr) ELAPSED=203 sec (0.06 hr) MEM-PEAK=1.093 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-04-25 09:46:05 / Session: 0.22 hr / Command: 0.08 hr / Memory: 1119 MB (FLW-8100)
1
Information: 3 out of 4 MSG-3549 messages were not printed due to limit 1  (MSG-3913)
check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 7854
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 119
Number of VDD Vias: 2548
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 119
Number of VSS Vias: 2829
Number of VSS Terminals: 12
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 1
  Number of floating I/O pads: 0
  Number of floating terminals: 4
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_drcCommand check_pg_drc started  at Fri Apr 25 09:46:14 2025
Command check_pg_drc finished at Fri Apr 25 09:46:26 2025
CPU usage for check_pg_drc: 11.40 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 11.99 seconds ( 0.00 hours)
Total number of errors found: 3
   3 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> gui_show_error_data
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {42.298 215.952} -scale 0.0299
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {41.909 214.814} -scale 0.0299
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {43.735 216.041} -scale 0.0299
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {42.926 215.982} -scale 0.0299
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {68.411 215.836} -scale 0.0288
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {68.296 215.952} -scale 0.0288
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {68.151 215.000} -scale 0.0288
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {71.236 215.952} -scale 0.0288
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {68.930 215.980} -scale 0.0288
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {167.603 215.708} -scale 0.0331
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {170.350 216.105} -scale 0.0331
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {167.272 216.138} -scale 0.0331
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {170.714 215.973} -scale 0.0331
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {163.168 215.940} -scale 0.0331
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {165.352 215.940} -scale 0.0331
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {158.766 216.205} -scale 0.0331
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {161.513 216.105} -scale 0.0331
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {163.035 216.072} -scale 0.0331
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {163.863 215.907} -scale 0.0331
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {161.314 216.006} -scale 0.0331
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {161.513 216.039} -scale 0.0331
check_pg_drcCommand check_pg_drc started  at Fri Apr 25 09:53:00 2025
Command check_pg_drc finished at Fri Apr 25 09:53:11 2025
CPU usage for check_pg_drc: 10.08 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 11.07 seconds ( 0.00 hours)
No errors found.
place_optInformation: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-04-25 09:53:18 / Session: 0.34 hr / Command: 0.00 hr / Memory: 1119 MB (FLW-8100)
Information: The command 'place_opt' cleared the undo history. (UNDO-016)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-04-25 09:53:20 / Session: 0.34 hr / Command: 0.00 hr / Memory: 1119 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-04-25 09:53:20 / Session: 0.34 hr / Command: 0.00 hr / Memory: 1119 MB (FLW-8100)
Running merge clock gates
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
merge_clock_gates already run, skip in place_opt.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario default
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 8149, of which 8147 non-clock nets
Number of nets with 0 toggle rate: 2147
Max toggle rate = 0.2, average toggle rate = 0.00167756
Max non-clock toggle rate = 0.0546282
eLpp weight range = (0, 119.221)
*** 49 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 8149
Amt power = 0.1
Non-default weight range: (0.9, 16.8221)
Information: Automatic repeater spreading is enabled.
Restructuring in 26 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'default' for buffer aware analysis.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 160 sequential cells for slack balancing.
coarse place 9% done.
coarse place 18% done.
coarse place 27% done.
coarse place 36% done.
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.30689e+09
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
START_CMD: optimize_dft        CPU:    503 s ( 0.14 hr) ELAPSE:   1277 s ( 0.35 hr) MEM-PEAK:  1119 Mb Fri Apr 25 09:54:07 2025
END_CMD: optimize_dft          CPU:    503 s ( 0.14 hr) ELAPSE:   1277 s ( 0.35 hr) MEM-PEAK:  1119 Mb Fri Apr 25 09:54:07 2025
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-04-25 09:54:07 / Session: 0.35 hr / Command: 0.01 hr / Memory: 1119 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2025-04-25 09:54:07 / Session: 0.35 hr / Command: 0.01 hr / Memory: 1119 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-04-25 09:54:07 / Session: 0.35 hr / Command: 0.01 hr / Memory: 1119 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-04-25 09:54:07 / Session: 0.35 hr / Command: 0.01 hr / Memory: 1119 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.075071 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.088001 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8149, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8148, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0830 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
Total 0.2005 seconds to load 7854 cell instances into cellmap, 7854 cells are off site row
Moveable cells: 7854; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0146, cell height 1.6720, cell area 3.3685 for total 7854 placed and application fixed cells
Information: Current block utilization is '0.68790', effective utilization is '0.68786'. (OPT-055)

    Scenario default  WNS = 2.030746, TNS = 113.557715, NVP = 100

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:21:19     2.031   113.558 30340.033     3.055    70.219       450       661         0     0.000      1119 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario default  WNS = 2.030746, TNS = 113.557715, NVP = 100

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:21:25     2.031   113.558 30340.033     3.055    70.219       450       661         0     0.000      1119 

min assign layer = M5
Corner Scaling is off, multiplier is 1.000000

    Scenario default  WNS = 2.030746, TNS = 113.557715, NVP = 100
    Scenario default  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:21:26     2.031   113.558 30340.033     3.055    70.219       450       661         0     0.000      1119     0.270

ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None-None, M1-M2, M3-M4, M5-M6, M7-M8, M9-MRDL
WINFO: 8147 None-None; 0 M1-M2; 0 M3-M4; 2 M5-M6; 0 M7-M8; 0 M9-MRDL; 2 Total
Information: Pin ms_riscv32_mp_clk_in is on clock network. Skipping. (OPT-067)
Information: Pin ms_riscv32_mp_clk_in is on clock network. Skipping. (OPT-067)
Found 50 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 (1579.546997)

Processing Buffer Trees  (ROI) ... 

    [5]  10% ...
    [10]  20% ...
    [15]  30% ...
    [20]  40% ...
    [25]  50% ...
    [30]  60% ...
    [35]  70% ...
    [40]  80% ...
    [45]  90% ...
    [50] 100% ...
    [50] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:           11           32
  Inverters:            0            2
------------ ------------ ------------
      Total:           11           34
------------ ------------ ------------

Number of Drivers Sized: 22 [44.00%]

                      P: 22 [44.00%]
                      N: 0 [0.00%]

WINFO: 8170 None-None; 0 M1-M2; 0 M3-M4; 2 M5-M6; 0 M7-M8; 0 M9-MRDL; 2 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 2.96 sec ELAPSE 0 hr : 0 min : 3.08 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1146020 K / inuse 1033940 K
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.075071 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.088001 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8172, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8171, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.433343, TNS = 3.360056, NVP = 28

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:21:30     0.433     3.360 30420.598     0.000     0.000       471       663         0     0.000      1119 


    Scenario default  WNS = 0.433343, TNS = 3.360056, NVP = 28

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:21:30     0.433     3.360 30420.598     0.000     0.000       471       663         0     0.000      1119 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-04-25 09:54:21 / Session: 0.36 hr / Command: 0.02 hr / Memory: 1119 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2025-04-25 09:54:21 / Session: 0.36 hr / Command: 0.02 hr / Memory: 1119 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-04-25 09:54:21 / Session: 0.36 hr / Command: 0.02 hr / Memory: 1119 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-04-25 09:54:21 / Session: 0.36 hr / Command: 0.02 hr / Memory: 1119 MB (FLW-8100)

Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.075071 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.088001 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8172, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8171, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.433796, TNS = 3.346695, NVP = 28

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:21:32     0.434     3.347 30420.598     0.000     0.000       471       663         0     0.000      1119 

Running initial optimization step.
Place-opt command begin                   CPU:   466 s (  0.13 hr )  ELAPSE:  1293 s (  0.36 hr )  MEM-PEAK:  1119 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:   466 s (  0.13 hr )  ELAPSE:  1293 s (  0.36 hr )  MEM-PEAK:  1119 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.4338     3.3467     28        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.4338     3.3467   3.3467     28        -          -      -        0     0.0000        0  347512416
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.4338     3.3467   3.3467     28   0.0000     0.0000      0        0     0.0000        0  347512416     30420.60       7879        471        663
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.4338     3.3467   3.3467     28   0.0000     0.0000      0        0        0  347512416     30420.60       7879
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Place-opt initialization complete         CPU:   477 s (  0.13 hr )  ELAPSE:  1304 s (  0.36 hr )  MEM-PEAK:  1119 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
WARNING: Net ms_riscv32_mp_clk_in is a high-fanout net with 1598 sinks; skipping this net during optimization. 
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         3.35        3.35      0.00         0      30420.60  347512416.00        7879              0.36      1119

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0679 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.1971 seconds to load 7877 cell instances into cellmap, 7843 cells are off site row
Moveable cells: 7877; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0149, cell height 1.6720, cell area 3.3689 for total 7877 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         3.35        3.35      0.00         0      30420.60  347512416.00        7879              0.36      1119

Place-opt optimization Phase 17 Iter  1         3.35        3.35      0.00         0      30420.60  347512416.00        7879              0.36      1119
INFO: New Levelizer turned on
Place-opt optimization Phase 17 Iter  2         3.35        3.35      0.00         0      30420.60  347512416.00        7879              0.36      1119
Place-opt optimization Phase 17 Iter  3         3.35        3.35      0.00         0      30420.60  347512416.00        7879              0.36      1119

CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
Place-opt optimization Phase 18 Iter  1         3.35        3.35      0.00         0      30420.60  347512416.00        7879              0.36      1119
Place-opt optimization Phase 18 Iter  2         3.35        3.35      0.00         0      30420.09  347623520.00        7879              0.36      1119
Place-opt optimization Phase 18 Iter  3         3.35        3.35      0.00         0      30420.09  347623520.00        7879              0.36      1119
Place-opt optimization Phase 18 Iter  4         3.35        3.35      0.00         0      30420.09  347623520.00        7879              0.36      1119
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
Information: Skip APS_CLK_ISO_0/A, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: Skip MC/clk_in, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: There were 2 objects skipped by CCD due to the reason 'pin is not in the balance portion of the clock tree'. (CCD-002)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 18 Iter  5         3.35        3.35      0.00         0      30420.09  347623520.00        7879              0.37      1119
Place-opt optimization Phase 18 Iter  6         3.35        3.35      0.00         0      30571.56  347987488.00        7879              0.37      1119
Place-opt optimization Phase 18 Iter  7         3.35        3.35      0.00         0      30576.13  349633216.00        7879              0.37      1119
Place-opt optimization Phase 18 Iter  8         3.35        3.35      0.00         0      30576.13  349731872.00        7879              0.37      1119
Place-opt optimization Phase 18 Iter  9         3.35        3.35      0.00         0      30577.40  349800224.00        7879              0.37      1119
Place-opt optimization Phase 18 Iter 10         3.35        3.35      0.00         0      30577.15  349847392.00        7879              0.37      1119
Place-opt optimization Phase 18 Iter 11         3.35        3.35      0.00         0      30578.42  349870016.00        7879              0.37      1119
Place-opt optimization Phase 18 Iter 12         3.35        3.35      0.00         0      30579.44  349906880.00        7879              0.37      1119
Place-opt optimization Phase 18 Iter 13         3.35        3.35      0.00         0      30579.44  349953216.00        7879              0.37      1119
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 18 Iter 14         3.35        3.35      0.00         0      30579.44  349953216.00        7879              0.37      1119
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 18 Iter 15         3.35        3.35      0.00         0      30579.44  349953216.00        7879              0.37      1119
Place-opt optimization Phase 18 Iter 16         3.35        3.35      0.00         0      30579.44  349953216.00        7879              0.37      1119
Place-opt optimization Phase 18 Iter 17         3.35        3.35      0.00         0      30579.44  349953216.00        7879              0.37      1119
Place-opt optimization Phase 18 Iter 18         3.35        3.35      0.00         0      30579.44  349953216.00        7879              0.37      1119
Place-opt optimization Phase 18 Iter 19         3.35        3.35      0.00         0      30579.44  349953216.00        7879              0.37      1119

Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0      30579.44  349953216.00        7929              0.37      1119

Disable clock slack update for ideal clocks
Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0      30426.70  345074464.00        7875              0.37      1119
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0      30416.53  348333696.00        7875              0.37      1119
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0      30416.53  348333696.00        7875              0.37      1119
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0      30370.02  341433536.00        7875              0.38      1119
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)


Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0      30379.68  337724000.00        7875              0.38      1119


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-04-25 09:55:30 / Session: 0.38 hr / Command: 0.04 hr / Memory: 1119 MB (FLW-8100)

Place-opt optimization Phase 28 Iter  1         0.08        0.08      0.00         2      30379.68  337724000.00        7875              0.38      1119

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2025-04-25 09:55:30 / Session: 0.38 hr / Command: 0.04 hr / Memory: 1119 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-04-25 09:55:30 / Session: 0.38 hr / Command: 0.04 hr / Memory: 1119 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-04-25 09:55:30 / Session: 0.38 hr / Command: 0.04 hr / Memory: 1119 MB (FLW-8100)
Place-opt optimization Phase 32 Iter  1         0.08        0.08      0.00         1      30379.68  337724000.00        7875              0.38      1119
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0466 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 7873 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8068 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Read DB] Total (MB): Used   39  Alloctr   40  Proc 8068 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   40  Alloctr   41  Proc 8068 
Net statistics:
Total number of nets     = 8217
Number of nets to route  = 8205
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-low = 2
12 nets are fully connected,
 of which 12 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 8205, Total Half Perimeter Wire Length (HPWL) 201272 microns
HPWL   0 ~   50 microns: Net Count     7177     Total HPWL        83292 microns
HPWL  50 ~  100 microns: Net Count      484     Total HPWL        34434 microns
HPWL 100 ~  200 microns: Net Count      493     Total HPWL        71229 microns
HPWL 200 ~  300 microns: Net Count       48     Total HPWL        11130 microns
HPWL 300 ~  400 microns: Net Count        1     Total HPWL          312 microns
HPWL 400 ~  500 microns: Net Count        2     Total HPWL          875 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   45  Alloctr   46  Proc 8068 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.84     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   48  Alloctr   49  Proc 8068 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   48  Alloctr   49  Proc 8068 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   48  Alloctr   49  Proc 8068 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  152  Alloctr  153  Proc 8148 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:04 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:04 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Initial Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Initial Routing] Total (MB): Used  158  Alloctr  159  Proc 8148 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1630 Max = 5 GRCs =  3003 (8.00%)
Initial. H routing: Overflow =  1295 Max = 5 (GRCs =  2) GRCs =  2580 (13.75%)
Initial. V routing: Overflow =   335 Max = 5 (GRCs =  1) GRCs =   423 (2.25%)
Initial. M1         Overflow =   109 Max = 2 (GRCs =  3) GRCs =   106 (0.56%)
Initial. M2         Overflow =   315 Max = 5 (GRCs =  1) GRCs =   399 (2.13%)
Initial. M3         Overflow =  1134 Max = 5 (GRCs =  2) GRCs =  2404 (12.81%)
Initial. M4         Overflow =    18 Max = 2 (GRCs =  1) GRCs =    21 (0.11%)
Initial. M5         Overflow =    48 Max = 2 (GRCs =  5) GRCs =    48 (0.26%)
Initial. M6         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.02%)
Initial. M7         Overflow =     1 Max = 1 (GRCs =  5) GRCs =     5 (0.03%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     1 Max = 1 (GRCs = 17) GRCs =    17 (0.09%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    21 Max =  5 GRCs =    40 (1.37%)
Initial. H routing: Overflow =    15 Max =  5 (GRCs =  1) GRCs =    31 (2.12%)
Initial. V routing: Overflow =     6 Max =  3 (GRCs =  1) GRCs =     9 (0.61%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     4 Max =  3 (GRCs =  1) GRCs =     2 (0.14%)
Initial. M3         Overflow =     8 Max =  5 (GRCs =  1) GRCs =     5 (0.34%)
Initial. M4         Overflow =     1 Max =  1 (GRCs =  5) GRCs =     5 (0.34%)
Initial. M5         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     5 (0.34%)
Initial. M6         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.14%)
Initial. M7         Overflow =     0 Max =  1 (GRCs =  4) GRCs =     4 (0.27%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     1 Max =  1 (GRCs = 17) GRCs =    17 (1.16%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 230403.44
Initial. Layer M1 wire length = 3463.47
Initial. Layer M2 wire length = 77031.11
Initial. Layer M3 wire length = 70201.82
Initial. Layer M4 wire length = 32416.37
Initial. Layer M5 wire length = 30475.49
Initial. Layer M6 wire length = 7331.58
Initial. Layer M7 wire length = 7919.96
Initial. Layer M8 wire length = 302.27
Initial. Layer M9 wire length = 1261.36
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 68610
Initial. Via VIA12SQ_C count = 31693
Initial. Via VIA23SQ_C count = 26961
Initial. Via VIA34SQ_C count = 4716
Initial. Via VIA45SQ_C count = 3580
Initial. Via VIA56SQ_C count = 850
Initial. Via VIA67SQ_C count = 665
Initial. Via VIA78SQ_C count = 77
Initial. Via VIA89_C count = 68
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 09:55:38 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:04 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:04 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  159  Alloctr  160  Proc 8148 
phase1. Routing result:
phase1. Both Dirs: Overflow =   114 Max = 2 GRCs =   113 (0.30%)
phase1. H routing: Overflow =   112 Max = 2 (GRCs =  4) GRCs =   110 (0.59%)
phase1. V routing: Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.02%)
phase1. M1         Overflow =    75 Max = 2 (GRCs =  1) GRCs =    76 (0.40%)
phase1. M2         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.01%)
phase1. M3         Overflow =    35 Max = 2 (GRCs =  3) GRCs =    32 (0.17%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M5         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.01%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     1 Max =  1 GRCs =     2 (0.07%)
phase1. H routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.07%)
phase1. V routing: Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.07%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.07%)
phase1. M3         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.07%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 238653.17
phase1. Layer M1 wire length = 5785.77
phase1. Layer M2 wire length = 79608.33
phase1. Layer M3 wire length = 65457.53
phase1. Layer M4 wire length = 35939.75
phase1. Layer M5 wire length = 31388.06
phase1. Layer M6 wire length = 9267.62
phase1. Layer M7 wire length = 9234.96
phase1. Layer M8 wire length = 568.57
phase1. Layer M9 wire length = 1402.59
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 71746
phase1. Via VIA12SQ_C count = 32781
phase1. Via VIA23SQ_C count = 26493
phase1. Via VIA34SQ_C count = 5836
phase1. Via VIA45SQ_C count = 4335
phase1. Via VIA56SQ_C count = 1208
phase1. Via VIA67SQ_C count = 913
phase1. Via VIA78SQ_C count = 103
phase1. Via VIA89_C count = 77
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:11 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Whole Chip Routing] Stage (MB): Used  119  Alloctr  119  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  159  Alloctr  160  Proc 8148 

Congestion utilization per direction:
Average vertical track utilization   = 29.98 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 34.70 %
Peak    horizontal track utilization = 133.33 %

[End of Global Routing] Elapsed real time: 0:00:11 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Global Routing] Stage (MB): Used  116  Alloctr  116  Proc   80 
[End of Global Routing] Total (MB): Used  156  Alloctr  157  Proc 8148 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -38  Alloctr  -39  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8148 
Using per-layer congestion maps for congestion reduction.
Information: 47.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 8.63% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.80. Using a value of 0.82 instead. (PLACE-029)
Information: Reducing cell density for 37.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.69 to 0.71. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8168, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8167, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
****** eLpp weights (with caps)
Number of nets: 8168, of which 8166 non-clock nets
Number of nets with 0 toggle rate: 2150
Max toggle rate = 0.2, average toggle rate = 0.0016792
Max non-clock toggle rate = 0.0546282
eLpp weight range = (0, 69.8393)
*** 49 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 8168
Amt power = 0.1
Non-default weight range: (0.9, 11.8839)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.95654e+09
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0:29 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0625 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
Total 0.1912 seconds to load 7873 cell instances into cellmap, 7873 cells are off site row
Moveable cells: 7873; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0128, cell height 1.6720, cell area 3.3654 for total 7873 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 124 total shapes.
Layer M2: cached 27 shapes out of 27 total shapes.
Cached 1967 vias out of 5377 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0828 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 148 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         7873        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7873
number of references:               148
number of site rows:                123
number of locations attempted:   215513
number of locations failed:       29737  (13.8%)

Legality of references at locations:
113 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2544      42026      5703 ( 13.6%)      23631      4443 ( 18.8%)  AO22X1_RVT
   868      14879      2291 ( 15.4%)       8321      1507 ( 18.1%)  DFFARX1_HVT
   452       8048       999 ( 12.4%)       4573       666 ( 14.6%)  DFFX1_HVT
   214       3864       610 ( 15.8%)       2248       453 ( 20.2%)  NOR4X1_RVT
   220       4336       539 ( 12.4%)       2552       446 ( 17.5%)  NAND3X0_RVT
   380       7155       581 (  8.1%)       3208       372 ( 11.6%)  NAND2X0_RVT
   353       6772       477 (  7.0%)       3588       321 (  8.9%)  INVX0_HVT
   124       2264       387 ( 17.1%)       1440       269 ( 18.7%)  DFFARX1_RVT
   242       3955       377 (  9.5%)       1918       250 ( 13.0%)  AND2X1_RVT
    89       1668       319 ( 19.1%)       1056       283 ( 26.8%)  AO222X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         32        12 ( 37.5%)         32        14 ( 43.8%)  NOR4X1_HVT
     5        120        38 ( 31.7%)         72        33 ( 45.8%)  AO222X1_LVT
     2         40        13 ( 32.5%)         24         9 ( 37.5%)  OA222X2_RVT
     2         32        10 ( 31.2%)         32        11 ( 34.4%)  OR3X1_HVT
    29        576       150 ( 26.0%)        456       157 ( 34.4%)  AO222X2_RVT
     2         40        12 ( 30.0%)         40        11 ( 27.5%)  OA222X1_RVT
     5         96        26 ( 27.1%)         56        16 ( 28.6%)  OR3X1_LVT
     2         48        11 ( 22.9%)         32        11 ( 34.4%)  NAND4X0_LVT
     1         32         9 ( 28.1%)          8         2 ( 25.0%)  AND2X4_LVT
     1         14         3 ( 21.4%)          8         3 ( 37.5%)  INVX4_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7873 (104255 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.523 um ( 0.31 row height)
rms weighted cell displacement:   0.523 um ( 0.31 row height)
max cell displacement:            1.899 um ( 1.14 row height)
avg cell displacement:            0.459 um ( 0.27 row height)
avg weighted cell displacement:   0.459 um ( 0.27 row height)
number of cells moved:             7873
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: IRF/U2975 (AO22X1_RVT)
  Input location: (17.9573,122.314)
  Legal location: (16.32,121.352)
  Displacement:   1.899 um ( 1.14 row height)
Cell: CSRF/CDMU/U295 (NAND2X0_RVT)
  Input location: (159.057,12.7672)
  Legal location: (159.352,14.344)
  Displacement:   1.604 um ( 0.96 row height)
Cell: CSRF/MC/U40 (INVX0_HVT)
  Input location: (211.884,16.6869)
  Legal location: (213.312,16.016)
  Displacement:   1.577 um ( 0.94 row height)
Cell: CSRF/MC/U17 (INVX0_RVT)
  Input location: (211.906,47.4257)
  Legal location: (212.704,46.112)
  Displacement:   1.537 um ( 0.92 row height)
Cell: IRF/reg_file_reg[5][6] (DFFARX1_HVT)
  Input location: (200.803,178.939)
  Legal location: (199.48,178.2)
  Displacement:   1.516 um ( 0.91 row height)
Cell: CSRF/MC/U1005 (NAND2X0_RVT)
  Input location: (110.767,20.0266)
  Legal location: (109.496,19.36)
  Displacement:   1.435 um ( 0.86 row height)
Cell: PC/U105 (NAND2X0_RVT)
  Input location: (185.747,96.5734)
  Legal location: (185.952,97.944)
  Displacement:   1.386 um ( 0.83 row height)
Cell: IRF/HFSBUF_66_3026 (NBUFFX2_RVT)
  Input location: (150.868,214.641)
  Legal location: (150.992,213.312)
  Displacement:   1.335 um ( 0.80 row height)
Cell: CSRF/MC/mcycle_out_reg[59] (DFFX1_RVT)
  Input location: (166.546,38.3958)
  Legal location: (167.712,37.752)
  Displacement:   1.332 um ( 0.80 row height)
Cell: IRF/U325 (INVX4_RVT)
  Input location: (61.5248,209.383)
  Legal location: (62.68,209.968)
  Displacement:   1.295 um ( 0.77 row height)

Completed Legalization, Elapsed time =   0: 0: 4 
Moved 7873 out of 7875 cells, ratio = 0.999746
Total displacement = 4303.716309(um)
Max displacement = 2.599000(um), IRF/U2975 (19.477301, 122.313698, 6) => (17.840000, 123.024002, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.14(um)
  0 ~  20% cells displacement <=      0.25(um)
  0 ~  30% cells displacement <=      0.35(um)
  0 ~  40% cells displacement <=      0.44(um)
  0 ~  50% cells displacement <=      0.53(um)
  0 ~  60% cells displacement <=      0.63(um)
  0 ~  70% cells displacement <=      0.72(um)
  0 ~  80% cells displacement <=      0.81(um)
  0 ~  90% cells displacement <=      0.93(um)
  0 ~ 100% cells displacement <=      2.60(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.074833 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087891 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8168, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8167, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-04-25 09:56:07 / Session: 0.39 hr / Command: 0.05 hr / Memory: 1199 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2025-04-25 09:56:07 / Session: 0.39 hr / Command: 0.05 hr / Memory: 1199 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-04-25 09:56:08 / Session: 0.39 hr / Command: 0.05 hr / Memory: 1199 MB (FLW-8100)

Place-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         1      30379.68  337724000.00        7875              0.39      1199
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.074833 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087891 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8168, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8167, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-04-25 09:56:10 / Session: 0.39 hr / Command: 0.05 hr / Memory: 1199 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
WARNING: Net ms_riscv32_mp_clk_in is a high-fanout net with 1598 sinks; skipping this net during optimization. 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0791 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.1787 seconds to load 7873 cell instances into cellmap
Moveable cells: 7873; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0128, cell height 1.6720, cell area 3.3654 for total 7873 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0497 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.1448 seconds to load 7873 cell instances into cellmap
Moveable cells: 7873; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0128, cell height 1.6720, cell area 3.3654 for total 7873 placed and application fixed cells
Place-opt optimization Phase 39 Iter  1         0.00        0.00      0.00        14      30379.68  337724000.00        7875              0.39      1199
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00        14      30379.68  337724000.00        7875              0.39      1199
Corner Scaling is off, multiplier is 1.000000
Information: Pin ms_riscv32_mp_clk_in is on clock network. Skipping. (OPT-067)
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 40 Iter  2         0.00        0.00      0.00        14      30379.68  337724000.00        7875              0.39      1199
Place-opt optimization Phase 40 Iter  3         0.00        0.00      0.00         2      30401.54  337738752.00        7875              0.39      1199
Place-opt optimization Phase 40 Iter  4         0.00        0.00      0.00         2      30401.54  337738752.00        7875              0.39      1199

CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199
Place-opt optimization Phase 41 Iter  4         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter  5         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199
Place-opt optimization Phase 41 Iter  6         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199
Place-opt optimization Phase 41 Iter  7         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199
Place-opt optimization Phase 41 Iter  8         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 41 Iter  9         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199
Place-opt optimization Phase 41 Iter 10         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 41 Iter 11         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199
Place-opt optimization Phase 41 Iter 12         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199
Place-opt optimization Phase 41 Iter 13         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199
Place-opt optimization Phase 41 Iter 14         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199
Place-opt optimization Phase 41 Iter 15         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199
Place-opt optimization Phase 41 Iter 16         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199
Place-opt optimization Phase 41 Iter 17         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199

Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         1      30401.54  337738752.00        7883              0.39      1199

CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         1      30396.46  328587648.00        7883              0.39      1199
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 43 Iter  2         0.00        0.00      0.00         1      30396.46  328587648.00        7883              0.39      1199
Place-opt optimization Phase 43 Iter  3         0.00        0.00      0.00         1      30396.46  328587648.00        7883              0.39      1199
Place-opt optimization Phase 43 Iter  4         0.00        0.00      0.00         1      30396.46  328587648.00        7883              0.39      1199

Disable clock slack update for ideal clocks
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         1      30396.46  328587648.00        7883              0.39      1199
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         1      30396.46  328587648.00        7883              0.39      1199
CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0             8174             8175          -1
M5                          991.9         38.9                2                1           1
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             1


Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         1      30396.46  328587648.00        7883              0.39      1199

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         1      30355.79  328214368.00        7866              0.40      1199
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         1      30354.78  328059808.00        7866              0.40      1199
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.06014075 cumPct:    30.50 estdown: 0.13705747 cumUp:  728 numDown: 4839 status= valid
Knee-Processing :  cumEst: 0.17896710 cumPct:    90.75 estdown: 0.01823106 cumUp: 4215 numDown: 1352 status= valid
Knee-Processing :  cumEst: 0.19719817 cumPct:   100.00 estdown: 0.00000000 cumUp: 6042 numDown:    0 status= valid

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         1      30351.47  325204384.00        7866              0.40      1199
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         1      30351.47  325204384.00        7866              0.40      1199

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         1      30351.47  325204384.00        7866              0.40      1199

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-04-25 09:56:58 / Session: 0.40 hr / Command: 0.06 hr / Memory: 1199 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-04-25 09:56:58 / Session: 0.40 hr / Command: 0.06 hr / Memory: 1199 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    615 s ( 0.17 hr) ELAPSE :   1448 s ( 0.40 hr) MEM-PEAK :  1199 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    615 s ( 0.17 hr) ELAPSE :   1448 s ( 0.40 hr) MEM-PEAK :  1199 Mb
Place-opt optimization Phase 54 Iter  1         0.00        0.00      0.00         1      30351.47  325204384.00        7866              0.40      1199
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 124 total shapes.
Layer M2: cached 27 shapes out of 27 total shapes.
Cached 1967 vias out of 5377 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0624 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 145 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         7864        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7864
number of references:               145
number of site rows:                123
number of locations attempted:   183483
number of locations failed:       23177  (12.6%)

Legality of references at locations:
111 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2542      36698      4756 ( 13.0%)      20087      2994 ( 14.9%)  AO22X1_RVT
   868      12871      1972 ( 15.3%)       7144      1203 ( 16.8%)  DFFARX1_HVT
   454       6904       879 ( 12.7%)       3964       503 ( 12.7%)  DFFX1_HVT
   214       3376       528 ( 15.6%)       1968       326 ( 16.6%)  NOR4X1_RVT
   221       3512       417 ( 11.9%)       2080       292 ( 14.0%)  NAND3X0_RVT
   380       5747       451 (  7.8%)       2728       250 (  9.2%)  NAND2X0_RVT
   354       5401       372 (  6.9%)       2988       218 (  7.3%)  INVX0_HVT
   124       1940       339 ( 17.5%)       1232       205 ( 16.6%)  DFFARX1_RVT
   242       3504       315 (  9.0%)       1670       184 ( 11.0%)  AND2X1_RVT
    93       1508       262 ( 17.4%)        928       201 ( 21.7%)  AO222X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         32        12 ( 37.5%)         32        14 ( 43.8%)  NOR4X1_HVT
     2         32        10 ( 31.2%)         16         7 ( 43.8%)  OA222X2_RVT
     2         32        10 ( 31.2%)         32        11 ( 34.4%)  OR3X1_HVT
     1         11         3 ( 27.3%)          8         3 ( 37.5%)  INVX4_LVT
     1         16         5 ( 31.2%)          0         0 (  0.0%)  AND2X4_LVT
     5         80        25 ( 31.2%)         64        18 ( 28.1%)  OR3X1_LVT
     2         32        10 ( 31.2%)         16         4 ( 25.0%)  NAND4X0_LVT
     2         40        12 ( 30.0%)         40        11 ( 27.5%)  OA222X1_RVT
     2         32         7 ( 21.9%)          0         0 (  0.0%)  AND2X1_LVT
     5         80        18 ( 22.5%)         16         3 ( 18.8%)  AO222X1_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7864 (104144 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.032 um ( 0.02 row height)
rms weighted cell displacement:   0.032 um ( 0.02 row height)
max cell displacement:            1.672 um ( 1.00 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:               18
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: IRF/HFSBUF_113_49 (NBUFFX2_RVT)
  Input location: (88.824,171.512)
  Legal location: (88.824,169.84)
  Displacement:   1.672 um ( 1.00 row height)
Cell: ZBUF_316_inst_3537 (NBUFFX8_HVT)
  Input location: (211.488,99.616)
  Legal location: (210.424,99.616)
  Displacement:   1.064 um ( 0.64 row height)
Cell: IRF/U1177 (AND2X1_HVT)
  Input location: (151.6,128.04)
  Legal location: (152.664,128.04)
  Displacement:   1.064 um ( 0.64 row height)
Cell: CSRF/CDMU/U359 (AO222X1_RVT)
  Input location: (100.528,24.376)
  Legal location: (99.616,24.376)
  Displacement:   0.912 um ( 0.55 row height)
Cell: IRF/ZBUF_43_inst_3536 (NBUFFX2_HVT)
  Input location: (56.6,109.648)
  Legal location: (55.84,109.648)
  Displacement:   0.760 um ( 0.45 row height)
Cell: ZBUF_73_inst_3533 (NBUFFX2_HVT)
  Input location: (170.6,72.864)
  Legal location: (171.36,72.864)
  Displacement:   0.760 um ( 0.45 row height)
Cell: IRF/ZBUF_167_inst_3538 (NBUFFX4_HVT)
  Input location: (89.584,171.512)
  Legal location: (88.824,171.512)
  Displacement:   0.760 um ( 0.45 row height)
Cell: CSRF/MM_REG/mepc_out_reg[28] (DFFX1_HVT)
  Input location: (168.016,72.864)
  Legal location: (167.408,72.864)
  Displacement:   0.608 um ( 0.36 row height)
Cell: CSRF/ZBUF_46_inst_3534 (NBUFFX4_HVT)
  Input location: (100.984,24.376)
  Legal location: (101.592,24.376)
  Displacement:   0.608 um ( 0.36 row height)
Cell: CSRF/MTVEC_REG/U87 (INVX0_LVT)
  Input location: (171.968,72.864)
  Legal location: (172.576,72.864)
  Displacement:   0.608 um ( 0.36 row height)

Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.074833 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087891 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8159, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8158, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-04-25 09:57:03 / Session: 0.40 hr / Command: 0.06 hr / Memory: 1199 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-04-25 09:57:04 / Session: 0.40 hr / Command: 0.06 hr / Memory: 1199 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0518 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.3206 seconds to load 7864 cell instances into cellmap
Moveable cells: 7864; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0130, cell height 1.6720, cell area 3.3657 for total 7864 placed and application fixed cells
Place-opt optimization Phase 58 Iter  1         0.02        0.02      0.00        12      30351.47  325204384.00        7866              0.40      1199
CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0             8158             8158           0
M5                          991.9         38.9                1                1           0
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 59 Iter  1         0.02        0.02      0.00        12      30351.47  325204384.00        7866              0.40      1199
INFO: New Levelizer turned on
Place-opt optimization Phase 59 Iter  2         0.02        0.02      0.00        12      30351.47  325204384.00        7866              0.41      1199
Place-opt optimization Phase 59 Iter  3         0.02        0.02      0.00        10      30349.95  325754720.00        7866              0.41      1199
Place-opt optimization Phase 59 Iter  4         0.02        0.02      0.00        10      30349.95  325754720.00        7866              0.41      1199
Place-opt optimization Phase 59 Iter  5         0.02        0.02      0.00         3      30356.55  325341760.00        7866              0.41      1199

CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
Place-opt optimization Phase 60 Iter  1         0.02        0.02      0.00         2      30356.55  325341760.00        7866              0.41      1199
Place-opt optimization Phase 60 Iter  2         0.02        0.02      0.00         2      30356.55  325341760.00        7866              0.41      1199
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 60 Iter  3         0.02        0.02      0.00         2      30356.55  325341760.00        7866              0.41      1199
Place-opt optimization Phase 60 Iter  4         0.02        0.02      0.00         2      30356.55  325341760.00        7866              0.41      1199
Place-opt optimization Phase 60 Iter  5         0.02        0.02      0.00         2      30356.81  325594048.00        7866              0.41      1199
Place-opt optimization Phase 60 Iter  6         0.02        0.02      0.00         2      30356.81  325594048.00        7866              0.41      1199
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 60 Iter  7         0.02        0.02      0.00         2      30356.81  325594048.00        7866              0.41      1199
Place-opt optimization Phase 60 Iter  8         0.02        0.02      0.00         2      30356.81  325556160.00        7866              0.41      1199

Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         2      30356.81  325556160.00        7866              0.41      1199

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         2      30347.91  325382080.00        7863              0.41      1199
Corner Scaling is off, multiplier is 1.000000
Information: Pin ms_riscv32_mp_clk_in is on clock network. Skipping. (OPT-067)
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 62 Iter  2         0.00        0.00      0.00         2      30347.91  325382080.00        7863              0.41      1199
Place-opt optimization Phase 62 Iter  3         0.00        0.00      0.00         0      30363.42  325419488.00        7863              0.41      1199
Place-opt optimization Phase 62 Iter  4         0.00        0.00      0.00         0      30363.42  325419488.00        7863              0.41      1199

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-04-25 09:57:17 / Session: 0.41 hr / Command: 0.07 hr / Memory: 1199 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-04-25 09:57:17 / Session: 0.41 hr / Command: 0.07 hr / Memory: 1199 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    633 s ( 0.18 hr) ELAPSE :   1467 s ( 0.41 hr) MEM-PEAK :  1199 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    633 s ( 0.18 hr) ELAPSE :   1467 s ( 0.41 hr) MEM-PEAK :  1199 Mb
Place-opt optimization Phase 65 Iter  1         0.00        0.00      0.00         0      30363.42  325419488.00        7870              0.41      1199
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 124 total shapes.
Layer M2: cached 27 shapes out of 27 total shapes.
Cached 1967 vias out of 5377 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0801 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 146 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         7868        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7868
number of references:               146
number of site rows:                123
number of locations attempted:   183551
number of locations failed:       23144  (12.6%)

Legality of references at locations:
110 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2542      36746      4766 ( 13.0%)      20143      3018 ( 15.0%)  AO22X1_RVT
   868      12871      1970 ( 15.3%)       7152      1201 ( 16.8%)  DFFARX1_HVT
   454       6904       881 ( 12.8%)       3964       503 ( 12.7%)  DFFX1_HVT
   214       3376       532 ( 15.8%)       1968       329 ( 16.7%)  NOR4X1_RVT
   380       5755       451 (  7.8%)       2736       250 (  9.1%)  NAND2X0_RVT
   220       3488       410 ( 11.8%)       2048       285 ( 13.9%)  NAND3X0_RVT
   354       5401       372 (  6.9%)       2988       218 (  7.3%)  INVX0_HVT
   124       1940       337 ( 17.4%)       1232       204 ( 16.6%)  DFFARX1_RVT
   241       3496       306 (  8.8%)       1646       180 ( 10.9%)  AND2X1_RVT
    93       1500       262 ( 17.5%)        928       201 ( 21.7%)  AO222X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         32        12 ( 37.5%)         32        14 ( 43.8%)  NOR4X1_HVT
     2         32        10 ( 31.2%)         16         7 ( 43.8%)  OA222X2_RVT
     2         32        10 ( 31.2%)         32        11 ( 34.4%)  OR3X1_HVT
     1         11         3 ( 27.3%)          8         3 ( 37.5%)  INVX4_LVT
     1         16         5 ( 31.2%)          0         0 (  0.0%)  AND2X4_LVT
     2         32        10 ( 31.2%)         16         4 ( 25.0%)  NAND4X0_LVT
     2         40        12 ( 30.0%)         40        11 ( 27.5%)  OA222X1_RVT
     2         32         7 ( 21.9%)         16         5 ( 31.2%)  AND2X1_LVT
     5         80        20 ( 25.0%)         64        15 ( 23.4%)  OR3X1_LVT
     5         80        18 ( 22.5%)         16         3 ( 18.8%)  AO222X1_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7868 (104191 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.036 um ( 0.02 row height)
rms weighted cell displacement:   0.036 um ( 0.02 row height)
max cell displacement:            1.905 um ( 1.14 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:               31
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: PC/ZBUF_9_inst_3539 (NBUFFX2_HVT)
  Input location: (163.76,71.192)
  Legal location: (162.848,69.52)
  Displacement:   1.905 um ( 1.14 row height)
Cell: PC/U20 (INVX0_LVT)
  Input location: (161.632,94.6)
  Legal location: (162.088,92.928)
  Displacement:   1.733 um ( 1.04 row height)
Cell: IRF/ZBUF_146_inst_3543 (NBUFFX2_HVT)
  Input location: (154.944,211.64)
  Legal location: (154.64,213.312)
  Displacement:   1.699 um ( 1.02 row height)
Cell: PC/ZBUF_815_inst_3545 (NBUFFX2_HVT)
  Input location: (160.264,94.6)
  Legal location: (161.48,94.6)
  Displacement:   1.216 um ( 0.73 row height)
Cell: ZBUF_73_inst_3540 (NBUFFX2_HVT)
  Input location: (169.992,72.864)
  Legal location: (170.904,72.864)
  Displacement:   0.912 um ( 0.55 row height)
Cell: PC/ZBUF_960_inst_3544 (NBUFFX2_HVT)
  Input location: (189.6,96.272)
  Legal location: (190.208,96.272)
  Displacement:   0.608 um ( 0.36 row height)
Cell: PC/U126 (AO22X1_RVT)
  Input location: (189.296,96.272)
  Legal location: (188.688,96.272)
  Displacement:   0.608 um ( 0.36 row height)
Cell: IRF/U849 (AO22X1_RVT)
  Input location: (147.192,174.856)
  Legal location: (147.8,174.856)
  Displacement:   0.608 um ( 0.36 row height)
Cell: PC/U109 (AO22X1_RVT)
  Input location: (185.04,96.272)
  Legal location: (184.432,96.272)
  Displacement:   0.608 um ( 0.36 row height)
Cell: IRF/U1830 (AO22X1_RVT)
  Input location: (145.672,174.856)
  Legal location: (145.064,174.856)
  Displacement:   0.608 um ( 0.36 row height)

Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.074833 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087891 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8163, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8162, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-04-25 09:57:24 / Session: 0.41 hr / Command: 0.07 hr / Memory: 1199 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0799 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.1993 seconds to load 7868 cell instances into cellmap
Moveable cells: 7868; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0128, cell height 1.6720, cell area 3.3655 for total 7868 placed and application fixed cells
Place-opt optimization Phase 67 Iter  1         0.00        0.00      0.00         0      30363.42  325419488.00        7870              0.41      1199

Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0      30363.42  325419488.00        7870              0.41      1199

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2025-04-25 09:57:27 / Session: 0.41 hr / Command: 0.07 hr / Memory: 1199 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0      30363.42  325419488.00        7870              0.41      1199
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937605874  63.655882009339  8.637329091022  0.781914240852  7.442028411238  3.181112149079
6.992250203112  4.646239834200  3.823702546828  3.871842096193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  20.024655709427  0.017886337894  4.045783344037  5.020642416976  6.345840529962
1.220116738357  5.967847620337  6.224305905363  0.238799515000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  68.187649844586  7.602773671473  3.894062264966  9.819936861759  1.487303387763
2.106393209047  9.078063650542  1.314288964746  8.805819728323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210066110127  71.836037154570  7.469572684380  8.788765107826  8.572573884759  1.334148935409
0.279263715989  8.236528674285  1.425386070940  6.766521999187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  38.833451395845  6.249917679173  2.738498839211  6.086770906504  8.868290894724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  27.150545424446  3.797514293137  0.705143068271  6.012830817343  3.718576293956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690264932  56.590157417031  0.438177470236  6.662372326730  8.833460049383  2.924316516216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631359359  5.213535407563  4.512012004123  71.584171253000  5.223045720728  1.353095838724  6.508100185577  3.718804783731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327646769  7.943493242169  3.877015711999  13.720599650820  2.628016011628  0.179873642141  1.696214830334  1.418391837515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433141463  7.138041352498  4.361330191019  10.230705398206  1.034939829268  5.295300907259  5.477205063008  6.963323703103
7.847093644926  7.027411334462  4.766944244282  6.505239865921  0.874802189647  3.823894401463  8.324531610419  3.421605155657  8.038173730247  9.639287477774  74.547804010485  0.503030491233  5.658014345567  2.147581572894  4.543830916565
9.212178632428  9.375058741410  6.708009337179  4.395098816078  1.239640852744  2.083411238318  1.156049079699  2.250260832464  6.239500641382  3.702212469387  41.174361931424  2.943693867741  5.278673966131  8.072365141465  7.879388778763
5.891811224322  3.510369607943  3.414109425317  4.844388438404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.305671904023  10.649550003284  5.098824917775  1.512058970128  7.396838420513  5.512125127835
1.398268111783  5.190997331759  6.408244584076  9.731622017389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630387880  81.841683230072  3.438328184334  0.373944550450  4.947848103928  1.736372439852
5.440544103621  0.661101272024  5.896554578052  6.530635924878  8.088207826857  2.536784759133  4.182635409027  9.263772609823  6.528340626142  5.386746581676  98.963391874740  2.242532094621  9.662837775706  1.856207898134  4.610327114723
1.210715819164  6.577674868724  2.210795843930  6.975620717273  8.711939211608  6.733806504886  8.234594724589  0.240933684843  9.499448971115  4.902068801492  77.124600010405  1.694936492654  7.689996204170  9.512037290006  7.443502909230
8.426814262416  5.883460717632  5.224824444685  4.567350787070  5.451168271601  2.888717343371  8.510993956270  8.373361785277  2.683894677263  7.652116196953  50.746929946656  2.626027837563  7.955267226136  9.931177097763  5.100787009625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179612442422  5.277311157309  1.040824619141  95.575961612866  9.383257053756  8.426718825858  4.450284725513  6.313559895213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829368310550  3.386714942869  2.542124153166  43.672162727011  2.333847675909  2.560424610998  5.851410064042  3.276423997943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943790289360  2.913670265871  5.902021020846  72.640871495117  7.460484692101  3.171951221421  9.815966440044  4.331470937138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641815702  7.411336157093  6.944247076650  85.067059210874  8.024823331987  8.944791138324  5.316140893421  6.051512878038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178639317937  5.058743105297  8.009330963439  83.657560781239  6.401554300147  4.112060681156  0.490732692250  2.608380946239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811221911351  0.369609637341  4.109427201484  76.554159245006  4.443315173316  3.169444645884  2.299668720116  7.950731267847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268118372519  0.997333443640  8.244586960973  49.990948094385  3.642609962600  7.617279787347  0.877679606393  2.667635378063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544100510066  1.101274717772  6.554570546653  38.104902588088  2.071297117034  7.847279634182  6.354037779263  7.726054536528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816053657  7.674860417414  0.795845424697  88.052836538711  9.395145621231  8.065726168234  5.947282390240  9.336804739499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269305588  3.460719325715  4.824446179456  05.352534505451  1.685745657386  7.173111018510  9.939509208373  3.617818072683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947717690  0.649322208564  1.017031843513  80.963850462695  8.260337478922  3.493510224350  2.162106683179  6.121480525277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075634812012  8.041234774374  2.653000422000  73.597467153318  3.380271077266  4.855459318848  4.837356054829  3.680161803386
7.149412424810  1.230531663368  0.762727013501  0.810717945256  0.747110998585  1.474364042327  6.467697943493  2.421693177015  5.119998998916  0.050820162507  86.480910979196  1.424446063707  1.303027018335  5.375190450943  7.909859902913
6.702642547162  0.209208466157  8.471495119906  7.457734147317  1.274721421981  5.920740044433  1.414637138041  3.524984661330  9.910198618938  2.798206003190  50.799673695623  4.075520514239  3.630762563367  4.031072647093  6.415113327411
3.361564768104  2.469766507499  5.659210876062  1.896473923894  4.014638324531  6.104193421605  1.556578038173  7.302479939287  2.777744186733  4.010485950000  67.851123058337  8.458607284515  8.728620143874  6.165694012178  6.390135675058
7.431046700269  3.398634397258  5.160781231800  8.527442183411  2.383181156049  0.796992250260  8.324646239500  6.413823002212  2.693871849489  1.931424194066  91.516203678996  4.664343119399  4.414333479322  4.787670691811  2.219179810369
6.096373416369  4.270014846548  1.384045008604  0.375020705316  9.766345884229  9.621220116795  0.775967847396  7.786224605671  7.040238796908  0.003284409589  02.016549912371  4.704212433862  7.205811112169  8.278396198268  1.183781490997
3.334436400404  5.867609733882  7.173894387524  9.669819099761  7.591487347087  7.632106393266  7.679078063326  9.831314588630  1.878805816111  3.230072243539  44.782138773267  0.507539084872  4.039967336316  1.398560240544  1.002166961101
2.747185898714  5.707466532895  6.248788080467  8.268572636784  7.591334182635  4.090279263772  6.098236528340  6.261425686746  3.816766528382  1.874740124950  83.885007062150  2.750096993231  1.981020210361  8.147276010715  8.167592877674
8.604182212952  8.456246977887  4.172738713196  2.116086833806  5.048868234594  7.245890240933  6.848439499448  9.711154202068  6.014924444537  0.010405069190  27.865335089219  7.044734659061  5.900743043546  6.092343226814  2.690011183460
7.193265226081  4.463794569517  4.870705453325  2.716012988717  3.433718510993  9.562708373361  7.852772683894  6.772637952116  9.969532706769  9.946656162309  31.214425355580  7.264394078101  3.977311700721  7.096297347515  9.474132200649
3.222093713274  0.310435137078  5.196662697083  7.308833524349  3.832924350216  2.169183179612  1.424225277311  1.567821340823  5.191416289663  1.612866838022  33.476356826031  3.251519597218  0.255812913593  5.952170154075  6.345186428041
2.347751814810  0.005220006334  6.031353310595  7.246508264485  5.773718848483  7.311254829368  0.105503386714  9.412422842123  0.531661099383  2.727011133081  39.698880960747  1.102910998444  3.640109876467  6.979479732421  6.938736455119
9.989997232208  8.202625077616  5.030179198390  1.411696378130  3.341418335537  5.155650943790  9.893602913670  2.642545902020  9.208464997847  1.495117046745  09.874549171274  7.217244460389  7.400120931414  6.371325213524  9.843679609910
1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564766944246  9.766505239565  9.210874102189  96.283844944014  6.386270996953  1.934992651556  5.780326537302  4.796358172777
7.441875404010  4.850500003533  1.795658337845  5.672147545872  8.944543874616  5.659212178639  0.179375058743  1.046708009339  8.634395098516  0.781239040852  06.958032112383  1.814594181192  9.922288908324  6.462330506413  8.237088422693
8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510369609  6.373414109427  0.014844388138  4.045006444037  82.747991969766  3.451878530223  2.201844950775  9.678419167786  2.243012017040
2.387977150003  2.845095897059  6.111512371470  1.287396892720  5.135512169827  8.351398268118  3.725190997333  4.436408244586  7.609731622717  3.894385364966  20.630835417591  4.876406118234  1.063619667679  0.780679469831  3.142842601878
8.058179283230  0.723435391226  2.700373267050  4.504947802403  9.281736316139  8.525440544100  2.100661101274  7.185896554570  7.466530635624  8.788088207826  17.266205647591  3.344852695692  2.792314726098  2.365229606261  4.253823763816
7.665291991874  7.402249505136  5.679662150275  7.061856261198  1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  92.308276865048  8.685371288847  8.902186336848  4.394930689711  1.549086986014
9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  92.669725973433  7.188135270164  7.083410617852  7.726874146772  6.376587469969
5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252547515947  4.176900649322  2.093711017031  0.435135811519  6.662695826730  10.875181293832  9.246538403761  1.831473121424  2.252719311567  8.210464535191
4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  5.120128041234  7.751812653000  5.220004177603  1.353318338724  97.522582655773  7.181410178913  2.548970680105  5.033803349412  4.225487530531
6.610900762727  0.112330810717  8.452560747110  9.985851474364  0.423276467697  9.434932421693  8.770155119998  9.997230050820  2.625075468503  0.179196142141  48.403629103341  4.186381616757  6.509114909893  6.029172902642  5.459086509208

Place-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  325419488
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  325419488     30363.42       7870        462        663
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  325419488     30363.42       7870

Place-opt command complete                CPU:   643 s (  0.18 hr )  ELAPSE:  1481 s (  0.41 hr )  MEM-PEAK:  1199 MB
Place-opt command statistics  CPU=177 sec (0.05 hr) ELAPSED=188 sec (0.05 hr) MEM-PEAK=1.171 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-04-25 09:57:31 / Session: 0.41 hr / Command: 0.07 hr / Memory: 1199 MB (FLW-8100)
1
Information: 3 out of 4 MSG-3549 messages were not printed due to limit 1  (MSG-3913)
check_pg_drcCommand check_pg_drc started  at Fri Apr 25 09:57:37 2025
Command check_pg_drc finished at Fri Apr 25 09:57:48 2025
CPU usage for check_pg_drc: 9.54 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 10.82 seconds ( 0.00 hours)
Total number of errors found: 1
   1 insufficient spacing on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 7868
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 119
Number of VDD Vias: 2548
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 119
Number of VSS Vias: 2829
Number of VSS Terminals: 12
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 1
  Number of floating I/O pads: 0
  Number of floating terminals: 4
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_missing_viasCheck net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> gui_show_error_data
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {109.078 11.056} -scale 0.0002
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {108.403 11.538} -scale 0.0299
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {107.775 11.717} -scale 0.0299
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
place_optInformation: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-04-25 09:58:43 / Session: 0.43 hr / Command: 0.00 hr / Memory: 1199 MB (FLW-8100)
Information: The command 'place_opt' cleared the undo history. (UNDO-016)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-04-25 09:58:45 / Session: 0.43 hr / Command: 0.00 hr / Memory: 1199 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-04-25 09:58:45 / Session: 0.43 hr / Command: 0.00 hr / Memory: 1199 MB (FLW-8100)
Running merge clock gates
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
merge_clock_gates already run, skip in place_opt.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario default
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 8163, of which 8161 non-clock nets
Number of nets with 0 toggle rate: 2143
Max toggle rate = 0.2, average toggle rate = 0.00168209
Max non-clock toggle rate = 0.0546282
eLpp weight range = (0, 118.9)
*** 49 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 8163
Amt power = 0.1
Non-default weight range: (0.9, 16.79)
Information: Automatic repeater spreading is enabled.
Restructuring in 26 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'default' for buffer aware analysis.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 160 sequential cells for slack balancing.
coarse place 9% done.
coarse place 18% done.
coarse place 27% done.
coarse place 36% done.
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.28193e+09
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
START_CMD: optimize_dft        CPU:    769 s ( 0.21 hr) ELAPSE:   1601 s ( 0.44 hr) MEM-PEAK:  1199 Mb Fri Apr 25 09:59:31 2025
END_CMD: optimize_dft          CPU:    769 s ( 0.21 hr) ELAPSE:   1601 s ( 0.44 hr) MEM-PEAK:  1199 Mb Fri Apr 25 09:59:31 2025
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-04-25 09:59:31 / Session: 0.44 hr / Command: 0.01 hr / Memory: 1199 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2025-04-25 09:59:31 / Session: 0.44 hr / Command: 0.01 hr / Memory: 1199 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-04-25 09:59:31 / Session: 0.44 hr / Command: 0.01 hr / Memory: 1199 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-04-25 09:59:31 / Session: 0.44 hr / Command: 0.01 hr / Memory: 1199 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.074952 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087946 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8163, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8162, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0788 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
Total 0.1708 seconds to load 7868 cell instances into cellmap, 7868 cells are off site row
Moveable cells: 7868; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0128, cell height 1.6720, cell area 3.3655 for total 7868 placed and application fixed cells
Information: Current block utilization is '0.68850', effective utilization is '0.68847'. (OPT-055)

    Scenario default  WNS = 1.985756, TNS = 96.307097, NVP = 98

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:26:44     1.986    96.307 30363.416     3.601    74.192       462       663         0     0.000      1199 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario default  WNS = 1.985756, TNS = 96.307097, NVP = 98

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:26:51     1.986    96.307 30363.416     3.601    74.192       462       663         0     0.000      1199 

min assign layer = M5
Corner Scaling is off, multiplier is 1.000000

    Scenario default  WNS = 1.985756, TNS = 96.307097, NVP = 98
    Scenario default  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:26:51     1.986    96.307 30363.416     3.601    74.192       462       663         0     0.000      1199     0.309

ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None-None, M1-M2, M3-M4, M5-M6, M7-M8, M9-MRDL
WINFO: 8162 None-None; 0 M1-M2; 0 M3-M4; 1 M5-M6; 0 M7-M8; 0 M9-MRDL; 1 Total
Information: Pin ms_riscv32_mp_clk_in is on clock network. Skipping. (OPT-067)
Information: Pin ms_riscv32_mp_clk_in is on clock network. Skipping. (OPT-067)
Found 54 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 (1579.546997)

Processing Buffer Trees  (ROI) ... 

    [6]  10% ...
    [12]  20% ...
    [18]  30% ...
    [24]  40% ...
    [30]  50% ...
    [36]  60% ...
    [42]  70% ...
    [48]  80% ...
    [54]  90% ...
    [54] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            9           28
  Inverters:            2            2
------------ ------------ ------------
      Total:           11           30
------------ ------------ ------------

Number of Drivers Sized: 33 [61.11%]

                      P: 33 [61.11%]
                      N: 0 [0.00%]

WINFO: 8181 None-None; 0 M1-M2; 0 M3-M4; 1 M5-M6; 0 M7-M8; 0 M9-MRDL; 1 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 3.22 sec ELAPSE 0 hr : 0 min : 3.57 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1227980 K / inuse 1032404 K
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.074952 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087946 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8182, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8181, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.319664, TNS = 8.105155, NVP = 39

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:26:56     0.320     8.105 30434.576     0.000     0.011       481       663         0     0.000      1199 


    Scenario default  WNS = 0.319664, TNS = 8.105155, NVP = 39

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:26:57     0.320     8.105 30434.576     0.000     0.011       481       663         0     0.000      1199 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-04-25 09:59:47 / Session: 0.45 hr / Command: 0.02 hr / Memory: 1199 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2025-04-25 09:59:47 / Session: 0.45 hr / Command: 0.02 hr / Memory: 1199 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-04-25 09:59:47 / Session: 0.45 hr / Command: 0.02 hr / Memory: 1199 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-04-25 09:59:47 / Session: 0.45 hr / Command: 0.02 hr / Memory: 1199 MB (FLW-8100)

Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.074952 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087946 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8182, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8181, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.320925, TNS = 8.100017, NVP = 39

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:26:59     0.321     8.100 30434.576     0.000     0.011       481       663         0     0.000      1199 

Running initial optimization step.
Place-opt command begin                   CPU:   720 s (  0.20 hr )  ELAPSE:  1619 s (  0.45 hr )  MEM-PEAK:  1199 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:   721 s (  0.20 hr )  ELAPSE:  1620 s (  0.45 hr )  MEM-PEAK:  1199 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.3209     8.1000     39        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.3209     8.1000   8.1000     39        -          -      -        0     0.0000        1  343330912
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.3209     8.1000   8.1000     39   0.0000     0.0000      0        0     0.0000        1  343330912     30434.58       7889        481        663
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.3209     8.1000   8.1000     39   0.0000     0.0000      0        0        1  343330912     30434.58       7889
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Place-opt initialization complete         CPU:   733 s (  0.20 hr )  ELAPSE:  1633 s (  0.45 hr )  MEM-PEAK:  1199 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
WARNING: Net ms_riscv32_mp_clk_in is a high-fanout net with 1598 sinks; skipping this net during optimization. 
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         8.10        8.10      0.00         1      30434.58  343330912.00        7889              0.45      1199

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0774 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.2002 seconds to load 7887 cell instances into cellmap, 7857 cells are off site row
Moveable cells: 7887; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0134, cell height 1.6720, cell area 3.3664 for total 7887 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         8.10        8.10      0.00         0      30434.58  343330912.00        7889              0.45      1199

Place-opt optimization Phase 17 Iter  1         8.10        8.10      0.00         0      30434.58  343330912.00        7889              0.45      1199
INFO: New Levelizer turned on
Place-opt optimization Phase 17 Iter  2         8.10        8.10      0.00         0      30434.58  343330912.00        7889              0.45      1199
Place-opt optimization Phase 17 Iter  3         8.10        8.10      0.00         0      30434.58  343330912.00        7889              0.45      1199

CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
Place-opt optimization Phase 18 Iter  1         8.10        8.10      0.00         0      30434.58  343330912.00        7889              0.46      1199
Place-opt optimization Phase 18 Iter  2         8.10        8.10      0.00         0      30433.56  343737056.00        7889              0.46      1199
Place-opt optimization Phase 18 Iter  3         8.10        8.10      0.00         0      30434.58  343850336.00        7889              0.46      1199
Place-opt optimization Phase 18 Iter  4         8.10        8.10      0.00         0      30434.58  343858496.00        7889              0.46      1199
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
Information: Skip APS_CLK_ISO_0/A, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: Skip MC/clk_in, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: There were 2 objects skipped by CCD due to the reason 'pin is not in the balance portion of the clock tree'. (CCD-002)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 18 Iter  5         8.10        8.10      0.00         0      30434.58  343858496.00        7889              0.46      1199
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 18 Iter  6         8.10        8.10      0.00         0      30615.78  344376640.00        7889              0.46      1199
Place-opt optimization Phase 18 Iter  7         8.10        8.10      0.00         0      30618.32  346357056.00        7889              0.46      1199
Place-opt optimization Phase 18 Iter  8         8.10        8.10      0.00         0      30617.81  346409184.00        7889              0.46      1199
Place-opt optimization Phase 18 Iter  9         8.10        8.10      0.00         0      30617.31  346452064.00        7889              0.46      1199
Place-opt optimization Phase 18 Iter 10         8.10        8.10      0.00         0      30618.58  346474720.00        7889              0.46      1199
Place-opt optimization Phase 18 Iter 11         8.10        8.10      0.00         0      30618.58  346474720.00        7889              0.46      1199
Place-opt optimization Phase 18 Iter 12         8.10        8.10      0.00         0      30618.58  346474720.00        7889              0.46      1199
Place-opt optimization Phase 18 Iter 13         8.10        8.10      0.00         0      30618.58  346474720.00        7889              0.46      1199
Place-opt optimization Phase 18 Iter 14         8.10        8.10      0.00         0      30618.58  346474720.00        7889              0.46      1199
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000
Information: Skip APS_CLK_ISO_0/A, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: Skip MC/clk_in, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: There were 2 objects skipped by CCD due to the reason 'pin is not in the balance portion of the clock tree'. (CCD-002)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 18 Iter 15         8.10        8.10      0.00         0      30618.58  346474720.00        7889              0.46      1199
Place-opt optimization Phase 18 Iter 16         8.10        8.10      0.00         0      30618.58  346474720.00        7889              0.46      1199
Place-opt optimization Phase 18 Iter 17         8.10        8.10      0.00         0      30618.58  346474720.00        7889              0.46      1199
Place-opt optimization Phase 18 Iter 18         8.10        8.10      0.00         0      30618.58  346474720.00        7889              0.46      1199
Place-opt optimization Phase 18 Iter 19         8.10        8.10      0.00         0      30618.58  346474720.00        7889              0.46      1199
Place-opt optimization Phase 18 Iter 20         8.10        8.10      0.00         0      30618.58  346474720.00        7889              0.46      1199

Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0      30618.58  346474720.00        7945              0.46      1199

Disable clock slack update for ideal clocks
Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0      30440.17  340017472.00        7876              0.47      1199
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0      30427.97  342846080.00        7876              0.47      1199
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0      30427.97  342846080.00        7876              0.47      1199
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0      30373.84  338161376.00        7876              0.47      1199
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)


Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0      30382.48  334065856.00        7876              0.47      1199


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-04-25 10:01:18 / Session: 0.47 hr / Command: 0.04 hr / Memory: 1199 MB (FLW-8100)

Place-opt optimization Phase 28 Iter  1         0.07        0.07      0.00         1      30382.48  334065856.00        7876              0.47      1199

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2025-04-25 10:01:18 / Session: 0.47 hr / Command: 0.04 hr / Memory: 1199 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-04-25 10:01:19 / Session: 0.47 hr / Command: 0.04 hr / Memory: 1199 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-04-25 10:01:19 / Session: 0.47 hr / Command: 0.04 hr / Memory: 1199 MB (FLW-8100)
Place-opt optimization Phase 32 Iter  1         0.07        0.07      0.00         0      30382.48  334065856.00        7876              0.47      1199
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0802 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 7874 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8148 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Read DB] Total (MB): Used   39  Alloctr   40  Proc 8148 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   40  Alloctr   41  Proc 8148 
Net statistics:
Total number of nets     = 8218
Number of nets to route  = 8205
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
13 nets are fully connected,
 of which 13 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 8205, Total Half Perimeter Wire Length (HPWL) 201074 microns
HPWL   0 ~   50 microns: Net Count     7193     Total HPWL        84720 microns
HPWL  50 ~  100 microns: Net Count      491     Total HPWL        35888 microns
HPWL 100 ~  200 microns: Net Count      462     Total HPWL        66491 microns
HPWL 200 ~  300 microns: Net Count       57     Total HPWL        13100 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        2     Total HPWL          875 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   45  Alloctr   46  Proc 8148 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.88     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   48  Alloctr   49  Proc 8148 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   48  Alloctr   49  Proc 8148 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   48  Alloctr   49  Proc 8148 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  152  Alloctr  153  Proc 8148 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:04 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:04 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Initial Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Initial Routing] Total (MB): Used  158  Alloctr  159  Proc 8148 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1618 Max = 4 GRCs =  3062 (8.16%)
Initial. H routing: Overflow =  1308 Max = 4 (GRCs =  3) GRCs =  2616 (13.94%)
Initial. V routing: Overflow =   309 Max = 4 (GRCs =  1) GRCs =   446 (2.38%)
Initial. M1         Overflow =   122 Max = 2 (GRCs =  2) GRCs =   123 (0.66%)
Initial. M2         Overflow =   285 Max = 4 (GRCs =  1) GRCs =   418 (2.23%)
Initial. M3         Overflow =  1139 Max = 4 (GRCs =  3) GRCs =  2432 (12.96%)
Initial. M4         Overflow =    19 Max = 1 (GRCs = 24) GRCs =    24 (0.13%)
Initial. M5         Overflow =    43 Max = 2 (GRCs =  1) GRCs =    47 (0.25%)
Initial. M6         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.02%)
Initial. M7         Overflow =     2 Max = 1 (GRCs =  7) GRCs =     7 (0.04%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.04%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    12 Max =  2 GRCs =    32 (1.09%)
Initial. H routing: Overflow =     6 Max =  2 (GRCs =  3) GRCs =    22 (1.50%)
Initial. V routing: Overflow =     5 Max =  2 (GRCs =  1) GRCs =    10 (0.68%)
Initial. M1         Overflow =     1 Max =  2 (GRCs =  1) GRCs =     1 (0.07%)
Initial. M2         Overflow =     4 Max =  2 (GRCs =  1) GRCs =     4 (0.27%)
Initial. M3         Overflow =     3 Max =  2 (GRCs =  2) GRCs =     4 (0.27%)
Initial. M4         Overflow =     1 Max =  1 (GRCs =  6) GRCs =     6 (0.41%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  5) GRCs =     5 (0.34%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  1 (GRCs =  5) GRCs =     5 (0.34%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  1 (GRCs =  7) GRCs =     7 (0.48%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 229609.33
Initial. Layer M1 wire length = 3210.87
Initial. Layer M2 wire length = 76855.84
Initial. Layer M3 wire length = 69892.16
Initial. Layer M4 wire length = 31609.06
Initial. Layer M5 wire length = 30366.84
Initial. Layer M6 wire length = 7194.40
Initial. Layer M7 wire length = 8486.21
Initial. Layer M8 wire length = 455.16
Initial. Layer M9 wire length = 1538.80
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 68318
Initial. Via VIA12SQ_C count = 31510
Initial. Via VIA23SQ_C count = 26839
Initial. Via VIA34SQ_C count = 4673
Initial. Via VIA45SQ_C count = 3545
Initial. Via VIA56SQ_C count = 877
Initial. Via VIA67SQ_C count = 706
Initial. Via VIA78SQ_C count = 95
Initial. Via VIA89_C count = 73
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 10:01:28 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:04 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:05 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  159  Alloctr  160  Proc 8148 
phase1. Routing result:
phase1. Both Dirs: Overflow =   139 Max = 2 GRCs =   143 (0.38%)
phase1. H routing: Overflow =   139 Max = 2 (GRCs =  2) GRCs =   142 (0.76%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M1         Overflow =   100 Max = 2 (GRCs =  1) GRCs =   104 (0.55%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M3         Overflow =    38 Max = 2 (GRCs =  1) GRCs =    37 (0.20%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 238325.74
phase1. Layer M1 wire length = 5287.67
phase1. Layer M2 wire length = 78465.27
phase1. Layer M3 wire length = 64720.49
phase1. Layer M4 wire length = 36386.58
phase1. Layer M5 wire length = 31851.03
phase1. Layer M6 wire length = 9215.87
phase1. Layer M7 wire length = 9865.18
phase1. Layer M8 wire length = 899.04
phase1. Layer M9 wire length = 1634.61
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 71697
phase1. Via VIA12SQ_C count = 32584
phase1. Via VIA23SQ_C count = 26406
phase1. Via VIA34SQ_C count = 5947
phase1. Via VIA45SQ_C count = 4348
phase1. Via VIA56SQ_C count = 1238
phase1. Via VIA67SQ_C count = 958
phase1. Via VIA78SQ_C count = 131
phase1. Via VIA89_C count = 85
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:12 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Whole Chip Routing] Stage (MB): Used  119  Alloctr  119  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  159  Alloctr  160  Proc 8148 

Congestion utilization per direction:
Average vertical track utilization   = 29.90 %
Peak    vertical track utilization   = 95.24 %
Average horizontal track utilization = 34.69 %
Peak    horizontal track utilization = 150.00 %

[End of Global Routing] Elapsed real time: 0:00:12 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Global Routing] Stage (MB): Used  116  Alloctr  116  Proc    0 
[End of Global Routing] Total (MB): Used  156  Alloctr  157  Proc 8148 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -38  Alloctr  -39  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8148 
Using per-layer congestion maps for congestion reduction.
Information: 47.13% of design has horizontal routing density above target_routing_density of 0.80.
Information: 8.82% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.80. Using a value of 0.82 instead. (PLACE-029)
Information: Reducing cell density for 36.3% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.69 to 0.71. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8169, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8168, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
****** eLpp weights (with caps)
Number of nets: 8169, of which 8167 non-clock nets
Number of nets with 0 toggle rate: 2154
Max toggle rate = 0.2, average toggle rate = 0.00168642
Max non-clock toggle rate = 0.0546282
eLpp weight range = (0, 69.5207)
*** 49 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 8169
Amt power = 0.1
Non-default weight range: (0.9, 11.8521)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.95525e+09
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0:35 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0722 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
Total 0.1975 seconds to load 7874 cell instances into cellmap, 7874 cells are off site row
Moveable cells: 7874; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0128, cell height 1.6720, cell area 3.3653 for total 7874 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 124 total shapes.
Layer M2: cached 27 shapes out of 27 total shapes.
Cached 1967 vias out of 5377 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0739 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 150 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         7874        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7874
number of references:               150
number of site rows:                123
number of locations attempted:   216033
number of locations failed:       30024  (13.9%)

Legality of references at locations:
117 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2537      41829      5596 ( 13.4%)      23200      4459 ( 19.2%)  AO22X1_RVT
   873      15069      2280 ( 15.1%)       8168      1474 ( 18.0%)  DFFARX1_HVT
   458       8148      1139 ( 14.0%)       4906       765 ( 15.6%)  DFFX1_HVT
   214       3896       562 ( 14.4%)       1856       448 ( 24.1%)  NOR4X1_RVT
   376       6920       557 (  8.0%)       3576       413 ( 11.5%)  NAND2X0_RVT
   216       4256       511 ( 12.0%)       2568       448 ( 17.4%)  NAND3X0_RVT
   350       6764       424 (  6.3%)       3668       301 (  8.2%)  INVX0_HVT
   241       4117       387 (  9.4%)       1965       275 ( 14.0%)  AND2X1_RVT
   119       2264       357 ( 15.8%)       1492       285 ( 19.1%)  DFFARX1_RVT
    92       1767       314 ( 17.8%)        952       273 ( 28.7%)  AO222X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        10 ( 62.5%)         16         8 ( 50.0%)  NOR4X1_LVT
     2         40        15 ( 37.5%)         24        12 ( 50.0%)  AOI21X1_RVT
     2         48        17 ( 35.4%)         40        17 ( 42.5%)  OA21X1_LVT
     1         16         4 ( 25.0%)          8         5 ( 62.5%)  NOR3X0_HVT
     5         96        25 ( 26.0%)         40        23 ( 57.5%)  AO222X1_LVT
     1         24         8 ( 33.3%)         24         8 ( 33.3%)  NOR2X2_HVT
     2         32        10 ( 31.2%)         24         8 ( 33.3%)  NOR4X1_HVT
     2         56        19 ( 33.9%)         48        14 ( 29.2%)  NOR3X1_HVT
     1         16         6 ( 37.5%)         16         3 ( 18.8%)  NAND3X4_HVT
     7        136        33 ( 24.3%)        104        32 ( 30.8%)  AO22X1_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7874 (104266 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.524 um ( 0.31 row height)
rms weighted cell displacement:   0.524 um ( 0.31 row height)
max cell displacement:            2.418 um ( 1.45 row height)
avg cell displacement:            0.460 um ( 0.28 row height)
avg weighted cell displacement:   0.460 um ( 0.28 row height)
number of cells moved:             7874
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: IRF/U182 (INVX4_RVT)
  Input location: (21.9402,160.554)
  Legal location: (21.944,158.136)
  Displacement:   2.418 um ( 1.45 row height)
Cell: IRF/U2833 (AO22X1_RVT)
  Input location: (171.421,172.426)
  Legal location: (169.384,171.512)
  Displacement:   2.233 um ( 1.34 row height)
Cell: IRF/U3216 (AO22X1_RVT)
  Input location: (18.4092,128.109)
  Legal location: (18.296,129.712)
  Displacement:   1.607 um ( 0.96 row height)
Cell: IRF/U87 (INVX2_RVT)
  Input location: (210.763,149.07)
  Legal location: (211.944,148.104)
  Displacement:   1.526 um ( 0.91 row height)
Cell: PC/U166 (AO22X1_RVT)
  Input location: (180.848,91.956)
  Legal location: (179.568,91.256)
  Displacement:   1.459 um ( 0.87 row height)
Cell: IRF/U481 (INVX4_HVT)
  Input location: (166.632,190.253)
  Legal location: (166.04,191.576)
  Displacement:   1.449 um ( 0.87 row height)
Cell: CSRF/MC/U634 (AND3X1_LVT)
  Input location: (177.927,32.5376)
  Legal location: (176.528,32.736)
  Displacement:   1.413 um ( 0.84 row height)
Cell: IRF/U3260 (AO22X1_RVT)
  Input location: (24.5771,161.199)
  Legal location: (24.528,159.808)
  Displacement:   1.392 um ( 0.83 row height)
Cell: PC/U195 (AO22X1_RVT)
  Input location: (162.255,83.7339)
  Legal location: (161.176,82.896)
  Displacement:   1.366 um ( 0.82 row height)
Cell: PC/U106 (INVX0_HVT)
  Input location: (186.916,90.8699)
  Legal location: (186.56,89.584)
  Displacement:   1.334 um ( 0.80 row height)

Completed Legalization, Elapsed time =   0: 0: 5 
Moved 7874 out of 7876 cells, ratio = 0.999746
Total displacement = 4329.243164(um)
Max displacement = 2.951000(um), IRF/U2833 (172.940903, 172.426102, 6) => (170.904007, 173.184006, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.15(um)
  0 ~  20% cells displacement <=      0.26(um)
  0 ~  30% cells displacement <=      0.35(um)
  0 ~  40% cells displacement <=      0.44(um)
  0 ~  50% cells displacement <=      0.53(um)
  0 ~  60% cells displacement <=      0.62(um)
  0 ~  70% cells displacement <=      0.72(um)
  0 ~  80% cells displacement <=      0.81(um)
  0 ~  90% cells displacement <=      0.94(um)
  0 ~ 100% cells displacement <=      2.95(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.074833 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087891 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8169, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8168, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-04-25 10:02:03 / Session: 0.49 hr / Command: 0.06 hr / Memory: 1199 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2025-04-25 10:02:03 / Session: 0.49 hr / Command: 0.06 hr / Memory: 1199 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-04-25 10:02:03 / Session: 0.49 hr / Command: 0.06 hr / Memory: 1199 MB (FLW-8100)

Place-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0      30382.48  334065856.00        7876              0.49      1199
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.074833 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087891 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8169, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8168, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-04-25 10:02:06 / Session: 0.49 hr / Command: 0.06 hr / Memory: 1199 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
WARNING: Net ms_riscv32_mp_clk_in is a high-fanout net with 1598 sinks; skipping this net during optimization. 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0556 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.1607 seconds to load 7874 cell instances into cellmap
Moveable cells: 7874; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0128, cell height 1.6720, cell area 3.3653 for total 7874 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0701 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.1995 seconds to load 7874 cell instances into cellmap
Moveable cells: 7874; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0128, cell height 1.6720, cell area 3.3653 for total 7874 placed and application fixed cells
Place-opt optimization Phase 39 Iter  1         0.00        0.00      0.00        13      30382.48  334065856.00        7876              0.49      1199
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00        13      30382.48  334065856.00        7876              0.49      1199
Corner Scaling is off, multiplier is 1.000000
Note - message 'OPT-067' limit (10) exceeded. Remainder will be suppressed.
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 40 Iter  2         0.00        0.00      0.00        13      30382.48  334065856.00        7876              0.49      1199
Place-opt optimization Phase 40 Iter  3         0.00        0.00      0.00         4      30411.20  333774176.00        7876              0.49      1199
Place-opt optimization Phase 40 Iter  4         0.00        0.00      0.00         4      30411.20  333774176.00        7876              0.49      1199

CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199
Place-opt optimization Phase 41 Iter  4         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter  5         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199
Place-opt optimization Phase 41 Iter  6         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199
Place-opt optimization Phase 41 Iter  7         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199
Place-opt optimization Phase 41 Iter  8         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 41 Iter  9         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199
Place-opt optimization Phase 41 Iter 10         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter 11         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199
Place-opt optimization Phase 41 Iter 12         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199
Place-opt optimization Phase 41 Iter 13         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199
Place-opt optimization Phase 41 Iter 14         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199
Place-opt optimization Phase 41 Iter 15         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199
Place-opt optimization Phase 41 Iter 16         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199
Place-opt optimization Phase 41 Iter 17         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199

Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         3      30411.20  333774176.00        7887              0.49      1199

CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         3      30406.11  324896192.00        7887              0.49      1199
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 43 Iter  2         0.00        0.00      0.00         3      30406.11  324896192.00        7887              0.49      1199
Place-opt optimization Phase 43 Iter  3         0.00        0.00      0.00         3      30406.11  324896192.00        7887              0.49      1199
Place-opt optimization Phase 43 Iter  4         0.00        0.00      0.00         3      30406.11  324896192.00        7887              0.49      1199

Disable clock slack update for ideal clocks
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         3      30406.11  324896192.00        7887              0.49      1199
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         3      30406.11  324896192.00        7887              0.49      1199
CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0             8179             8179           0
M5                          991.9         38.9                1                1           0
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         3      30406.11  324896192.00        7887              0.50      1199

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         3      30345.12  324408128.00        7860              0.50      1199
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         3      30345.62  322702720.00        7860              0.50      1199
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.05770064 cumPct:    29.64 estdown: 0.13696527 cumUp:  724 numDown: 4839 status= valid
Knee-Processing :  cumEst: 0.17638725 cumPct:    90.61 estdown: 0.01827863 cumUp: 4207 numDown: 1356 status= valid
Knee-Processing :  cumEst: 0.19466588 cumPct:   100.00 estdown: 0.00000000 cumUp: 6034 numDown:    0 status= valid

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         3      30338.76  320591680.00        7860              0.50      1199
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         3      30338.76  320591680.00        7860              0.50      1199

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         3      30338.76  320591680.00        7860              0.50      1199

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-04-25 10:03:06 / Session: 0.50 hr / Command: 0.07 hr / Memory: 1199 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-04-25 10:03:06 / Session: 0.50 hr / Command: 0.07 hr / Memory: 1199 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    895 s ( 0.25 hr) ELAPSE :   1816 s ( 0.50 hr) MEM-PEAK :  1199 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    895 s ( 0.25 hr) ELAPSE :   1816 s ( 0.50 hr) MEM-PEAK :  1199 Mb
Place-opt optimization Phase 54 Iter  1         0.00        0.00      0.00         3      30338.76  320591680.00        7860              0.50      1199
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 124 total shapes.
Layer M2: cached 27 shapes out of 27 total shapes.
Cached 1967 vias out of 5377 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0819 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 145 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         7858        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7858
number of references:               145
number of site rows:                123
number of locations attempted:   183414
number of locations failed:       23462  (12.8%)

Legality of references at locations:
116 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2537      36525      4717 ( 12.9%)      19880      3078 ( 15.5%)  AO22X1_RVT
   884      13174      1977 ( 15.0%)       7064      1185 ( 16.8%)  DFFARX1_HVT
   459       7009       983 ( 14.0%)       4343       628 ( 14.5%)  DFFX1_HVT
   378       5792       468 (  8.1%)       3016       316 ( 10.5%)  NAND2X0_RVT
   214       3384       471 ( 13.9%)       1496       281 ( 18.8%)  NOR4X1_RVT
   217       3456       416 ( 12.0%)       2192       308 ( 14.1%)  NAND3X0_RVT
   354       5339       299 (  5.6%)       3228       216 (  6.7%)  INVX0_HVT
   108       1712       288 ( 16.8%)       1132       203 ( 17.9%)  DFFARX1_RVT
   241       3485       321 (  9.2%)       1589       170 ( 10.7%)  AND2X1_RVT
   119       1871       265 ( 14.2%)       1031       178 ( 17.3%)  OA21X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        10 ( 62.5%)         16         8 ( 50.0%)  NOR4X1_LVT
     2         32        13 ( 40.6%)         16         7 ( 43.8%)  NOR4X1_HVT
     2         32        13 ( 40.6%)         32        12 ( 37.5%)  NOR3X1_HVT
     2         32        13 ( 40.6%)         32        12 ( 37.5%)  OA222X2_RVT
     2         32        12 ( 37.5%)         16         6 ( 37.5%)  OA21X1_LVT
     5         80        21 ( 26.2%)          8         7 ( 87.5%)  AO222X1_LVT
     1         16         6 ( 37.5%)         16         4 ( 25.0%)  HADDX1_LVT
     2         32         7 ( 21.9%)         16         7 ( 43.8%)  AOI21X1_RVT
     1         16         6 ( 37.5%)         16         3 ( 18.8%)  NAND3X4_HVT
     1         16         4 ( 25.0%)          0         0 (  0.0%)  NOR2X4_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7858 (104094 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.027 um ( 0.02 row height)
rms weighted cell displacement:   0.027 um ( 0.02 row height)
max cell displacement:            1.672 um ( 1.00 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:               24
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ZBUF_105_inst_4482 (NBUFFX2_HVT)
  Input location: (158.288,76.208)
  Legal location: (158.288,74.536)
  Displacement:   1.672 um ( 1.00 row height)
Cell: CSRF/CDMU/U214 (AO222X2_RVT)
  Input location: (123.936,46.112)
  Legal location: (124.696,46.112)
  Displacement:   0.760 um ( 0.45 row height)
Cell: PC/U174 (AO22X1_RVT)
  Input location: (163.456,92.928)
  Legal location: (164.064,92.928)
  Displacement:   0.608 um ( 0.36 row height)
Cell: CSRF/CDMU/ZBUF_118_inst_4475 (NBUFFX2_HVT)
  Input location: (103.416,24.376)
  Legal location: (104.024,24.376)
  Displacement:   0.608 um ( 0.36 row height)
Cell: IRF/U48 (INVX16_HVT)
  Input location: (205.104,123.024)
  Legal location: (205.712,123.024)
  Displacement:   0.608 um ( 0.36 row height)
Cell: IRF/U489 (INVX8_HVT)
  Input location: (53.56,204.952)
  Legal location: (53.104,204.952)
  Displacement:   0.456 um ( 0.27 row height)
Cell: CSRF/CDMU/U254 (INVX0_HVT)
  Input location: (126.368,46.112)
  Legal location: (126.824,46.112)
  Displacement:   0.456 um ( 0.27 row height)
Cell: IRF/reg_file_reg[11][2] (DFFARX1_HVT)
  Input location: (201.912,123.024)
  Legal location: (201.456,123.024)
  Displacement:   0.456 um ( 0.27 row height)
Cell: REG2/iadder_out_reg_out_reg[11] (DFFX1_HVT)
  Input location: (159.352,92.928)
  Legal location: (158.896,92.928)
  Displacement:   0.456 um ( 0.27 row height)
Cell: IRF/HFSBUF_1392_618 (NBUFFX8_HVT)
  Input location: (84.72,107.976)
  Legal location: (85.176,107.976)
  Displacement:   0.456 um ( 0.27 row height)

Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.074833 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087891 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8153, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8152, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-04-25 10:03:13 / Session: 0.51 hr / Command: 0.08 hr / Memory: 1199 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-04-25 10:03:13 / Session: 0.51 hr / Command: 0.08 hr / Memory: 1199 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0789 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.2031 seconds to load 7858 cell instances into cellmap
Moveable cells: 7858; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0135, cell height 1.6720, cell area 3.3666 for total 7858 placed and application fixed cells
Place-opt optimization Phase 58 Iter  1         0.04        0.04      0.00        13      30338.76  320591680.00        7860              0.51      1199
CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0             8152             8152           0
M5                          991.9         38.9                1                1           0
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 59 Iter  1         0.04        0.04      0.00        13      30338.76  320591680.00        7860              0.51      1199
INFO: New Levelizer turned on
Place-opt optimization Phase 59 Iter  2         0.04        0.04      0.00        13      30338.76  320591680.00        7860              0.51      1199
Place-opt optimization Phase 59 Iter  3         0.04        0.04      0.00        11      30338.76  321021856.00        7860              0.51      1199
Place-opt optimization Phase 59 Iter  4         0.04        0.04      0.00        11      30338.76  321021856.00        7860              0.51      1199
Place-opt optimization Phase 59 Iter  5         0.04        0.04      0.00         4      30343.85  320729120.00        7860              0.51      1199

CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
Place-opt optimization Phase 60 Iter  1         0.04        0.04      0.00         3      30343.85  320729120.00        7860              0.51      1199
Place-opt optimization Phase 60 Iter  2         0.04        0.04      0.00         3      30343.85  320729120.00        7860              0.51      1199
Place-opt optimization Phase 60 Iter  3         0.04        0.04      0.00         3      30343.85  320729120.00        7860              0.51      1199
Place-opt optimization Phase 60 Iter  4         0.04        0.04      0.00         3      30343.85  320729120.00        7860              0.51      1199
Place-opt optimization Phase 60 Iter  5         0.04        0.04      0.00         3      30343.85  321105024.00        7860              0.51      1199
Place-opt optimization Phase 60 Iter  6         0.04        0.04      0.00         3      30343.85  321105024.00        7860              0.51      1199
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 60 Iter  7         0.04        0.04      0.00         3      30343.85  321105024.00        7860              0.51      1199
Place-opt optimization Phase 60 Iter  8         0.04        0.04      0.00         3      30343.85  321105024.00        7860              0.51      1199

Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         3      30343.85  321105024.00        7860              0.51      1199

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         3      30338.76  321072160.00        7859              0.51      1199
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 62 Iter  2         0.00        0.00      0.00         3      30338.76  321072160.00        7859              0.51      1199
Place-opt optimization Phase 62 Iter  3         0.00        0.00      0.00         0      30351.47  321127968.00        7859              0.51      1199
Place-opt optimization Phase 62 Iter  4         0.00        0.00      0.00         0      30351.47  321127968.00        7859              0.51      1199

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-04-25 10:03:28 / Session: 0.51 hr / Command: 0.08 hr / Memory: 1199 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-04-25 10:03:28 / Session: 0.51 hr / Command: 0.08 hr / Memory: 1199 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    915 s ( 0.25 hr) ELAPSE :   1837 s ( 0.51 hr) MEM-PEAK :  1199 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    915 s ( 0.25 hr) ELAPSE :   1837 s ( 0.51 hr) MEM-PEAK :  1199 Mb
Place-opt optimization Phase 65 Iter  1         0.00        0.00      0.00         0      30351.47  321127968.00        7864              0.51      1199
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 124 total shapes.
Layer M2: cached 27 shapes out of 27 total shapes.
Cached 1967 vias out of 5377 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0795 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 147 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         7862        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7862
number of references:               147
number of site rows:                123
number of locations attempted:   183434
number of locations failed:       23416  (12.8%)

Legality of references at locations:
116 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2537      36493      4713 ( 12.9%)      19840      3070 ( 15.5%)  AO22X1_RVT
   884      13158      1980 ( 15.0%)       7076      1180 ( 16.7%)  DFFARX1_HVT
   459       7009       983 ( 14.0%)       4327       617 ( 14.3%)  DFFX1_HVT
   378       5792       465 (  8.0%)       3016       311 ( 10.3%)  NAND2X0_RVT
   214       3368       470 ( 14.0%)       1496       288 ( 19.3%)  NOR4X1_RVT
   217       3464       415 ( 12.0%)       2192       306 ( 14.0%)  NAND3X0_RVT
   354       5355       299 (  5.6%)       3236       216 (  6.7%)  INVX0_HVT
   241       3485       321 (  9.2%)       1589       170 ( 10.7%)  AND2X1_RVT
   108       1712       285 ( 16.6%)       1132       199 ( 17.6%)  DFFARX1_RVT
   119       1871       280 ( 15.0%)       1055       195 ( 18.5%)  OA21X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         32        13 ( 40.6%)         16         7 ( 43.8%)  NOR4X1_HVT
     2         32        13 ( 40.6%)         32        12 ( 37.5%)  OA222X2_RVT
     2         32        13 ( 40.6%)         32        12 ( 37.5%)  NOR3X1_HVT
     2         32        12 ( 37.5%)         16         6 ( 37.5%)  OA21X1_LVT
     1         16         6 ( 37.5%)         16         5 ( 31.2%)  NOR4X1_LVT
     5         80        21 ( 26.2%)          8         7 ( 87.5%)  AO222X1_LVT
     1         16         6 ( 37.5%)         16         4 ( 25.0%)  HADDX1_LVT
     2         32         7 ( 21.9%)         16         7 ( 43.8%)  AOI21X1_RVT
     1         16         6 ( 37.5%)         16         3 ( 18.8%)  NAND3X4_HVT
     1         16         4 ( 25.0%)          0         0 (  0.0%)  NOR2X4_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7862 (104144 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.031 um ( 0.02 row height)
rms weighted cell displacement:   0.031 um ( 0.02 row height)
max cell displacement:            1.699 um ( 1.02 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:               23
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: LU/ZBUF_20_inst_4487 (NBUFFX2_HVT)
  Input location: (97.944,82.896)
  Legal location: (98.248,81.224)
  Displacement:   1.699 um ( 1.02 row height)
Cell: IRF/ZBUF_77_inst_4490 (NBUFFX2_HVT)
  Input location: (150.08,214.984)
  Legal location: (149.168,214.984)
  Displacement:   0.912 um ( 0.55 row height)
Cell: imm_adder/U43 (FADDX1_RVT)
  Input location: (99.464,82.896)
  Legal location: (98.704,82.896)
  Displacement:   0.760 um ( 0.45 row height)
Cell: IRF/ZBUF_2_inst_4489 (NBUFFX2_HVT)
  Input location: (150.232,209.968)
  Legal location: (150.992,209.968)
  Displacement:   0.760 um ( 0.45 row height)
Cell: IRF/U891 (AO22X1_RVT)
  Input location: (114.512,189.904)
  Legal location: (113.752,189.904)
  Displacement:   0.760 um ( 0.45 row height)
Cell: IRF/U902 (AO22X1_RVT)
  Input location: (112.992,189.904)
  Legal location: (112.232,189.904)
  Displacement:   0.760 um ( 0.45 row height)
Cell: IRF/U3060 (AO22X1_RVT)
  Input location: (151.448,209.968)
  Legal location: (152.208,209.968)
  Displacement:   0.760 um ( 0.45 row height)
Cell: imm_adder/U44 (FADDX1_RVT)
  Input location: (96.12,81.224)
  Legal location: (95.36,81.224)
  Displacement:   0.760 um ( 0.45 row height)
Cell: WBMUX/U26 (AO22X1_RVT)
  Input location: (97.792,82.896)
  Legal location: (97.184,82.896)
  Displacement:   0.608 um ( 0.36 row height)
Cell: IRF/U2901 (AO22X1_RVT)
  Input location: (149.928,209.968)
  Legal location: (149.472,209.968)
  Displacement:   0.456 um ( 0.27 row height)

Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063760 ohm/um, via_r = 0.465159 ohm/cut, c = 0.074833 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087891 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8157, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8156, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-04-25 10:03:37 / Session: 0.51 hr / Command: 0.08 hr / Memory: 1199 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0841 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.1989 seconds to load 7862 cell instances into cellmap
Moveable cells: 7862; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0135, cell height 1.6720, cell area 3.3665 for total 7862 placed and application fixed cells
Place-opt optimization Phase 67 Iter  1         0.00        0.00      0.00         0      30351.47  321127968.00        7864              0.51      1199

Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0      30351.47  321127968.00        7864              0.51      1199

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2025-04-25 10:03:38 / Session: 0.51 hr / Command: 0.08 hr / Memory: 1199 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0      30351.47  321127968.00        7864              0.51      1199
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  63.587646809339  8.637321339118  0.781916640852  7.442029611238  3.181112349079
6.992250292824  4.646239310643  3.823702022261  3.871843196193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351136960  20.606405309427  0.017887735745  4.045784344037  5.020643416976  6.345840529962
1.220116727069  5.967847106770  6.224305481706  0.238790615000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  7.835139826811  8.372519199733  68.769499444586  7.602774079324  3.894063264966  9.819937861759  1.487303387763
2.106393298759  9.078063136985  1.314288440189  8.805810828323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210066210127  71.418887754570  7.469573082231  8.788766107826  8.572574884759  1.334148935409
0.279263704691  8.236528150628  1.425386556383  6.766522099187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657867486  38.415201995845  6.249918077024  2.738499839211  6.086771906504  8.868290894724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588446071  27.802696824446  3.797528107094  0.705145668271  6.012831417343  3.718576293956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690164932  56.094458217031  0.438179827206  6.662372426730  8.833460149383  2.924316516216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631359359  5.213535407563  4.512012904123  71.935410653000  5.223046863478  1.353095938724  6.508100285577  3.718804783731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327646769  7.943493242169  3.877015611999  13.171838050820  2.628017154378  0.179873742141  1.696214930334  1.418391837515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433141463  7.138041352498  4.361330091019  19.903589398206  1.034939100418  5.295300007259  5.477205163008  6.963323703103
7.847093644578  7.027411333575  4.766944243395  6.505239865921  0.874802189647  3.823894401463  8.324531610419  3.421605155657  8.038173730247  9.639287377774  74.271989610485  0.503031770725  5.658014445567  2.147581672894  4.543830916565
9.212178632070  9.375058740523  6.708009336282  4.395098816078  1.239640852744  2.083411238318  1.156049079699  2.250260832464  6.239500641382  3.702212369387  41.808446531424  2.943694146233  5.278673066131  8.072365241465  7.879388778763
5.891811224974  3.510369606056  3.414109424420  4.844388438404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.305671804023  10.373635603284  5.098825296267  1.512058070128  7.396838520513  5.512125127835
1.398268111335  5.190997330862  6.408244583189  9.731622017389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630287880  81.575768830072  3.438329463826  0.373944650450  4.947848203928  1.736372439852
5.440544103273  0.661101271137  5.896554577165  6.530635924878  8.088207826857  2.536784759133  4.182635409027  9.263772609823  6.528340626142  5.386746481676  98.697476474740  2.242533373113  9.662837875706  1.856207998134  4.610327114723
1.210715819716  6.577674867837  2.210795842043  6.975620717273  8.711939211608  6.733806504886  8.234594724589  0.240933684843  9.499448971115  4.902068701492  77.858785610405  1.694937771146  7.689996304170  9.512037390006  7.443502909230
8.426814262068  5.883460716745  5.224824443798  4.567350787070  5.451168271601  2.888717343371  8.510993956270  8.373361785277  2.683894677263  7.652116096953  50.470004546656  2.626028116055  7.955267326136  9.931177197763  5.100787009625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179612242422  5.277311158906  1.040824719141  95.209046212866  9.383258332248  8.426718925858  4.450284825513  6.313559895213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829368110550  3.386714943466  2.542124253166  43.306247327011  2.333848954491  2.560424710998  5.851410164042  3.276423997943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943790089360  2.913670266478  5.902021120846  72.374956095117  7.460485971693  3.171951321421  9.815966540044  4.331470937138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641615702  7.411336158690  6.944247176650  85.791134810874  8.024824610479  8.944791238324  5.316140993421  6.051512878038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178639117937  5.058743106894  8.009330063439  83.381645381239  6.401555689639  4.112060781156  0.490732792250  2.608380946239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811221911351  0.369609637341  4.109427401484  76.158791645006  4.443316139136  3.169444045884  2.299668120116  7.950731267847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268118372519  0.997333443640  8.244586160973  49.594580494385  3.642600928420  7.617279187347  0.877679006393  2.667635378063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544100510066  1.101274714078  6.554571746653  38.735857988088  2.071208183669  7.847279034182  6.354037179263  7.726054536528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816053657  7.674860414710  0.795846624697  88.683781938711  9.395156697866  8.065726568234  5.947282790240  9.336804739499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269305588  3.460719322011  4.824447379456  05.983489905451  1.685756623911  7.173111418510  9.939509608373  3.617818072683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947717690  0.649322205860  1.017032043513  80.594705862695  8.260348444557  3.493510624350  2.162106083179  6.121480525277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075634812012  8.041234771670  2.653001522000  73.116843153318  3.380270019873  4.855459718848  4.837356454829  3.680161803386
7.149412425294  1.230531664742  0.762727014985  0.810717945256  0.747110998585  1.474364042327  6.467697943493  2.421693177015  5.119998995212  0.050821262507  86.855202179196  1.424445158778  1.303027418335  5.375190850943  7.909859902913
6.702642548600  0.209208467695  8.471495110444  7.457734147317  1.274721421981  5.920740044433  1.414637138041  3.524984661330  9.910198615234  2.798207103190  50.228303295623  4.075528243526  3.630762963367  4.031072047093  6.415113327411
3.361564769642  2.469766508937  5.659210877500  1.896473923894  4.014638324531  6.104193421605  1.556578038173  7.302479939287  2.777744183039  4.010486050000  67.380853658337  8.458605913802  8.728620543874  6.165694412178  6.390135675058
7.431046701707  3.398634398796  5.160781232348  8.527442183411  2.383181156049  0.796992250260  8.324646239500  6.413823002212  2.693871846785  1.931425294066  91.045933278996  4.664341848686  4.414333879322  4.787670091811  2.219179810369
6.096373417807  4.270014847086  1.384045009142  0.375020705316  9.766345884229  9.621220116795  0.775967847396  7.786224605671  7.040238793204  0.003285509589  02.545279512371  4.704210162159  7.205811512169  8.278396598268  1.183781490997
3.334436401942  5.867609734320  7.173894388062  9.669819099761  7.591487347087  7.632106393266  7.679078063326  9.831314588630  1.878805813417  3.230073343539  44.211868373267  0.507537713169  4.039967736316  1.398560640544  1.002166961101
2.747185899252  5.707466533333  6.248788081905  8.268572636784  7.591334182635  4.090279263772  6.098236528340  6.261425686746  3.816766525688  1.874741224950  83.314737662150  2.750094622528  1.981020610361  8.147276410715  8.167592877674
8.604182213416  8.456246978341  4.172738714650  2.116086833806  5.048868234594  7.245890240933  6.848439499448  9.711154202068  6.014924441798  0.010406169190  27.394065689219  7.044732388358  5.900743443546  6.092343626814  2.690011183460
7.193265227545  4.463794560071  4.870705454889  2.716012988717  3.433718510993  9.562708373361  7.852772683894  6.772637952116  9.969532703920  9.946657262309  31.743155955580  7.264392707498  3.977311100721  7.096297747515  9.474132200649
3.222093714738  0.310435138532  5.196662698547  7.308833524349  3.832924350216  2.169183179612  1.424225277311  1.567821340823  5.191416286824  1.612867938022  33.905086426031  3.251517226505  0.255812313593  5.952170554075  6.345186428041
2.347751815374  0.005220007898  6.031353311059  7.246508264485  5.773718848483  7.311254829368  0.105503386714  9.412422842123  0.531661096544  2.727012233081  39.127510560747  1.102918627731  3.640109276467  6.979479132421  6.938736455119
9.989997233771  8.202625078189  5.030179199863  1.411696378130  3.341418335537  5.155650943790  9.893602913670  2.642545902020  9.208464997847  1.495117146745  09.312385171274  7.217243199686  7.400120331414  6.371325613524  9.843679609910
1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564766944246  9.766505239565  9.210874202189  96.848730344014  6.386279690860  1.934992051556  5.780326937302  4.796358172777
7.441875404010  4.850500003533  1.795658337845  5.672147545872  8.944543874616  5.659212178639  0.179375058743  1.046708009339  8.634395098516  0.781239040852  06.527040112383  1.814593266053  9.922287508324  6.462330106413  8.237088422693
8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510369609  6.373414109427  0.014844388138  4.045006444037  82.318749969766  3.451877336691  2.201843350775  9.678418567786  2.243012017040
2.387977150003  2.845095897059  6.111512371470  1.287396892720  5.135512169827  8.351398268118  3.725190997333  4.436408244586  7.609731622717  3.894385364966  20.201683417591  4.876405914602  1.063618067679  0.780678869831  3.142842601878
8.058179283230  0.723435391226  2.700373267050  4.504947802403  9.281736316139  8.525440544100  2.100661101274  7.185896554570  7.466530635624  8.788088207826  17.837053647591  3.344851491060  2.792313126098  2.365228006261  4.253823763816
7.665291991874  7.402249505136  5.679662150275  7.061856261198  1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  92.979024865048  8.685370084215  8.902185736848  4.394939089711  1.549086986014
9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  92.230573973433  7.188134076532  7.083419017852  7.726873546772  6.376587469969
5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252547515947  4.176900649322  2.093711017031  0.435135811519  6.662695826730  10.446939293832  9.246537209139  1.831472521424  2.252718711567  8.210464535191
4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  5.120128041234  7.751812653000  5.220004177603  1.353318338724  97.193330655773  7.181419974381  2.548979080105  5.033802749412  4.225487530531
6.610900762727  0.112330810717  8.452560747110  9.985851474364  0.423276467697  9.434932421693  8.770155119998  9.997230050820  2.625075468503  0.179196142141  48.074477103341  4.186380412125  6.509113309893  6.029171302642  5.459086509208

Place-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  321127968
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  321127968     30351.47       7864        456        663
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  321127968     30351.47       7864

Place-opt command complete                CPU:   925 s (  0.26 hr )  ELAPSE:  1851 s (  0.51 hr )  MEM-PEAK:  1199 MB
Place-opt command statistics  CPU=205 sec (0.06 hr) ELAPSED=231 sec (0.06 hr) MEM-PEAK=1.171 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-04-25 10:03:41 / Session: 0.51 hr / Command: 0.08 hr / Memory: 1199 MB (FLW-8100)
1
Information: 3 out of 4 MSG-3549 messages were not printed due to limit 1  (MSG-3913)
check_pg_drcCommand check_pg_drc started  at Fri Apr 25 10:03:49 2025
Command check_pg_drc finished at Fri Apr 25 10:04:02 2025
CPU usage for check_pg_drc: 11.64 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 12.58 seconds ( 0.00 hours)
Total number of errors found: 1
   1 insufficient spacing on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_pg_missing_viasCheck net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> save_block -as place_opt_drc_1
Information: Saving 'riscv_final_block:pns_done.design' to 'riscv_final_block:place_opt_drc_1.design'. (DES-028)
1
icc2_shell> 
set_app_options -name time.remove_clock_reconvergence_pessimism -value true
time.remove_clock_reconvergence_pessimism true
report_clock_settings
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
****************************************
 Report : clock settings
 Design : pns_done
 Date   : Fri Apr 25 10:06:50 2025
****************************************


======================================
Configurations 
======================================

##Global
  Corner = default
    Max transition: around 0.500 (default)
    Max capacitance: 0.600 (default)
    Target skew: 0 (default)
    Target latency: Not specified

##clk
  Corner = default
    Max transition: around 0.500 (default)
    Max capacitance: 0.600 (default)
    Target skew: 0 (default)
    Target latency: Not specified


======================================
Routing Rules 
======================================

##Global
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

##clk
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified


======================================
Buffers and Inverters 
======================================

##Buffers
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
                                      5.083               1.024         16.000
saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
                                      6.608               1.024         16.000
saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
                                      9.657               1.024         16.000
saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
                                      6.099               1.024         82.000
saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
                                      2.033               1.024         16.000
saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
                                     10.674               1.024        168.000
saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
                                      2.541               1.024         32.000
saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
                                      3.812               1.024         64.000
saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
                                      5.083               1.024         16.000
saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
                                      6.608               1.024         16.000
saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
                                      9.657               1.024         16.000
saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
                                      6.099               1.024         82.000
saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
                                      2.033               1.024         16.000
saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
                                     10.674               1.024        168.000
saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
                                      2.541               1.024         32.000
saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
                                      3.812               1.024         64.000
saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
                                      5.083               1.024         16.000
saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
                                      6.608               1.024         16.000
saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
                                      9.657               1.024         16.000
saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
                                      6.099               1.024         82.000
saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
                                      2.033               1.024         16.000
saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
                                     10.674               1.024        168.000
saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
                                      2.541               1.024         32.000
saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
                                      3.812               1.024         64.000
saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
                                      7.116               1.024          8.000
saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
                                      7.624               1.024         16.000
saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
                                      8.641               1.024         32.000
saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
                                      7.624               1.024          8.000
saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
                                      8.133               1.024         16.000
saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
                                      8.133               1.024         32.000
saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
                                      7.116               1.024          8.000
saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
                                      6.608               1.024         16.000
saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
                                      8.133               1.024         32.000

##Inverters
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
                                      6.608               1.024         82.000
saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
                                      2.541               1.024         16.000
saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
                                     11.691               1.024        168.000
saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
                                      3.050               1.024         32.000
saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
                                      4.320               1.024         64.000
saed32_hvt|saed32_hvt_std/INVX0_HVT
                                      1.271               1.024          8.000
saed32_hvt|saed32_hvt_std/INVX16_HVT
                                      5.083               1.024         82.000
saed32_hvt|saed32_hvt_std/INVX1_HVT
                                      1.271               1.024          8.000
saed32_hvt|saed32_hvt_std/INVX2_HVT
                                      1.525               1.024         16.000
saed32_hvt|saed32_hvt_std/INVX32_HVT
                                      9.149               1.024        168.000
saed32_hvt|saed32_hvt_std/INVX4_HVT
                                      2.033               1.024         32.000
saed32_hvt|saed32_hvt_std/INVX8_HVT
                                      3.050               1.024         64.000
saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
                                      6.608               1.024         82.000
saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
                                      2.541               1.024         16.000
saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
                                     11.691               1.024        168.000
saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
                                      3.050               1.024         32.000
saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
                                      4.320               1.024         64.000
saed32_lvt|saed32_lvt_std/INVX0_LVT
                                      1.271               1.024          8.000
saed32_lvt|saed32_lvt_std/INVX16_LVT
                                      5.083               1.024         82.000
saed32_lvt|saed32_lvt_std/INVX1_LVT
                                      1.271               1.024          8.000
saed32_lvt|saed32_lvt_std/INVX2_LVT
                                      1.525               1.024         16.000
saed32_lvt|saed32_lvt_std/INVX32_LVT
                                      9.149               1.024        168.000
saed32_lvt|saed32_lvt_std/INVX4_LVT
                                      2.033               1.024         32.000
saed32_lvt|saed32_lvt_std/INVX8_LVT
                                      3.050               1.024         64.000
saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
                                      6.608               1.024         82.000
saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
                                      2.541               1.024         16.000
saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
                                     11.691               1.024        168.000
saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
                                      3.050               1.024         32.000
saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
                                      4.320               1.024         64.000
saed32_rvt|saed32_rvt_std/INVX0_RVT
                                      1.271               1.024          8.000
saed32_rvt|saed32_rvt_std/INVX16_RVT
                                      5.083               1.024         82.000
saed32_rvt|saed32_rvt_std/INVX1_RVT
                                      1.271               1.024          8.000
saed32_rvt|saed32_rvt_std/INVX2_RVT
                                      1.525               1.024         16.000
saed32_rvt|saed32_rvt_std/INVX32_RVT
                                      9.149               1.024        168.000
saed32_rvt|saed32_rvt_std/INVX4_RVT
                                      2.033               1.024         32.000
saed32_rvt|saed32_rvt_std/INVX8_RVT
                                      3.050               1.024         64.000
saed32_hvt|saed32_hvt_std/AOINVX1_HVT
                                      7.116               1.024          8.000
saed32_hvt|saed32_hvt_std/AOINVX2_HVT
                                      8.133               1.024         16.000
saed32_hvt|saed32_hvt_std/AOINVX4_HVT
                                      9.149               1.024         32.000
saed32_lvt|saed32_lvt_std/AOINVX1_LVT
                                      7.624               1.024          8.000
saed32_lvt|saed32_lvt_std/AOINVX2_LVT
                                      7.624               1.024         16.000
saed32_lvt|saed32_lvt_std/AOINVX4_LVT
                                      8.641               1.024         32.000
saed32_rvt|saed32_rvt_std/AOINVX1_RVT
                                      7.116               1.024          8.000
saed32_rvt|saed32_rvt_std/AOINVX2_RVT
                                      7.624               1.024         16.000
saed32_rvt|saed32_rvt_std/AOINVX4_RVT
                                      8.641               1.024         32.000


======================================
Spacing Rules 
======================================

##By design
No by design spacing rule is specified

##By clock
No by clock spacing rule is specified

##By libcell
No by libcell spacing rule is specified

##By clock and libcell
No by clock and libcell spacing rule is specified
1
report_qor -summary
****************************************
Report : qor
        -summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:06:51 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
Design             (Setup)             0.00           0.00              0

Design             (Hold)              0.31           0.00              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          30351.47
Cell Area (netlist and physical only):        30351.47
Nets with DRC Violations:        0
1
clock_optInformation: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-04-25 10:06:52 / Session: 0.57 hr / Command: 0.00 hr / Memory: 1199 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: Dynamic Scenario ASR Mode:  3
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-04-25 10:06:53 / Session: 0.57 hr / Command: 0.00 hr / Memory: 1199 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-04-25 10:06:53 / Session: 0.57 hr / Command: 0.00 hr / Memory: 1199 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.82 sec, cpu time is 0 hr : 0 min : 0.73 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 124 total shapes.
Layer M2: cached 27 shapes out of 27 total shapes.
Cached 1967 vias out of 5377 total vias.
Total 0.1692 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
Total 0.3002 seconds to load 7862 cell instances into cellmap
Moveable cells: 7862; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.0135, cell height 1.6720, cell area 3.3665 for total 7862 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.60 sec, cpu time is 0 hr : 0 min : 0.52 sec. (CTS-104)
Setting target skew for clock: clk (mode default corner default) as 1.500000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8157, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = default, mode = default)
Scenario: Setup:Y Leakage:Y Dynamic:Y MaxTran: N  CTS_DRC_OFF_SCEN0 (default:default)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN0 (default:default)
Max-CTS: All active scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner default
INFO: Using corner default for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner default for worst dynamic corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.052528
new cutoff lpd: 1.21956e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2440 / 0.2440)
ORB: Nominal = 0.0524849  Design MT = 0.475000  Target = 0.2440179 (4.649 nominal)  MaxRC = 0.169527
bmap: stepx = stepy = 83600
DB units per micron : 10000
Core Area = 28 X 28 ()
   10% ...Done
Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = ms_riscv32_mp_clk_in
 Clocks: 
     clk (default)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 1597
 Number of Gates = 0
 Number of Loads = 1597
 Number of ignore loads = 1
 Loads with existing phase delay = 130
    1. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : IRF/reg_file_reg[2][31]/CLK
    2. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : IRF/reg_file_reg[1][31]/CLK
    3. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/minstret_out_reg[31]/CLK
    4. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/mcycle_out_reg[43]/CLK
    5. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/mcycle_out_reg[47]/CLK
    6. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/mcycle_out_reg[35]/CLK
    7. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/mcycle_out_reg[41]/CLK
    8. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/mcycle_out_reg[45]/CLK
    9. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/mcycle_out_reg[57]/CLK
   10. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/mcycle_out_reg[59]/CLK
   11. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/mcycle_out_reg[48]/CLK
   12. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/mcycle_out_reg[54]/CLK
   13. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/mcycle_out_reg[52]/CLK
   14. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/mcycle_out_reg[50]/CLK
   15. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/mcycle_out_reg[56]/CLK
   16. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/mcycle_out_reg[46]/CLK
   17. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/mcycle_out_reg[60]/CLK
   18. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/mcycle_out_reg[61]/CLK
   19. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/minstret_out_reg[42]/CLK
   20. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/mcycle_out_reg[58]/CLK
   21. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/minstret_out_reg[41]/CLK
   22. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/minstret_out_reg[52]/CLK
   23. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : CSRF/MC/minstret_out_reg[45]/CLK
   24. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[24]/CLK
   25. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[23]/CLK
   26. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[22]/CLK
   27. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[21]/CLK
   28. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[20]/CLK
   29. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[19]/CLK
   30. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[18]/CLK
   31. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[14]/CLK
   32. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[13]/CLK
   33. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[11]/CLK
   34. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[10]/CLK
   35. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[9]/CLK
   36. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[8]/CLK
   37. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[7]/CLK
   38. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[6]/CLK
   39. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[5]/CLK
   40. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[4]/CLK
   41. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[3]/CLK
   42. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_reg_out_reg[2]/CLK
   43. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_plus_4_reg_out_reg[31]/CLK
   44. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[31]/CLK
   45. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_plus_4_reg_out_reg[30]/CLK
   46. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_plus_4_reg_out_reg[28]/CLK
   47. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_plus_4_reg_out_reg[29]/CLK
   48. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[30]/CLK
   49. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[28]/CLK
   50. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[29]/CLK
   51. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_plus_4_reg_out_reg[24]/CLK
   52. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[24]/CLK
   53. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_plus_4_reg_out_reg[25]/CLK
   54. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_plus_4_reg_out_reg[26]/CLK
   55. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_plus_4_reg_out_reg[27]/CLK
   56. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[25]/CLK
   57. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[26]/CLK
   58. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[27]/CLK
   59. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[20]/CLK
   60. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/pc_plus_4_reg_out_reg[21]/CLK
   61. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[18]/CLK
   62. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[19]/CLK
   63. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[22]/CLK
   64. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[21]/CLK
   65. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[23]/CLK
   66. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[17]/CLK
   67. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[16]/CLK
   68. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[15]/CLK
   69. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/rs2_reg_out_reg[30]/CLK
   70. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : REG2/iadder_out_reg_out_reg[0]/CLK
   71. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[29]/CLK
   72. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[28]/CLK
   73. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[25]/CLK
   74. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[24]/CLK
   75. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[23]/CLK
   76. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[22]/CLK
   77. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[21]/CLK
   78. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[20]/CLK
   79. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[19]/CLK
   80. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[18]/CLK
   81. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[17]/CLK
   82. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[16]/CLK
   83. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[15]/CLK
   84. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[14]/CLK
   85. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[10]/CLK
   86. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[9]/CLK
   87. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[8]/CLK
   88. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[7]/CLK
   89. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[6]/CLK
   90. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[5]/CLK
   91. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[4]/CLK
   92. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[2]/CLK
   93. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[3]/CLK
   94. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[27]/CLK
   95. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[11]/CLK
   96. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[1]/CLK
   97. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[26]/CLK
   98. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[12]/CLK
   99. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : REG1/pc_out_reg[13]/CLK
  100. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/mcycle_out_reg[31]/CLK
  101. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/mcycle_out_reg[30]/CLK
  102. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[61]/CLK
  103. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[59]/CLK
  104. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[60]/CLK
  105. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/mcycle_out_reg[63]/CLK
  106. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[30]/CLK
  107. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[57]/CLK
  108. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[58]/CLK
  109. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[62]/CLK
  110. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/mcycle_out_reg[62]/CLK
  111. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[55]/CLK
  112. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[56]/CLK
  113. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[53]/CLK
  114. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[54]/CLK
  115. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[51]/CLK
  116. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[49]/CLK
  117. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[50]/CLK
  118. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[47]/CLK
  119. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[48]/CLK
  120. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[46]/CLK
  121. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[44]/CLK
  122. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/mcycle_out_reg[44]/CLK
  123. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/minstret_out_reg[43]/CLK
  124. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/mcycle_out_reg[49]/CLK
  125. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/mcycle_out_reg[51]/CLK
  126. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/mcycle_out_reg[55]/CLK
  127. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : CSRF/MC/mcycle_out_reg[53]/CLK
  128. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : REG1/pc_out_reg[30]/CLK
  129. Phase delay = (max r/f: -0.160000/__  min r/f: -0.160000/__) : CSRF/MC/minstret_out_reg[63]/CLK
  130. Phase delay = (max r/f: -0.180000/__  min r/f: -0.180000/__) : REG1/pc_out_reg[31]/CLK
 Added 36 Repeaters (B: 13 I: 23). Built 2 Repeater Levels for driver ms_riscv32_mp_clk_in
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 17.39 sec, cpu time is 0 hr : 0 min : 17.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
There are 13 buffers and 23 inverters added (total area 188.32) by Clock Tree Synthesis.
Information: 0 out of 36 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 32 out of 1598, orientation changed without moving: 610
Clock sink displacement max = 2.888000 um, average = 0.027014 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
Largest displacement cells:
Clock sink inst 'IRF/reg_file_reg[10][11]' snapped from (59.49, 123.02) (MY) to (56.60, 123.02) (R0) displacement = 2.888000 um.
Clock sink inst 'IRF/reg_file_reg[5][19]' snapped from (154.18, 181.54) (R180) to (154.64, 183.22) (R0) displacement = 2.128000 um.
Clock sink inst 'IRF/reg_file_reg[2][15]' snapped from (68.76, 169.84) (R0) to (68.30, 171.51) (MX) displacement = 2.128000 um.
Clock sink inst 'IRF/reg_file_reg[27][17]' snapped from (157.53, 178.20) (R180) to (157.53, 179.87) (R0) displacement = 1.672000 um.
Clock sink inst 'IRF/reg_file_reg[24][23]' snapped from (109.34, 204.95) (MX) to (109.34, 206.62) (R0) displacement = 1.672000 um.
Clock sink inst 'IRF/reg_file_reg[24][8]' snapped from (169.69, 134.73) (MX) to (169.69, 136.40) (R0) displacement = 1.672000 um.
Clock sink inst 'IRF/reg_file_reg[22][8]' snapped from (146.13, 149.78) (R0) to (146.13, 151.45) (MX) displacement = 1.672000 um.
Clock sink inst 'IRF/reg_file_reg[16][5]' snapped from (166.19, 148.10) (MX) to (166.19, 149.78) (R0) displacement = 1.672000 um.
Clock sink inst 'IRF/reg_file_reg[15][15]' snapped from (68.15, 144.76) (MX) to (68.15, 146.43) (R0) displacement = 1.672000 um.
Clock sink inst 'IRF/reg_file_reg[13][10]' snapped from (129.41, 143.09) (MY) to (129.41, 141.42) (R180) displacement = 1.672000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.23 sec, cpu time is 0 hr : 0 min : 0.22 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Total number of global routed clock nets: 37
Information: The run time for clock net global routing is 0 hr : 0 min : 1.32 sec, cpu time is 0 hr : 0 min : 1.20 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8242 nets, 37 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_top'. (NEX-022)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063594 ohm/um, via_r = 0.465111 ohm/cut, c = 0.074983 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087965 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8193, routed nets = 37, across physical hierarchy nets = 0, parasitics cached nets = 38, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 1, GR 3310, DR 0), data (VR 8202, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.65     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: pns_done; type: design; tot_drc_vio: 0; buf_ct: 36; buf_area: 188.320704; cell_area: 188.320704
start cto; name: default:clk; type: clock; latency: 0.112152; gskew: 0.198387; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 36; buf_area: 188.320704; cell_area: 188.320704
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: default root: ms_riscv32_mp_clk_in
Clock QoR Before DRC Optimization:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1984; ID = 0.1122; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 36; ClockBufArea = 188.3207; ClockCellArea = 188.3207; ClockWireLen = 7593.5180; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9787

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:01.69u 00:00:00.00s 00:00:01.79e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1984; ID = 0.1122; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 36; ClockBufArea = 188.3207; ClockCellArea = 188.3207; ClockWireLen = 7593.5180; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.92 sec, cpu time is 0 hr : 0 min : 1.77 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 1.94 sec, cpu time is 0 hr : 0 min : 1.79 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode default corner:  default       
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: clk mode: default root: ms_riscv32_mp_clk_in
Clock QoR Before Global latency and skew opt:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1984; ID = 0.1122; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 36; ClockBufArea = 188.3207; ClockCellArea = 188.3207; ClockWireLen = 7593.5180; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          3
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.3333
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:01s
        # Total elapsed time              = 00h:00m:01s
        # Flow total speed up             =     0.9029
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9180
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9599
        # Sg CPU time                     = 00h:00m:01s
        # Sg elapsed time                 = 00h:00m:01s
        # Sg speed up                     =     0.9015
        # The rest of flow speed up       =     0.9021

-------------------------------------------------

Information: global optimization has converged.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9042

-------------------------------------------------

Global latency and skew opt cpu time 00:00:01.33u 00:00:00.01s 00:00:01.49e: 
Clock QoR After Global latency and skew opt:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.2021; ID = 0.0937; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 37; ClockBufArea = 192.1329; ClockCellArea = 192.1329; ClockWireLen = 7683.4300; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)
Longest path:
  (0) 0.0013            0.0000          IRF/ZCTSBUF_50463_4523/A
  (1) 0.0914            0.0902          IRF/ZCTSBUF_50463_4523/Y
  (2) 0.0937            0.0023          IRF/reg_file_reg[15][29]/CLK
Shortest path:
  (0) 0.0014            0.0000          ZCTSINV_20980_4514/A
  (1) 0.0275            0.0261          ZCTSINV_20980_4514/Y
  (2) 0.0298            0.0023          ZCTSINV_18341_4506/A
  (3) 0.0711            0.0413          ZCTSINV_18341_4506/Y
  (4) 0.0716            0.0005          REG1/pc_out_reg[31]/CLK
  (5) -0.1084           -0.1800         REG1/pc_out_reg[31]/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.58 sec, cpu time is 0 hr : 0 min : 1.43 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 1.58 sec, cpu time is 0 hr : 0 min : 1.43 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode default corner:  default       
-------------------------------------------------------------
Optimizing clock tree area
clock: clk mode: default root: ms_riscv32_mp_clk_in

Begin Area Recovery Off-Route Buffer Removal:
Starting multithread based area recovery buffer removal
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9184

-------------------------------------------------

Area Recovery Off-Route Removal cpu time 00:00:00.07u 00:00:00.00s 00:00:00.07e: 
Clock QoR After Area Recovery Off-Route Removal:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.2021; ID = 0.0937; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 37; ClockBufArea = 192.1329; ClockCellArea = 192.1329; ClockWireLen = 7683.4300; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)

Begin Area Recovery Resizing:
Starting multithread based area recovery sizing
In all, integrator called 9 times, with 9 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 19 problems, with 19 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         37
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         18
        # Failed main graph committ          =          0
        # Successful main graph commit      =         19
        # Subgraph evaluation success rate in percent =     0.5135
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =       19

        # Total CPU time                  = 00h:00m:01s
        # Total elapsed time              = 00h:00m:01s
        # Flow total speed up             =     0.9020
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9820
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9780
        # Sg CPU time                     = 00h:00m:01s
        # Sg elapsed time                 = 00h:00m:01s
        # Sg speed up                     =     0.8828
        # The rest of flow speed up       =     0.8913

-------------------------------------------------

Area Recovery Resizing cpu time 00:00:01.54u 00:00:00.00s 00:00:01.72e: 
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1964; ID = 0.0936; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 37; ClockBufArea = 151.4698; ClockCellArea = 151.4698; ClockWireLen = 7683.4300; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)

Begin Area Recovery Off-Route Buffer Removal:
Starting multithread based area recovery buffer removal
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9740

-------------------------------------------------

Area Recovery Off-Route Removal cpu time 00:00:01.58u 00:00:00.01s 00:00:01.77e: 
Clock QoR After Area Recovery Off-Route Removal:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1964; ID = 0.0936; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 37; ClockBufArea = 151.4698; ClockCellArea = 151.4698; ClockWireLen = 7683.4300; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)

Begin Area Recovery Resizing:
Starting multithread based area recovery sizing
In all, integrator called 2 times, with 2 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 3 problems, with 3 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         37
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         34
        # Failed main graph committ          =          0
        # Successful main graph commit      =          3
        # Subgraph evaluation success rate in percent =     0.0811
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        3

        # Total CPU time                  = 00h:00m:01s
        # Total elapsed time              = 00h:00m:01s
        # Flow total speed up             =     0.9552
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9436
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9869
        # Sg CPU time                     = 00h:00m:01s
        # Sg elapsed time                 = 00h:00m:01s
        # Sg speed up                     =     0.9549
        # The rest of flow speed up       =     0.9555

-------------------------------------------------

Area Recovery Resizing cpu time 00:00:02.64u 00:00:00.02s 00:00:02.89e: 
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1980; ID = 0.0936; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 37; ClockBufArea = 146.3869; ClockCellArea = 146.3869; ClockWireLen = 7683.4300; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 2.91 sec, cpu time is 0 hr : 0 min : 2.67 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 2.91 sec, cpu time is 0 hr : 0 min : 2.67 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: default root: ms_riscv32_mp_clk_in
Clock QoR Before DRC Optimization:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.1980; ID = 0.0936; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 37; ClockBufArea = 146.3869; ClockCellArea = 146.3869; ClockWireLen = 7683.4300; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9884

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.03u 00:00:00.00s 00:00:00.03e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1980; ID = 0.0936; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 37; ClockBufArea = 146.3869; ClockCellArea = 146.3869; ClockWireLen = 7683.4300; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.09 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8194, routed nets = 39, across physical hierarchy nets = 0, parasitics cached nets = 39, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0751  0.0751  0.0835  0.0835   default

Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8194, routed nets = 39, across physical hierarchy nets = 0, parasitics cached nets = 8194, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 37; ClockBufArea = 146.3869; ClockCellArea = 146.3869; ClockWireLen = 7683.4300; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT


register reference list:
   saed32_hvt|saed32_hvt_std/AODFFARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFARX2_RVT
   saed32_hvt|saed32_hvt_std/AODFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFX1_HVT
   saed32_hvt|saed32_hvt_std/DFFX2_HVT
   saed32_lvt|saed32_lvt_std/DFFX1_LVT
   saed32_lvt|saed32_lvt_std/DFFX2_LVT
   saed32_rvt|saed32_rvt_std/DFFX1_RVT
   saed32_rvt|saed32_rvt_std/DFFX2_RVT
   saed32_hvt|saed32_hvt_std/LARX1_HVT
   saed32_hvt|saed32_hvt_std/LARX2_HVT
   saed32_lvt|saed32_lvt_std/LARX1_LVT
   saed32_lvt|saed32_lvt_std/LARX2_LVT
   saed32_rvt|saed32_rvt_std/LARX1_RVT
   saed32_rvt|saed32_rvt_std/LARX2_RVT
   saed32_hvt|saed32_hvt_std/LASRNX1_HVT
   saed32_hvt|saed32_hvt_std/LASRNX2_HVT
   saed32_lvt|saed32_lvt_std/LASRNX1_LVT
   saed32_lvt|saed32_lvt_std/LASRNX2_LVT
   saed32_rvt|saed32_rvt_std/LASRNX1_RVT
   saed32_rvt|saed32_rvt_std/LASRNX2_RVT
   saed32_hvt|saed32_hvt_std/LASRQX1_HVT
   saed32_hvt|saed32_hvt_std/LASRQX2_HVT
   saed32_lvt|saed32_lvt_std/LASRQX1_LVT
   saed32_lvt|saed32_lvt_std/LASRQX2_LVT
   saed32_rvt|saed32_rvt_std/LASRQX1_RVT
   saed32_rvt|saed32_rvt_std/LASRQX2_RVT
   saed32_hvt|saed32_hvt_std/LASRX1_HVT
   saed32_hvt|saed32_hvt_std/LASRX2_HVT
   saed32_lvt|saed32_lvt_std/LASRX1_LVT
   saed32_lvt|saed32_lvt_std/LASRX2_LVT
   saed32_rvt|saed32_rvt_std/LASRX1_RVT
   saed32_rvt|saed32_rvt_std/LASRX2_RVT
   saed32_hvt|saed32_hvt_std/LASX1_HVT
   saed32_hvt|saed32_hvt_std/LASX2_HVT
   saed32_lvt|saed32_lvt_std/LASX1_LVT
   saed32_lvt|saed32_lvt_std/LASX2_LVT
   saed32_rvt|saed32_rvt_std/LASX1_RVT
   saed32_rvt|saed32_rvt_std/LASX2_RVT
   saed32_hvt|saed32_hvt_std/LATCHX1_HVT
   saed32_hvt|saed32_hvt_std/LATCHX2_HVT
   saed32_lvt|saed32_lvt_std/LATCHX1_LVT
   saed32_lvt|saed32_lvt_std/LATCHX2_LVT
   saed32_rvt|saed32_rvt_std/LATCHX1_RVT
   saed32_rvt|saed32_rvt_std/LATCHX2_RVT
   saed32_hvt|saed32_hvt_std/LNANDX1_HVT
   saed32_hvt|saed32_hvt_std/LNANDX2_HVT
   saed32_lvt|saed32_lvt_std/LNANDX1_LVT
   saed32_lvt|saed32_lvt_std/LNANDX2_LVT
   saed32_rvt|saed32_rvt_std/LNANDX1_RVT
   saed32_rvt|saed32_rvt_std/LNANDX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRSSRX1_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRSSRX1_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRSSRX1_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX2_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.720844, elapsed 0.815140, speed up 0.884319.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 1, GR 3314, DR 0), data (VR 8202, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.975140, Leakage = 0.353633, Internal = 0.496580, Switching = 0.124927

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.220290, TNS = -3.879322, NVP = 34
 Design (hold) WNHS = 0.159419, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = -0.220290, TNS = -3.879322, NVP = 34
    Scenario default  WNHS = 0.159419, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.220, TNS = -3.879, NVP = 34, UNWEIGHTED_TNS = -3.879, WNHS = 0.159, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-0.220290, tns=-3.879322, nvp=34)
CCD-QoR: Area: Clock Repeater Area (count) = 146.39 (37), Clock std Cell Area (count) = 146.39 (37), Flop Area (count) = 11089.32 (1597), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.975140, Leakage = 0.353633, Internal = 0.496580, Switching = 0.124927
 All scenarios used by CCD
    scenario 0: default , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: default, id = 0
          corner: default, id = 0
          isSetup: wns = -0.220290, unweighted tns = -3.879322
          isHold: wns = 0.159419, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              3
  # Valid linear regressions                     3
  # Seeds with valid budget                      3
  # Seeds with accepted implementation           3
  # NumCTCells changed                           0

  # Number of cells sized                        3
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    1
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:03s
  # Total elapsed time                           00h:00m:03s
  # Flow total speed up                          0.885782
  # Init lazy tns CPU time                       00h:00m:01s
  # Init lazy tns elapsed time                   00h:00m:01s
  # Init lazy tns speed up                       0.968586
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.927819
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   0.973552
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.992431
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 80.06%
     Prepare moo/get initial QOR:                7.07%
     Commit/annotate budget:                     0.00%
     Solve runtime: 12.55% of which 6.63% is incremental-LP runtime
     Other:                                      0.32%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.485799
  # Commit CPU time                              00h:00m:01s
  # Commit elapsed time                          00h:00m:01s
  # Commit speed up                              0.937479

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.218802, TNS = -3.546973, NVP = 34
 Design (hold) WNHS = 0.157871, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = -0.218802, TNS = -3.546973, NVP = 34
    Scenario default  WNHS = 0.157871, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.219, TNS = -3.547, NVP = 34, UNWEIGHTED_TNS = -3.547, WNHS = 0.158, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-0.218802, tns=-3.546973, nvp=34)
CCD-QoR: Area: Clock Repeater Area (count) = 152.49 (37), Clock std Cell Area (count) = 152.49 (37), Flop Area (count) = 11089.32 (1597), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.976165, Leakage = 0.353176, Internal = 0.497194, Switching = 0.125795

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              6
  # Valid linear regressions                     6
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:01s
  # Total elapsed time                           00h:00m:02s
  # Flow total speed up                          0.809579
  # Init lazy tns CPU time                       00h:00m:01s
  # Init lazy tns elapsed time                   00h:00m:01s
  # Init lazy tns speed up                       0.753978
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.990656
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   0.885391

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.218802, TNS = -3.546973, NVP = 34
 Design (hold) WNHS = 0.157871, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = -0.218802, TNS = -3.546973, NVP = 34
    Scenario default  WNHS = 0.157871, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.219, TNS = -3.547, NVP = 34, UNWEIGHTED_TNS = -3.547, WNHS = 0.158, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-0.218802, tns=-3.546973, nvp=34)
CCD-QoR: Area: Clock Repeater Area (count) = 152.49 (37), Clock std Cell Area (count) = 152.49 (37), Flop Area (count) = 11089.32 (1597), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.976165, Leakage = 0.353176, Internal = 0.497194, Switching = 0.125795

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              14
  # Valid linear regressions                     14
  # Seeds with valid budget                      10
  # Seeds with accepted implementation           10
  # NumCTCells changed                           0

  # Number of cells sized                        10
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:03s
  # Total elapsed time                           00h:00m:03s
  # Flow total speed up                          0.982463
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.973007
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.994886
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   0.992984
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.992739
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 53.75%
     Prepare moo/get initial QOR:                22.70%
     Commit/annotate budget:                     0.00%
     Solve runtime: 23.15% of which 9.63% is incremental-LP runtime
     Other:                                      0.39%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.992349
  # Commit CPU time                              00h:00m:01s
  # Commit elapsed time                          00h:00m:01s
  # Commit speed up                              0.984369

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.225384, TNS = -3.731421, NVP = 34
 Design (hold) WNHS = 0.156547, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = -0.225384, TNS = -3.731421, NVP = 34
    Scenario default  WNHS = 0.156547, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.225, TNS = -3.731, NVP = 34, UNWEIGHTED_TNS = -3.731, WNHS = 0.157, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=-0.225384, tns=-3.731421, nvp=34)
CCD-QoR: Area: Clock Repeater Area (count) = 145.62 (37), Clock std Cell Area (count) = 145.62 (37), Flop Area (count) = 11089.32 (1597), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.963510, Leakage = 0.342465, Internal = 0.495250, Switching = 0.125795
 CCD flow runtime: cpu 15.465532, elapsed 16.877323, speed up 0.916350.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 37; ClockBufArea = 145.6245; ClockCellArea = 145.6245; ClockWireLen = 7683.4300; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 22.63 sec, cpu time is 0 hr : 0 min : 21.73 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =   115 

No. doRoutes           =    60 
No. doUnroutes         =    30 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =    58 
No. undoUnroutes       =    29 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   36  Alloctr   37  Proc 8635 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   41  Alloctr   42  Proc 8635 
Net statistics:
Total number of nets     = 8243
Number of nets to route  = 38
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
23 nets are partially connected,
 of which 0 are detail routed and 23 are global routed.
16 nets are fully connected,
 of which 1 are detail routed and 15 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 23, Total Half Perimeter Wire Length (HPWL) 2006 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count       20     Total HPWL         1495 microns
HPWL 100 ~  200 microns: Net Count        2     Total HPWL          252 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          259 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   46  Alloctr   47  Proc 8635 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.65     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   49  Alloctr   50  Proc 8635 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   49  Alloctr   50  Proc 8635 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   49  Alloctr   50  Proc 8635 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  117  Alloctr  118  Proc 8635 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  117  Alloctr  118  Proc 8635 
Initial. Routing result:
Initial. Both Dirs: Overflow =     8 Max = 1 GRCs =     8 (0.02%)
Initial. H routing: Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 7247.17
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 54.05
Initial. Layer M3 wire length = 2749.26
Initial. Layer M4 wire length = 3241.60
Initial. Layer M5 wire length = 478.08
Initial. Layer M6 wire length = 207.33
Initial. Layer M7 wire length = 239.41
Initial. Layer M8 wire length = 277.45
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 5346
Initial. Via VIA12SQ_C count = 1663
Initial. Via VIA23SQ_C count = 1654
Initial. Via VIA34SQ_C count = 1810
Initial. Via VIA45SQ_C count = 135
Initial. Via VIA56SQ_C count = 38
Initial. Via VIA67SQ_C count = 28
Initial. Via VIA78SQ_C count = 18
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   76  Alloctr   76  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  117  Alloctr  118  Proc 8635 

Congestion utilization per direction:
Average vertical track utilization   =  2.00 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  2.02 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used   74  Alloctr   74  Proc    0 
[End of Global Routing] Total (MB): Used  114  Alloctr  115  Proc 8635 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   69  Alloctr   70  Proc 8635 
Skip track assign
Skip detail route
Updating the database ...
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8243 nets, 38 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_top'. (NEX-022)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063594 ohm/um, via_r = 0.465111 ohm/cut, c = 0.074947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087948 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8194, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 39, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 38 flat clock tree nets.
There are 38 non-sink instances (total area 155.28) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 14 buffers and 23 inverters (total area 145.62).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:53.67u 00:00:02.15s 00:00:58.41e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8194, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 39, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0835  0.0835  0.0960  0.0960   default

Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-04-25 10:07:52 / Session: 0.58 hr / Command: 0.02 hr / Memory: 1686 MB (FLW-8100)

Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8243 nets, 38 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_top'. (NEX-022)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063594 ohm/um, via_r = 0.465111 ohm/cut, c = 0.074947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.087948 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8194, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 8194, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:  1006 s (  0.28 hr )  ELAPSE:  2106 s (  0.58 hr )  MEM-PEAK:  1686 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Clock-opt timing update complete          CPU:  1006 s (  0.28 hr )  ELAPSE:  2106 s (  0.58 hr )  MEM-PEAK:  1686 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00006 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.2260     3.7280     34   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2260     3.7280   3.7280     34   0.0000     0.0000      0        0     0.0000        5  342713056
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.2260     3.7280   3.7280     34   0.0000     0.0000      0        0     0.0000        5  342713056     30497.10       7901        470        686
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.2260     3.7280   3.7280     34   0.0000     0.0000      0        0        5  342713056     30497.10       7901
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Clock-opt initialization complete         CPU:  1018 s (  0.28 hr )  ELAPSE:  2118 s (  0.59 hr )  MEM-PEAK:  1686 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario default  WNS = 0.226029, TNS = 3.727967, NVP = 34
    Scenario default  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:35:18     0.226     3.728 30497.096     0.000     0.102       470       686         0     0.000      1686 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0650 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.1992 seconds to load 7899 cell instances into cellmap
Moveable cells: 7862; Application fixed cells: 37; Macro cells: 0; User fixed cells: 0
Average cell width 2.0151, cell height 1.6720, cell area 3.3692 for total 7899 placed and application fixed cells
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 4 Iter  1          3.73        3.73      0.00         4      30497.10  342713056.00        7901              0.59      1686

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 5 Iter  1          3.73        3.73      0.00         4      30495.57  342568352.00        7901              0.59      1686
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Core Area = 28 X 28 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 5 Iter  2          3.73        3.73      0.00         4      30495.57  342568352.00        7901              0.59      1686
Clock-opt optimization Phase 5 Iter  3          3.73        3.73      0.00         4      30495.57  342568352.00        7901              0.59      1686
Clock-opt optimization Phase 5 Iter  4          3.73        3.73      0.00         4      30495.57  342568352.00        7901              0.59      1686

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Layer name: M7, Mask name: metal7, Layer number: 23
Layer name: M8, Mask name: metal8, Layer number: 25
Layer name: M9, Mask name: metal9, Layer number: 27
Layer name: MRDL, Mask name: metal10, Layer number: 41
CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter  2          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter  3          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter  4          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter  5          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Core Area = 28 X 28 ()
Clock-opt optimization Phase 6 Iter  6          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter  7          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter  8          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter  9          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter 10          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter 11          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter 12          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter 13          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter 14          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter 15          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter 16          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter 17          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter 18          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter 19          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686
Clock-opt optimization Phase 6 Iter 20          3.73        3.73      0.00         3      30515.90  342650816.00        7910              0.59      1686

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         3      30796.48  386942816.00        8008              0.59      1686

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-04-25 10:08:32 / Session: 0.60 hr / Command: 0.03 hr / Memory: 1686 MB (FLW-8100)
Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         3      30796.48  386942816.00        8008              0.60      1686
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 1.05 sec, cpu time is 0 hr : 0 min : 1.08 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 954 total shapes.
Layer M2: cached 27 shapes out of 53 total shapes.
Cached 1967 vias out of 10723 total vias.
Total 0.1757 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
Total 0.3125 seconds to load 8006 cell instances into cellmap
Moveable cells: 7969; Application fixed cells: 37; Macro cells: 0; User fixed cells: 0
Average cell width 2.0105, cell height 1.6720, cell area 3.3616 for total 8006 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.55 sec, cpu time is 0 hr : 0 min : 0.53 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8301, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 39, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: default root: ms_riscv32_mp_clk_in

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2255; ID = 0.1348; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 37; ClockBufArea = 145.6245; ClockCellArea = 145.6245; ClockWireLen = 7690.5010; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2255; ID = 0.1348; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 37; ClockBufArea = 145.6245; ClockCellArea = 145.6245; ClockWireLen = 7690.5010; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.05 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 14 buffers added and 23 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8301, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 8301, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 1, GR 3335, DR 0), data (VR 8310, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.65     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.775738, elapsed 1.082971, speed up 0.716305.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 1, GR 3335, DR 0), data (VR 8310, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 1.008878, Leakage = 0.386943, Internal = 0.495884, Switching = 0.126052

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.002199, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.156376, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.002199, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.156376, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.002, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.156, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.002199, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 145.62 (37), Clock std Cell Area (count) = 145.62 (37), Flop Area (count) = 11089.32 (1597), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.008878, Leakage = 0.386943, Internal = 0.495884, Switching = 0.126052
 All scenarios used by CCD
    scenario 0: default , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: default, id = 0
          corner: default, id = 0
          isSetup: wns = 0.002199, unweighted tns = 0.000000
          isHold: wns = 0.156376, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:01s
  # Total elapsed time                           00h:00m:01s
  # Flow total speed up                          0.991627
  # Init lazy tns CPU time                       00h:00m:01s
  # Init lazy tns elapsed time                   00h:00m:01s
  # Init lazy tns speed up                       0.991518
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.989152

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.002199, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.156376, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.002199, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.156376, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.002, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.156, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.002199, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 145.62 (37), Clock std Cell Area (count) = 145.62 (37), Flop Area (count) = 11089.32 (1597), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.008878, Leakage = 0.386943, Internal = 0.495884, Switching = 0.126052
 CCD flow runtime: cpu 3.839385, elapsed 3.926264, speed up 0.977872.
CCD unblasted path groups
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   37  Alloctr   37  Proc 8715 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   41  Alloctr   42  Proc 8715 
Net statistics:
Total number of nets     = 8350
Number of nets to route  = 38
Number of nets with min-layer-mode soft = 11
Number of nets with min-layer-mode soft-cost-low = 11
48 nets are fully connected,
 of which 10 are detail routed and 38 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   46  Alloctr   47  Proc 8715 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.65     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   49  Alloctr   50  Proc 8715 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   49  Alloctr   50  Proc 8715 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   49  Alloctr   50  Proc 8715 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   49  Alloctr   50  Proc 8715 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  117  Alloctr  118  Proc 8715 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 7247.17
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 54.05
Initial. Layer M3 wire length = 2749.26
Initial. Layer M4 wire length = 3241.60
Initial. Layer M5 wire length = 478.08
Initial. Layer M6 wire length = 207.33
Initial. Layer M7 wire length = 239.41
Initial. Layer M8 wire length = 277.45
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 5346
Initial. Via VIA12SQ_C count = 1663
Initial. Via VIA23SQ_C count = 1654
Initial. Via VIA34SQ_C count = 1810
Initial. Via VIA45SQ_C count = 135
Initial. Via VIA56SQ_C count = 38
Initial. Via VIA67SQ_C count = 28
Initial. Via VIA78SQ_C count = 18
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   76  Alloctr   76  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  117  Alloctr  118  Proc 8715 

Congestion utilization per direction:
Average vertical track utilization   =  2.00 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  2.01 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   74  Alloctr   74  Proc    0 
[End of Global Routing] Total (MB): Used  114  Alloctr  115  Proc 8715 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   69  Alloctr   70  Proc 8715 
Skip track assign
Skip detail route
Updating the database ...
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8350 nets, 38 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_top'. (NEX-022)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063427 ohm/um, via_r = 0.465063 ohm/cut, c = 0.075038 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.088165 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8301, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 8301, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 17.78 sec, cpu time is 0 hr : 0 min : 16.67 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 954 total shapes.
Layer M2: cached 27 shapes out of 53 total shapes.
Cached 1967 vias out of 10723 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0811 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 161 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         8006        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   8006
number of references:               161
number of site rows:                123
number of locations attempted:   182212
number of locations failed:       23509  (12.9%)

Legality of references at locations:
125 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2538      37088      4738 ( 12.8%)      20229      3159 ( 15.6%)  AO22X1_RVT
   884      13272      2033 ( 15.3%)       3328       759 ( 22.8%)  DFFARX1_HVT
   459       7079       997 ( 14.1%)       1433       323 ( 22.5%)  DFFX1_HVT
   217       3520       479 ( 13.6%)       2248       370 ( 16.5%)  NAND3X0_RVT
   214       3408       487 ( 14.3%)       1512       285 ( 18.8%)  NOR4X1_RVT
   378       6001       444 (  7.4%)       3099       307 (  9.9%)  NAND2X0_RVT
   351       5464       323 (  5.9%)       3290       239 (  7.3%)  INVX0_HVT
   241       3530       339 (  9.6%)       1562       178 ( 11.4%)  AND2X1_RVT
   120       1966       253 ( 12.9%)       1094       189 ( 17.3%)  NAND4X0_RVT
    91       1503       247 ( 16.4%)        800       182 ( 22.8%)  AO222X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        11 ( 68.8%)         16        11 ( 68.8%)  NOR4X1_LVT
     2         32        19 ( 59.4%)         32        18 ( 56.2%)  OA21X1_LVT
     2         32        13 ( 40.6%)         32        12 ( 37.5%)  OA222X2_RVT
     2         24         8 ( 33.3%)          8         2 ( 25.0%)  NOR4X1_HVT
     1         16         6 ( 37.5%)         16         4 ( 25.0%)  HADDX1_LVT
     1         48        14 ( 29.2%)         40        13 ( 32.5%)  NOR2X2_HVT
     2         32         8 ( 25.0%)         16         6 ( 37.5%)  OR3X1_HVT
     2         32         7 ( 21.9%)         16         7 ( 43.8%)  AOI21X1_RVT
     2         32         7 ( 21.9%)         16         7 ( 43.8%)  OA222X1_RVT
     6        104        28 ( 26.9%)         56        17 ( 30.4%)  AO222X1_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7969 (105322 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.195 um ( 0.12 row height)
rms weighted cell displacement:   0.195 um ( 0.12 row height)
max cell displacement:            2.280 um ( 1.36 row height)
avg cell displacement:            0.040 um ( 0.02 row height)
avg weighted cell displacement:   0.040 um ( 0.02 row height)
number of cells moved:              599
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: IRF/U2626 (AO22X1_RVT)
  Input location: (78.944,169.84)
  Legal location: (76.664,169.84)
  Displacement:   2.280 um ( 1.36 row height)
Cell: ID/U10 (AND2X4_RVT)
  Input location: (215.44,59.488)
  Legal location: (214.072,57.816)
  Displacement:   2.160 um ( 1.29 row height)
Cell: IRF/ZBUF_50_inst_5064 (NBUFFX2_LVT)
  Input location: (83.808,156.464)
  Legal location: (85.024,154.792)
  Displacement:   2.067 um ( 1.24 row height)
Cell: CSRF/MC/U10 (NOR2X2_HVT)
  Input location: (213.464,59.488)
  Legal location: (212.4,57.816)
  Displacement:   1.982 um ( 1.19 row height)
Cell: IRF/U3281 (AO22X1_RVT)
  Input location: (130.168,144.76)
  Legal location: (129.104,143.088)
  Displacement:   1.982 um ( 1.19 row height)
Cell: ZBUF_24_inst_5036 (NBUFFX2_HVT)
  Input location: (194.008,79.552)
  Legal location: (195.072,81.224)
  Displacement:   1.982 um ( 1.19 row height)
Cell: IRF/ZBUF_140_inst_5088 (NBUFFX2_LVT)
  Input location: (101.592,143.088)
  Legal location: (102.656,144.76)
  Displacement:   1.982 um ( 1.19 row height)
Cell: CSRF/MC/ZBUF_17_inst_4984 (NBUFFX2_HVT)
  Input location: (194.008,49.456)
  Legal location: (195.072,47.784)
  Displacement:   1.982 um ( 1.19 row height)
Cell: CSRF/MC/U1117 (AO221X1_RVT)
  Input location: (163.304,36.08)
  Legal location: (162.24,37.752)
  Displacement:   1.982 um ( 1.19 row height)
Cell: IRF/ZBUF_2_inst_5072 (NBUFFX2_LVT)
  Input location: (103.568,174.856)
  Legal location: (104.632,176.528)
  Displacement:   1.982 um ( 1.19 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 3.60 sec, cpu time is 0 hr : 0 min : 3.39 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 38 flat clock tree nets.
There are 38 non-sink instances (total area 155.28) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 14 buffers and 23 inverters (total area 145.62).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:22.61u 00:00:00.18s 00:00:24.14e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0819 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
Total 0.2051 seconds to load 8006 cell instances into cellmap
Moveable cells: 7969; Application fixed cells: 37; Macro cells: 0; User fixed cells: 0
Average cell width 2.0105, cell height 1.6720, cell area 3.3616 for total 8006 placed and application fixed cells
Information: Current block utilization is '0.69970', effective utilization is '0.69973'. (OPT-055)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:36:08     0.000     0.000 30796.477     0.000     0.575       574       689         0     0.000      1766 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-04-25 10:08:59 / Session: 0.60 hr / Command: 0.04 hr / Memory: 1766 MB (FLW-8100)

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         6      30796.48  386942816.00        8008              0.60      1766

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         6      30796.48  386942816.00        8008              0.60      1766
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  63.158494809339  8.637320135586  0.781915040852  7.442028011238  3.181112349079
6.992250282435  4.646239872338  3.823702584956  3.871843696193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351536960  20.544719709427  0.017883087608  4.045796544037  5.020642316976  6.345842829962
1.220116717670  5.967847668584  6.224305943510  0.238790115000  3.284509589705  9.611151237147  0.128739689272  0.513551316982  7.835139829005  8.372519899733  68.682233444586  7.602770179748  3.894075464966  9.819936761759  1.487305687763
2.106393288360  9.078063698693  1.314288902897  8.805810328323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210066510127  71.340877154570  7.469581125858  8.788779207826  8.572573684759  1.334140235409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657167486  32.776491395845  6.249944267063  2.738511739211  6.086780206504  8.868292494724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588746071  21.859405424446  3.797536997033  0.705251968271  6.012835117343  3.718578893956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690764932  50.687992617031  0.438104458165  6.662495626730  8.833471749383  2.924318116216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631359359  5.213535407563  4.512012504123  75.345093253000  5.223073714259  1.353118138724  6.508111885577  3.718806383731
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8350 nets, 38 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_top'. (NEX-022)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063427 ohm/um, via_r = 0.465063 ohm/cut, c = 0.075038 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.088165 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8301, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 8301, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        7  386942816
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        7  386942816     30796.48       8008        574        689
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        7  386942816     30796.48       8008

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt command complete                CPU:  1069 s (  0.30 hr )  ELAPSE:  2173 s (  0.60 hr )  MEM-PEAK:  1766 MB
Clock-opt command statistics  CPU=63 sec (0.02 hr) ELAPSED=68 sec (0.02 hr) MEM-PEAK=1.725 GB

Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2025-04-25 10:09:04 / Session: 0.60 hr / Command: 0.04 hr / Memory: 1766 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-04-25 10:09:04 / Session: 0.60 hr / Command: 0.04 hr / Memory: 1766 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-04-25 10:09:04 / Session: 0.60 hr / Command: 0.04 hr / Memory: 1766 MB (FLW-8100)
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         6      30796.48  386942816.00        8008              0.60      1766
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   37  Alloctr   37  Proc 8715 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   41  Alloctr   42  Proc 8715 
Net statistics:
Total number of nets     = 8350
Number of nets to route  = 38
Number of nets with min-layer-mode soft = 11
Number of nets with min-layer-mode soft-cost-low = 11
18 nets are partially connected,
 of which 0 are detail routed and 18 are global routed.
21 nets are fully connected,
 of which 1 are detail routed and 20 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 18, Total Half Perimeter Wire Length (HPWL) 1300 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count       18     Total HPWL         1300 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   46  Alloctr   47  Proc 8715 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.60     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   49  Alloctr   50  Proc 8715 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   49  Alloctr   50  Proc 8715 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   49  Alloctr   50  Proc 8715 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  225  Alloctr  226  Proc 8715 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  225  Alloctr  226  Proc 8715 
Initial. Routing result:
Initial. Both Dirs: Overflow =    28 Max = 1 GRCs =    28 (0.07%)
Initial. H routing: Overflow =    28 Max = 1 (GRCs = 28) GRCs =    28 (0.15%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =    28 Max = 1 (GRCs = 28) GRCs =    28 (0.15%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 7273.10
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 69.06
Initial. Layer M3 wire length = 2766.17
Initial. Layer M4 wire length = 3235.60
Initial. Layer M5 wire length = 478.08
Initial. Layer M6 wire length = 207.33
Initial. Layer M7 wire length = 239.41
Initial. Layer M8 wire length = 277.45
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 5334
Initial. Via VIA12SQ_C count = 1666
Initial. Via VIA23SQ_C count = 1650
Initial. Via VIA34SQ_C count = 1799
Initial. Via VIA45SQ_C count = 135
Initial. Via VIA56SQ_C count = 38
Initial. Via VIA67SQ_C count = 28
Initial. Via VIA78SQ_C count = 18
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 10:09:06 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  225  Alloctr  226  Proc 8715 
phase1. Routing result:
phase1. Both Dirs: Overflow =    28 Max = 1 GRCs =    28 (0.07%)
phase1. H routing: Overflow =    28 Max = 1 (GRCs = 28) GRCs =    28 (0.15%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =    28 Max = 1 (GRCs = 28) GRCs =    28 (0.15%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 7273.10
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 69.06
phase1. Layer M3 wire length = 2766.17
phase1. Layer M4 wire length = 3235.60
phase1. Layer M5 wire length = 478.08
phase1. Layer M6 wire length = 207.33
phase1. Layer M7 wire length = 239.41
phase1. Layer M8 wire length = 277.45
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 5334
phase1. Via VIA12SQ_C count = 1666
phase1. Via VIA23SQ_C count = 1650
phase1. Via VIA34SQ_C count = 1799
phase1. Via VIA45SQ_C count = 135
phase1. Via VIA56SQ_C count = 38
phase1. Via VIA67SQ_C count = 28
phase1. Via VIA78SQ_C count = 18
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  184  Alloctr  184  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  225  Alloctr  226  Proc 8715 

Congestion utilization per direction:
Average vertical track utilization   =  2.01 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  2.03 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  182  Alloctr  182  Proc    0 
[End of Global Routing] Total (MB): Used  222  Alloctr  223  Proc 8715 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   69  Alloctr   70  Proc 8715 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: TA init] Total (MB): Used   35  Alloctr   36  Proc 8715 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 587 of 5768


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   36  Alloctr   37  Proc 8715 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   36  Alloctr   37  Proc 8715 

Number of wires with overlap after iteration 1 = 39 of 5180


Wire length and via report:
---------------------------
Number of M1 wires: 12            : 0
Number of M2 wires: 1708                 VIA12SQ_C: 1677
Number of M3 wires: 2113                 VIA23SQ_C: 1690
Number of M4 wires: 1178                 VIA34SQ_C: 1666
Number of M5 wires: 102                  VIA45SQ_C: 145
Number of M6 wires: 36           VIA56SQ_C: 39
Number of M7 wires: 20           VIA67SQ_C: 28
Number of M8 wires: 11           VIA78SQ_C: 18
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 5180              vias: 5263

Total M1 wire length: 1.1
Total M2 wire length: 410.7
Total M3 wire length: 2989.7
Total M4 wire length: 3061.0
Total M5 wire length: 480.9
Total M6 wire length: 207.3
Total M7 wire length: 236.5
Total M8 wire length: 278.5
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 7665.8

Longest M1 wire length: 0.3
Longest M2 wire length: 3.5
Longest M3 wire length: 40.1
Longest M4 wire length: 26.4
Longest M5 wire length: 35.6
Longest M6 wire length: 30.4
Longest M7 wire length: 36.5
Longest M8 wire length: 40.1
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used   33  Alloctr   35  Proc 8715 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   45  Alloctr   47  Proc 8715 
Total number of nets = 8350, of which 0 are not extracted
Total number of open nets = 8311, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 196 candidate regions.
Start DR iteration 0: uniform partition
Routed  26/196 Partitions, Violations = 6
Routed  27/196 Partitions, Violations = 6
Routed  28/196 Partitions, Violations = 8
Routed  29/196 Partitions, Violations = 8
Routed  30/196 Partitions, Violations = 10
Routed  31/196 Partitions, Violations = 13
Routed  32/196 Partitions, Violations = 18
Routed  33/196 Partitions, Violations = 18
Routed  34/196 Partitions, Violations = 18
Routed  35/196 Partitions, Violations = 18
Routed  36/196 Partitions, Violations = 20
Routed  37/196 Partitions, Violations = 20
Routed  38/196 Partitions, Violations = 20
Routed  39/196 Partitions, Violations = 20
Routed  40/196 Partitions, Violations = 26
Routed  41/196 Partitions, Violations = 20
Routed  42/196 Partitions, Violations = 20
Routed  43/196 Partitions, Violations = 22
Routed  44/196 Partitions, Violations = 22
Routed  45/196 Partitions, Violations = 22
Routed  46/196 Partitions, Violations = 22
Routed  47/196 Partitions, Violations = 23
Routed  48/196 Partitions, Violations = 23
Routed  49/196 Partitions, Violations = 25
Routed  50/196 Partitions, Violations = 23
Routed  51/196 Partitions, Violations = 23
Routed  52/196 Partitions, Violations = 23
Routed  53/196 Partitions, Violations = 23
Routed  54/196 Partitions, Violations = 23
Routed  55/196 Partitions, Violations = 25
Routed  56/196 Partitions, Violations = 25
Routed  57/196 Partitions, Violations = 23
Routed  58/196 Partitions, Violations = 23
Routed  59/196 Partitions, Violations = 25
Routed  60/196 Partitions, Violations = 25
Routed  61/196 Partitions, Violations = 25
Routed  62/196 Partitions, Violations = 25
Routed  63/196 Partitions, Violations = 25
Routed  64/196 Partitions, Violations = 25
Routed  65/196 Partitions, Violations = 27
Routed  66/196 Partitions, Violations = 27
Routed  67/196 Partitions, Violations = 24
Routed  68/196 Partitions, Violations = 24
Routed  69/196 Partitions, Violations = 22
Routed  70/196 Partitions, Violations = 20
Routed  71/196 Partitions, Violations = 20
Routed  72/196 Partitions, Violations = 20
Routed  73/196 Partitions, Violations = 20
Routed  74/196 Partitions, Violations = 22
Routed  75/196 Partitions, Violations = 22
Routed  76/196 Partitions, Violations = 26
Routed  77/196 Partitions, Violations = 29
Routed  78/196 Partitions, Violations = 33
Routed  79/196 Partitions, Violations = 33
Routed  80/196 Partitions, Violations = 33
Routed  81/196 Partitions, Violations = 33
Routed  82/196 Partitions, Violations = 33
Routed  83/196 Partitions, Violations = 35
Routed  84/196 Partitions, Violations = 35
Routed  85/196 Partitions, Violations = 39
Routed  86/196 Partitions, Violations = 39
Routed  87/196 Partitions, Violations = 39
Routed  88/196 Partitions, Violations = 39
Routed  89/196 Partitions, Violations = 39
Routed  90/196 Partitions, Violations = 41
Routed  91/196 Partitions, Violations = 41
Routed  92/196 Partitions, Violations = 43
Routed  93/196 Partitions, Violations = 43
Routed  94/196 Partitions, Violations = 43
Routed  95/196 Partitions, Violations = 47
Routed  96/196 Partitions, Violations = 47
Routed  97/196 Partitions, Violations = 55
Routed  98/196 Partitions, Violations = 55
Routed  99/196 Partitions, Violations = 56
Routed  100/196 Partitions, Violations =        56
Routed  101/196 Partitions, Violations =        56
Routed  102/196 Partitions, Violations =        56
Routed  103/196 Partitions, Violations =        56
Routed  104/196 Partitions, Violations =        56
Routed  105/196 Partitions, Violations =        56
Routed  106/196 Partitions, Violations =        56
Routed  107/196 Partitions, Violations =        60
Routed  108/196 Partitions, Violations =        67
Routed  109/196 Partitions, Violations =        67
Routed  110/196 Partitions, Violations =        72
Routed  111/196 Partitions, Violations =        76
Routed  112/196 Partitions, Violations =        76
Routed  113/196 Partitions, Violations =        78
Routed  114/196 Partitions, Violations =        80
Routed  115/196 Partitions, Violations =        84
Routed  116/196 Partitions, Violations =        84
Routed  117/196 Partitions, Violations =        84
Routed  118/196 Partitions, Violations =        86
Routed  119/196 Partitions, Violations =        86
Routed  120/196 Partitions, Violations =        87
Routed  121/196 Partitions, Violations =        87
Routed  122/196 Partitions, Violations =        84
Routed  123/196 Partitions, Violations =        84
Routed  124/196 Partitions, Violations =        84
Routed  125/196 Partitions, Violations =        89
Routed  126/196 Partitions, Violations =        86
Routed  127/196 Partitions, Violations =        82
Routed  128/196 Partitions, Violations =        82
Routed  129/196 Partitions, Violations =        82
Routed  130/196 Partitions, Violations =        82
Routed  131/196 Partitions, Violations =        82
Routed  132/196 Partitions, Violations =        86
Routed  133/196 Partitions, Violations =        85
Routed  134/196 Partitions, Violations =        85
Routed  135/196 Partitions, Violations =        85
Routed  136/196 Partitions, Violations =        83
Routed  137/196 Partitions, Violations =        83
Routed  138/196 Partitions, Violations =        83
Routed  139/196 Partitions, Violations =        81
Routed  140/196 Partitions, Violations =        81
Routed  141/196 Partitions, Violations =        81
Routed  142/196 Partitions, Violations =        84
Routed  143/196 Partitions, Violations =        79
Routed  144/196 Partitions, Violations =        79
Routed  145/196 Partitions, Violations =        75
Routed  146/196 Partitions, Violations =        76
Routed  147/196 Partitions, Violations =        74
Routed  148/196 Partitions, Violations =        76
Routed  149/196 Partitions, Violations =        70
Routed  150/196 Partitions, Violations =        70
Routed  151/196 Partitions, Violations =        68
Routed  152/196 Partitions, Violations =        65
Routed  153/196 Partitions, Violations =        65
Routed  154/196 Partitions, Violations =        69
Routed  155/196 Partitions, Violations =        65
Routed  156/196 Partitions, Violations =        65
Routed  157/196 Partitions, Violations =        65
Routed  158/196 Partitions, Violations =        65
Routed  159/196 Partitions, Violations =        65
Routed  160/196 Partitions, Violations =        65
Routed  161/196 Partitions, Violations =        65
Routed  162/196 Partitions, Violations =        65
Routed  163/196 Partitions, Violations =        63
Routed  164/196 Partitions, Violations =        63
Routed  165/196 Partitions, Violations =        57
Routed  166/196 Partitions, Violations =        55
Routed  167/196 Partitions, Violations =        52
Routed  168/196 Partitions, Violations =        47
Routed  169/196 Partitions, Violations =        45
Routed  170/196 Partitions, Violations =        45
Routed  171/196 Partitions, Violations =        45
Routed  172/196 Partitions, Violations =        41
Routed  173/196 Partitions, Violations =        37
Routed  174/196 Partitions, Violations =        32
Routed  175/196 Partitions, Violations =        32
Routed  176/196 Partitions, Violations =        33
Routed  177/196 Partitions, Violations =        33
Routed  178/196 Partitions, Violations =        33
Routed  179/196 Partitions, Violations =        36
Routed  180/196 Partitions, Violations =        34
Routed  181/196 Partitions, Violations =        30
Routed  182/196 Partitions, Violations =        25
Routed  183/196 Partitions, Violations =        20
Routed  184/196 Partitions, Violations =        20
Routed  185/196 Partitions, Violations =        17
Routed  186/196 Partitions, Violations =        17
Routed  187/196 Partitions, Violations =        17
Routed  188/196 Partitions, Violations =        15
Routed  189/196 Partitions, Violations =        15
Routed  190/196 Partitions, Violations =        15
Routed  191/196 Partitions, Violations =        15
Routed  192/196 Partitions, Violations =        11
Routed  193/196 Partitions, Violations =        9
Routed  194/196 Partitions, Violations =        0
Routed  195/196 Partitions, Violations =        0
Routed  196/196 Partitions, Violations =        0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:08 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 0] Stage (MB): Used   67  Alloctr   67  Proc    0 
[Iter 0] Total (MB): Used  101  Alloctr  103  Proc 8715 

End DR iteration 0 with 196 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:08 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   34  Alloctr   35  Proc 8715 
[DR: Done] Elapsed real time: 0:00:08 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   34  Alloctr   35  Proc 8715 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    7722 micron
Total Number of Contacts =             5106
Total Number of Wires =                5106
Total Number of PtConns =              1904
Total Number of Routed Wires =       5106
Total Routed Wire Length =           7621 micron
Total Number of Routed Contacts =       5106
        Layer             M1 :          1 micron
        Layer             M2 :        455 micron
        Layer             M3 :       2999 micron
        Layer             M4 :       3060 micron
        Layer             M5 :        483 micron
        Layer             M6 :        207 micron
        Layer             M7 :        239 micron
        Layer             M8 :        278 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA78SQ_C :         18
        Via   VIA67SQ_C(rot) :         28
        Via        VIA56SQ_C :         39
        Via   VIA45SQ_C(rot) :        138
        Via        VIA34SQ_C :       1558
        Via   VIA23SQ_C(rot) :       1653
        Via        VIA12SQ_C :       1671
        Via   VIA12SQ_C(rot) :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 5106 vias)
 
    Layer VIA1       =  0.00% (0      / 1672    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1672    vias)
    Layer VIA2       =  0.00% (0      / 1653    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1653    vias)
    Layer VIA3       =  0.00% (0      / 1558    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1558    vias)
    Layer VIA4       =  0.00% (0      / 138     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (138     vias)
    Layer VIA5       =  0.00% (0      / 39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (39      vias)
    Layer VIA6       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA7       =  0.00% (0      / 18      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (18      vias)
 
  Total double via conversion rate    =  0.00% (0 / 5106 vias)
 
    Layer VIA1       =  0.00% (0      / 1672    vias)
    Layer VIA2       =  0.00% (0      / 1653    vias)
    Layer VIA3       =  0.00% (0      / 1558    vias)
    Layer VIA4       =  0.00% (0      / 138     vias)
    Layer VIA5       =  0.00% (0      / 39      vias)
    Layer VIA6       =  0.00% (0      / 28      vias)
    Layer VIA7       =  0.00% (0      / 18      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 5106 vias)
 
    Layer VIA1       =  0.00% (0      / 1672    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1672    vias)
    Layer VIA2       =  0.00% (0      / 1653    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1653    vias)
    Layer VIA3       =  0.00% (0      / 1558    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1558    vias)
    Layer VIA4       =  0.00% (0      / 138     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (138     vias)
    Layer VIA5       =  0.00% (0      / 39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (39      vias)
    Layer VIA6       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA7       =  0.00% (0      / 18      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (18      vias)
 

Total number of nets = 8350
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-04-25 10:09:16 / Session: 0.61 hr / Command: 0.04 hr / Memory: 1766 MB (FLW-8100)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2025-04-25 10:09:16 / Session: 0.61 hr / Command: 0.04 hr / Memory: 1766 MB (FLW-8100)

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-04-25 10:09:16 / Session: 0.61 hr / Command: 0.04 hr / Memory: 1766 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8350 nets, 0 global routed, 38 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_top'. (NEX-022)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063427 ohm/um, via_r = 0.465063 ohm/cut, c = 0.075038 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.088165 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8301, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 8301, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:  1083 s (  0.30 hr )  ELAPSE:  2188 s (  0.61 hr )  MEM-PEAK:  1766 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 11778 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:  1083 s (  0.30 hr )  ELAPSE:  2188 s (  0.61 hr )  MEM-PEAK:  1766 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        7  386942784
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        7  386942784     30796.48       8008        574        689
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        7  386942784     30796.48       8008
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Clock-opt initialization complete         CPU:  1095 s (  0.30 hr )  ELAPSE:  2200 s (  0.61 hr )  MEM-PEAK:  1766 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0806 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.1968 seconds to load 8006 cell instances into cellmap
Moveable cells: 7969; Application fixed cells: 37; Macro cells: 0; User fixed cells: 0
0 out of 8311 data nets is detail routed, 38 out of 38 clock nets are detail routed and total 8349 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0105, cell height 1.6720, cell area 3.3616 for total 8006 placed and application fixed cells
Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         6      30796.48  386942784.00        8008              0.61      1766
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         6      30796.48  386942784.00        8008              0.61      1766
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         6      30796.48  386942784.00        8008              0.61      1766
Clock-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         6      30796.48  386942784.00        8008              0.61      1766
Clock-opt optimization Phase 18 Iter  4         0.00        0.00      0.00         6      30796.48  386942784.00        8008              0.61      1766

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         3      30800.04  386791264.00        8008              0.61      1766

CCL: Total Usage Adjustment : 1
INFO: Derive row count 34 from GR congestion map (137/4)
INFO: Derive col count 34 from GR congestion map (137/4)
Convert timing mode ...
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter  6         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter  7         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter  8         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter  9         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 10         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 11         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 12         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 13         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 14         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 15         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 16         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 17         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 18         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 20 Iter 19         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 20         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 21         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 22         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 23         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 24         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 25         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 26         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 27         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 28         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 29         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Clock-opt optimization Phase 20 Iter 30         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         3      30799.02  353669472.00        8008              0.62      1766
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         3      30670.68  350236320.00        7951              0.62      1766
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.07237384 cumPct:    34.56 estdown: 0.13705966 cumUp:  827 numDown: 4849 status= valid
Knee-Processing :  cumEst: 0.19099677 cumPct:    91.20 estdown: 0.01843655 cumUp: 4308 numDown: 1368 status= valid
Knee-Processing :  cumEst: 0.20943332 cumPct:   100.00 estdown: 0.00000000 cumUp: 6163 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.08739478 cumPct:    38.92 estdown: 0.13717876 cumUp:  879 numDown: 4869 status= valid
Knee-Processing :  cumEst: 0.20720440 cumPct:    92.27 estdown: 0.01736907 cumUp: 4391 numDown: 1357 status= valid
Knee-Processing :  cumEst: 0.22457346 cumPct:   100.00 estdown: 0.00000000 cumUp: 6163 numDown:    0 status= valid
Clock-opt optimization Phase 23 Iter  2         0.00        0.00      0.00         3      30670.68  350236320.00        7951              0.63      1766
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.06199078 cumPct:    30.92 estdown: 0.13847402 cumUp:  756 numDown: 4904 status= valid
Knee-Processing :  cumEst: 0.18120387 cumPct:    90.39 estdown: 0.01926066 cumUp: 4255 numDown: 1405 status= valid
Knee-Processing :  cumEst: 0.20046453 cumPct:   100.00 estdown: 0.00000000 cumUp: 6154 numDown:    0 status= valid

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         3      30734.21  341056960.00        7942              0.63      1766
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         3      30734.21  341056960.00        7942              0.63      1766
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.00         3      30734.21  341056960.00        7942              0.63      1766
Clock-opt optimization Phase 24 Iter  4         0.00        0.00      0.00         3      30734.21  341056960.00        7942              0.63      1766
Clock-opt optimization Phase 24 Iter  5         0.00        0.00      0.00         3      30734.21  341056960.00        7942              0.63      1766

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         3      30741.58  341153728.00        7945              0.63      1766
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.00         3      30741.58  341153728.00        7945              0.63      1766
Clock-opt optimization Phase 25 Iter  3         0.00        0.00      0.00         3      30741.58  341153728.00        7945              0.63      1766
Clock-opt optimization Phase 25 Iter  4         0.00        0.00      0.00         3      30741.58  341153728.00        7945              0.63      1766

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         3      30741.58  341153728.00        7945              0.63      1766
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0829 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
Total 0.1995 seconds to load 7943 cell instances into cellmap
Moveable cells: 7906; Application fixed cells: 37; Macro cells: 0; User fixed cells: 0
0 out of 8248 data nets is detail routed, 38 out of 38 clock nets are detail routed and total 8286 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0223, cell height 1.6720, cell area 3.3813 for total 7943 placed and application fixed cells
Information: Current block utilization is '0.69830', effective utilization is '0.69830'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0835 seconds to build cellmap data
Snapped 7906 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8715 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Read DB] Total (MB): Used   40  Alloctr   41  Proc 8715 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   41  Alloctr   42  Proc 8715 
Net statistics:
Total number of nets     = 8287
Number of nets to route  = 8249
Number of nets with min-layer-mode soft = 9
Number of nets with min-layer-mode soft-cost-low = 9
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
38 nets are fully connected,
 of which 38 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 8249, Total Half Perimeter Wire Length (HPWL) 199311 microns
HPWL   0 ~   50 microns: Net Count     7245     Total HPWL        84156 microns
HPWL  50 ~  100 microns: Net Count      481     Total HPWL        34925 microns
HPWL 100 ~  200 microns: Net Count      469     Total HPWL        67483 microns
HPWL 200 ~  300 microns: Net Count       53     Total HPWL        12291 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        1     Total HPWL          456 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   46  Alloctr   47  Proc 8715 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.62     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   49  Alloctr   50  Proc 8715 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   49  Alloctr   50  Proc 8715 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   49  Alloctr   50  Proc 8715 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  153  Alloctr  154  Proc 8715 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:03 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:03 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  159  Alloctr  160  Proc 8715 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1455 Max = 5 GRCs =  3005 (8.01%)
Initial. H routing: Overflow =  1263 Max = 5 (GRCs =  1) GRCs =  2698 (14.37%)
Initial. V routing: Overflow =   191 Max = 3 (GRCs =  7) GRCs =   307 (1.64%)
Initial. M1         Overflow =   135 Max = 2 (GRCs =  8) GRCs =   133 (0.71%)
Initial. M2         Overflow =   182 Max = 3 (GRCs =  7) GRCs =   297 (1.58%)
Initial. M3         Overflow =  1069 Max = 5 (GRCs =  1) GRCs =  2470 (13.16%)
Initial. M4         Overflow =     9 Max = 2 (GRCs =  1) GRCs =    10 (0.05%)
Initial. M5         Overflow =    50 Max = 1 (GRCs = 55) GRCs =    55 (0.29%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     4 Max = 1 (GRCs = 11) GRCs =    11 (0.06%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     2 Max = 1 (GRCs = 29) GRCs =    29 (0.15%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    18 Max =  2 GRCs =    56 (1.91%)
Initial. H routing: Overflow =    15 Max =  2 (GRCs =  6) GRCs =    51 (3.48%)
Initial. V routing: Overflow =     2 Max =  2 (GRCs =  1) GRCs =     5 (0.34%)
Initial. M1         Overflow =     6 Max =  2 (GRCs =  3) GRCs =     5 (0.34%)
Initial. M2         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     3 (0.20%)
Initial. M3         Overflow =     4 Max =  2 (GRCs =  3) GRCs =     5 (0.34%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.14%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  5) GRCs =     5 (0.34%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  1 (GRCs =  7) GRCs =     7 (0.48%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     2 Max =  1 (GRCs = 29) GRCs =    29 (1.98%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 223689.30
Initial. Layer M1 wire length = 3109.00
Initial. Layer M2 wire length = 75776.57
Initial. Layer M3 wire length = 67177.01
Initial. Layer M4 wire length = 29694.34
Initial. Layer M5 wire length = 30760.32
Initial. Layer M6 wire length = 7355.70
Initial. Layer M7 wire length = 8003.30
Initial. Layer M8 wire length = 389.18
Initial. Layer M9 wire length = 1423.88
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 65887
Initial. Via VIA12SQ_C count = 30012
Initial. Via VIA23SQ_C count = 26152
Initial. Via VIA34SQ_C count = 4516
Initial. Via VIA45SQ_C count = 3546
Initial. Via VIA56SQ_C count = 834
Initial. Via VIA67SQ_C count = 665
Initial. Via VIA78SQ_C count = 88
Initial. Via VIA89_C count = 74
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 10:10:57 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:04 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:04 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  159  Alloctr  160  Proc 8715 
phase1. Routing result:
phase1. Both Dirs: Overflow =   119 Max = 3 GRCs =   119 (0.32%)
phase1. H routing: Overflow =   119 Max = 3 (GRCs =  1) GRCs =   119 (0.63%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =    97 Max = 2 (GRCs =  4) GRCs =    99 (0.53%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =    21 Max = 3 (GRCs =  1) GRCs =    19 (0.10%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 231873.22
phase1. Layer M1 wire length = 4504.34
phase1. Layer M2 wire length = 77019.62
phase1. Layer M3 wire length = 61553.28
phase1. Layer M4 wire length = 33969.81
phase1. Layer M5 wire length = 33142.15
phase1. Layer M6 wire length = 9837.67
phase1. Layer M7 wire length = 9677.06
phase1. Layer M8 wire length = 680.36
phase1. Layer M9 wire length = 1488.94
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 69061
phase1. Via VIA12SQ_C count = 30746
phase1. Via VIA23SQ_C count = 25700
phase1. Via VIA34SQ_C count = 5737
phase1. Via VIA45SQ_C count = 4395
phase1. Via VIA56SQ_C count = 1320
phase1. Via VIA67SQ_C count = 966
phase1. Via VIA78SQ_C count = 114
phase1. Via VIA89_C count = 83
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:10 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Whole Chip Routing] Stage (MB): Used  119  Alloctr  119  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  159  Alloctr  160  Proc 8715 

Congestion utilization per direction:
Average vertical track utilization   = 30.36 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 35.77 %
Peak    horizontal track utilization = 140.00 %

[End of Global Routing] Elapsed real time: 0:00:10 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Global Routing] Stage (MB): Used  116  Alloctr  116  Proc    0 
[End of Global Routing] Total (MB): Used  156  Alloctr  157  Proc 8715 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -39  Alloctr  -39  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8715 
Using per-layer congestion maps for congestion reduction.
Information: 50.87% of design has horizontal routing density above target_routing_density of 0.80.
Information: 8.72% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 53.5% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.70 to 0.78. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
****** eLpp weights (with caps)
Number of nets: 8238, of which 8199 non-clock nets
Number of nets with 0 toggle rate: 2156
Max toggle rate = 0.2, average toggle rate = 0.00257867
Max non-clock toggle rate = 0.0546352
eLpp weight range = (0, 20.8047)
*** 50 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 8238
Amt power = 0.1
Non-default weight range: (0.9, 6.98047)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=default
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.80798e+09
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0:23 
Moved 6308 out of 7945 cells, ratio = 0.793958
Total displacement = 26851.234375(um)
Max displacement = 46.627998(um), REG2/U5 (117.552002, 99.615997, 2) => (163.720993, 99.156998, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      1.07(um)
  0 ~  20% cells displacement <=      1.63(um)
  0 ~  30% cells displacement <=      2.14(um)
  0 ~  40% cells displacement <=      2.65(um)
  0 ~  50% cells displacement <=      3.23(um)
  0 ~  60% cells displacement <=      3.86(um)
  0 ~  70% cells displacement <=      4.82(um)
  0 ~  80% cells displacement <=      6.20(um)
  0 ~  90% cells displacement <=      8.63(um)
  0 ~ 100% cells displacement <=     46.63(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8287 nets, 0 global routed, 38 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_top'. (NEX-022)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063427 ohm/um, via_r = 0.465063 ohm/cut, c = 0.075336 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.088464 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8238, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 8238, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 26 Iter  2         0.00        0.00      0.00         4      30741.58  341153728.00        7945              0.64      1766
Clock-opt optimization Phase 26 Iter  3         0.00        0.00      0.00         4      30741.58  341153728.00        7945              0.64      1766
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0832 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.2097 seconds to load 7943 cell instances into cellmap, 6308 cells are off site row
Moveable cells: 7906; Application fixed cells: 37; Macro cells: 0; User fixed cells: 0
0 out of 8248 data nets is detail routed, 38 out of 38 clock nets are detail routed and total 8286 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0223, cell height 1.6720, cell area 3.3813 for total 7943 placed and application fixed cells
Clock-opt optimization Phase 26 Iter  4         0.00        0.00      0.00         4      30741.58  341153728.00        7945              0.64      1766
Number of Site types in the design = 1
Warning: No tie cell is available for constant fixing. (OPT-200)
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 26 Iter  5         0.00        0.00      0.00         4      30741.58  341153728.00        7945              0.64      1766
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0842 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 28(r) x 28(c) GridCells YDim 8.36 XDim 8.36
Total 0.2050 seconds to load 7943 cell instances into cellmap, 6308 cells are off site row
Moveable cells: 7906; Application fixed cells: 37; Macro cells: 0; User fixed cells: 0
0 out of 8248 data nets is detail routed, 38 out of 38 clock nets are detail routed and total 8286 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0223, cell height 1.6720, cell area 3.3813 for total 7943 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 128 total shapes.
Layer M2: cached 27 shapes out of 3190 total shapes.
Cached 1967 vias out of 10483 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0819 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 159 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         7943        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7943
number of references:               159
number of site rows:                123
number of locations attempted:   199862
number of locations failed:       27097  (13.6%)

Legality of references at locations:
123 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2538      40396      5426 ( 13.4%)      23923      4381 ( 18.3%)  AO22X1_RVT
   884      13440      2028 ( 15.1%)       3456       748 ( 21.6%)  DFFARX1_HVT
   459       7128      1001 ( 14.0%)       1513       346 ( 22.9%)  DFFX1_HVT
   214       3752       549 ( 14.6%)       2028       443 ( 21.8%)  NOR4X1_RVT
   354       6682       492 (  7.4%)       3609       369 ( 10.2%)  INVX0_HVT
   352       6286       483 (  7.7%)       3262       338 ( 10.4%)  NAND2X0_RVT
   202       3718       431 ( 11.6%)       2118       361 ( 17.0%)  NAND3X0_RVT
    92       1589       322 ( 20.3%)       1126       291 ( 25.8%)  AO222X1_RVT
   242       3860       299 (  7.7%)       1889       201 ( 10.6%)  AND2X1_RVT
   118       2125       275 ( 12.9%)       1182       210 ( 17.8%)  OA21X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         8 ( 50.0%)          8         2 ( 25.0%)  NOR3X0_HVT
     5        104        41 ( 39.4%)         96        41 ( 42.7%)  AO222X1_LVT
     1         16         6 ( 37.5%)         16         6 ( 37.5%)  NAND3X4_HVT
     2         64        18 ( 28.1%)         40        18 ( 45.0%)  NAND4X0_LVT
     1         16         6 ( 37.5%)         16         5 ( 31.2%)  NOR4X1_LVT
     1         16         6 ( 37.5%)          8         2 ( 25.0%)  OR4X1_LVT
    26        504       144 ( 28.6%)        416       131 ( 31.5%)  AO222X2_RVT
     2         40         9 ( 22.5%)         16         7 ( 43.8%)  OR3X1_LVT
     2         40        14 ( 35.0%)         32         6 ( 18.8%)  NOR4X1_HVT
     1         24         6 ( 25.0%)          0         0 (  0.0%)  NAND2X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7906 (105106 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.368 um ( 0.22 row height)
rms weighted cell displacement:   0.368 um ( 0.22 row height)
max cell displacement:            2.361 um ( 1.41 row height)
avg cell displacement:            0.243 um ( 0.15 row height)
avg weighted cell displacement:   0.243 um ( 0.15 row height)
number of cells moved:             6441
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: CSRF/MC/U19 (INVX0_HVT)
  Input location: (213.896,57.1272)
  Legal location: (213.92,59.488)
  Displacement:   2.361 um ( 1.41 row height)
Cell: PC/U240 (AND2X1_RVT)
  Input location: (206.321,114.609)
  Legal location: (205.864,112.992)
  Displacement:   1.681 um ( 1.01 row height)
Cell: CSRF/MC/U1055 (HADDX2_RVT)
  Input location: (110.58,34.5527)
  Legal location: (110.56,36.08)
  Displacement:   1.527 um ( 0.91 row height)
Cell: IRF/U3429 (AO22X1_RVT)
  Input location: (165.924,180.944)
  Legal location: (164.52,181.544)
  Displacement:   1.527 um ( 0.91 row height)
Cell: CSRF/CDMU/U138 (INVX0_HVT)
  Input location: (189.908,59.3205)
  Legal location: (189.904,57.816)
  Displacement:   1.505 um ( 0.90 row height)
Cell: IRF/U1883 (INVX0_HVT)
  Input location: (107.609,199.692)
  Legal location: (107.216,198.264)
  Displacement:   1.481 um ( 0.89 row height)
Cell: CSRF/MC/U979 (INVX0_HVT)
  Input location: (130.913,14.0772)
  Legal location: (130.928,12.672)
  Displacement:   1.405 um ( 0.84 row height)
Cell: PC/i_addr_reg[18] (LATCHX1_RVT)
  Input location: (209.12,120.544)
  Legal location: (207.992,121.352)
  Displacement:   1.388 um ( 0.83 row height)
Cell: IRF/U522 (NBUFFX4_HVT)
  Input location: (172.985,121.609)
  Legal location: (171.664,121.352)
  Displacement:   1.346 um ( 0.80 row height)
Cell: IRF/U644 (INVX0_HVT)
  Input location: (94.1177,124.349)
  Legal location: (94.144,123.024)
  Displacement:   1.325 um ( 0.79 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 3 
Moved 6441 out of 7945 cells, ratio = 0.810699
Total displacement = 3000.428467(um)
Max displacement = 2.384700(um), CSRF/MC/U19 (213.896103, 58.799198, 4) => (213.919998, 59.487999, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.11(um)
  0 ~  20% cells displacement <=      0.17(um)
  0 ~  30% cells displacement <=      0.25(um)
  0 ~  40% cells displacement <=      0.33(um)
  0 ~  50% cells displacement <=      0.43(um)
  0 ~  60% cells displacement <=      0.52(um)
  0 ~  70% cells displacement <=      0.63(um)
  0 ~  80% cells displacement <=      0.74(um)
  0 ~  90% cells displacement <=      0.86(um)
  0 ~ 100% cells displacement <=      2.38(um)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8287 nets, 0 global routed, 38 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_top'. (NEX-022)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063427 ohm/um, via_r = 0.465063 ohm/cut, c = 0.075336 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.088464 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8238, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 8238, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0729 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.1930 seconds to load 7943 cell instances into cellmap
Moveable cells: 7906; Application fixed cells: 37; Macro cells: 0; User fixed cells: 0
0 out of 8248 data nets is detail routed, 38 out of 38 clock nets are detail routed and total 8286 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0223, cell height 1.6720, cell area 3.3813 for total 7943 placed and application fixed cells
Clock-opt optimization Phase 27 Iter  1         0.08        0.08      0.00        42      30741.58  341153728.00        7945              0.64      1766

Clock-opt optimization Phase 28 Iter  1         0.08        0.08      0.00        42      30741.58  341153728.00        7945              0.64      1766

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2025-04-25 10:11:25 / Session: 0.64 hr / Command: 0.08 hr / Memory: 1766 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Clock-opt optimization complete                 0.08        0.08      0.00        42      30741.58  341153728.00        7945              0.64      1766
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937205874  69.630989609339  8.637364635162  0.781039440852  7.442030811238  3.181114949079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351736960  24.967695709427  0.017813925784  4.045806244037  5.020652716976  6.345842129962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  7.835139826811  8.372519799733  62.020689844586  7.602700269363  3.894185164966  9.819946161759  1.487305987763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210066810127  75.779077154570  7.469509272270  8.788888007826  8.572583184759  1.334140535409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  32.776491395845  6.249944267063  2.738511739211  6.086780206504  8.868292494724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  21.859405424446  3.797536997033  0.705251968271  6.012835117343  3.718578893956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  50.687992617031  0.438104458165  6.662495626730  8.833471749383  2.924318116216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631359359  5.213535407563  4.512012504123  75.345080053000  5.223073714259  1.353118138724  6.508111885577  3.718806383731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327646769  7.943493242169  3.877015211999  17.581408450820  2.628044005159  0.179996942141  1.696225530334  1.418393437515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433141463  7.138041352498  4.361330391019  14.766578198206  1.034982820430  5.295423207259  5.477216763008  6.963325303103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421605255657  8.038173732770  9.639287877774  76.131341210485  0.503072434022  5.658137645567  2.147592272894  4.543832516565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260932464  6.239500643815  3.702212869387  43.768808131424  2.943635800530  5.278796266131  8.072376841465  7.879380378763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795177596  7.847396770155  4.305671304023  12.233097203284  5.098866950564  1.512171270128  7.396849120513  5.512127727835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266867907  8.063326985664  4.288630887880  83.192815230072  3.438358283748  0.373952150450  4.947853103928  1.736374039852
5.440544100694  0.661101274194  5.896554570122  6.530635824878  8.088207826857  2.536784759133  4.182635409027  9.263772709823  6.528340628675  5.386746181676  99.396587874740  2.242578557746  9.662844475706  1.856211998134  4.610329714723
1.210715816137  6.577674860894  2.210795845000  6.975620617273  8.711939211608  6.733806504886  8.234594724589  0.240933684843  9.499448971115  4.902068101492  78.567572810405  1.694973682793  7.689903204170  9.512042690006  7.443504509230
8.426814269489  5.883460719702  5.224824446755  4.567350687070  5.451168271601  2.888717343371  8.510993956270  8.373361785277  2.683894677263  7.652116496953  51.189891746656  2.626064027602  7.955274226136  9.931182497763  5.100789609625
2.547515947891  6.900649322685  3.711017031429  5.135811719666  2.695826730883  3.424349383292  4.350216216918  3.179612142422  5.277311156782  1.040823019141  96.918833412866  9.383294243895  8.426725825858  4.450299125513  6.313551495213
5.354075637072  0.128041232784  1.812653008531  0.004177903135  3.318338724650  8.164485577371  8.848483731125  4.829368310550  3.386714986986  2.542127053166  44.015034527011  2.333884865048  2.560431610998  5.851425464042  3.276425597943
4.932421696337  0.155119996908  7.230050828271  5.075468803017  9.196142141169  6.278130334141  8.335537515565  0.943790289360  2.913670209998  5.902024920846  73.083743295117  7.460421882240  3.171968221421  9.815971840044  4.331472537138
0.413524987821  3.309910196628  7.452798204112  1.902827224529  5.623407259547  7.269363008696  3.367403103784  7.093641815702  7.411336191110  6.944240976650  86.400921010874  8.024860521026  8.944708138324  5.316155293421  6.051514478038
1.737302472199  2.872777742196  5.404010483069  0.003533479565  8.337845567214  7.545872894454  3.874616565921  2.178639317937  5.058743149314  8.009333863439  84.090432581239  6.401591590286  4.112077681156  0.490747092250  2.608382546239

Clock-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0356     0.0802      3   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0356     0.0802   0.0802      3   0.0000     0.0000      0        3     0.4574       40  341153728
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0356     0.0802   0.0802      3   0.0000     0.0000      0        3     0.4574       40  341153728     30741.58       7945        511        689
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0356     0.0802   0.0802      3   0.0000     0.0000      0        3       40  341153728     30741.58       7945

Clock-opt command complete                CPU:  1207 s (  0.34 hr )  ELAPSE:  2316 s (  0.64 hr )  MEM-PEAK:  1766 MB
Clock-opt command statistics  CPU=124 sec (0.03 hr) ELAPSED=128 sec (0.04 hr) MEM-PEAK=1.725 GB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Global-route-opt command begin                   CPU:  1207 s (  0.34 hr )  ELAPSE:  2316 s (  0.64 hr )  MEM-PEAK:  1766 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Info: update em.

Global-route-opt timing update complete          CPU:  1207 s (  0.34 hr )  ELAPSE:  2316 s (  0.64 hr )  MEM-PEAK:  1766 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0356     0.0802      3   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0356     0.0802   0.0802      3   0.0000     0.0000      0        3     0.4574       40  341153728
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0356     0.0802   0.0802      3   0.0000     0.0000      0        3     0.4574       40  341153728     30741.58       7945        511        689
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.0356     0.0802   0.0802      3   0.0000     0.0000      0        3       40  341153728     30741.58       7945
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Global-route-opt initialization complete         CPU:  1218 s (  0.34 hr )  ELAPSE:  2328 s (  0.65 hr )  MEM-PEAK:  1766 MB
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0576 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.1440 seconds to load 7943 cell instances into cellmap
Moveable cells: 7906; Application fixed cells: 37; Macro cells: 0; User fixed cells: 0
0 out of 8247 data nets is detail routed, 38 out of 38 clock nets are detail routed and total 8285 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0223, cell height 1.6720, cell area 3.3813 for total 7943 placed and application fixed cells
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=PD_TOP, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages =  not defined
Hold Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages =  not defined
Unique Voltages in Design:  0.7500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Global-route-opt optimization Phase 1 Iter  1          0.12        0.12      0.00       296      30741.58  341153728.00        7945              0.65      1766
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8715 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Read DB] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Read DB] Total (MB): Used   40  Alloctr   41  Proc 8715 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   42  Alloctr   43  Proc 8715 
Net statistics:
Total number of nets     = 8287
Number of nets to route  = 8278
Number of nets with min-layer-mode soft = 9
Number of nets with min-layer-mode soft-cost-low = 9
30 nets are partially connected,
 of which 30 are detail routed and 0 are global routed.
9 nets are fully connected,
 of which 9 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 8278, Total Half Perimeter Wire Length (HPWL) 208845 microns
HPWL   0 ~   50 microns: Net Count     7223     Total HPWL        86475 microns
HPWL  50 ~  100 microns: Net Count      507     Total HPWL        36656 microns
HPWL 100 ~  200 microns: Net Count      472     Total HPWL        68035 microns
HPWL 200 ~  300 microns: Net Count       74     Total HPWL        16919 microns
HPWL 300 ~  400 microns: Net Count        1     Total HPWL          305 microns
HPWL 400 ~  500 microns: Net Count        1     Total HPWL          456 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   47  Alloctr   47  Proc 8715 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.27     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   50  Alloctr   51  Proc 8715 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   50  Alloctr   51  Proc 8715 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build Data] Total (MB): Used   50  Alloctr   51  Proc 8715 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  226  Alloctr  227  Proc 8715 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:04 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:04 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  231  Alloctr  232  Proc 8715 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1446 Max = 4 GRCs =  3040 (8.10%)
Initial. H routing: Overflow =  1279 Max = 4 (GRCs =  2) GRCs =  2787 (14.85%)
Initial. V routing: Overflow =   167 Max = 4 (GRCs =  1) GRCs =   253 (1.35%)
Initial. M1         Overflow =   288 Max = 2 (GRCs =  7) GRCs =   345 (1.84%)
Initial. M2         Overflow =   141 Max = 4 (GRCs =  1) GRCs =   212 (1.13%)
Initial. M3         Overflow =   925 Max = 4 (GRCs =  2) GRCs =  2311 (12.31%)
Initial. M4         Overflow =    20 Max = 3 (GRCs =  1) GRCs =    20 (0.11%)
Initial. M5         Overflow =    54 Max = 2 (GRCs =  2) GRCs =    58 (0.31%)
Initial. M6         Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.03%)
Initial. M7         Overflow =     5 Max = 1 (GRCs = 15) GRCs =    15 (0.08%)
Initial. M8         Overflow =     1 Max = 1 (GRCs = 16) GRCs =    16 (0.09%)
Initial. M9         Overflow =     5 Max = 1 (GRCs = 58) GRCs =    58 (0.31%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    37 Max =  4 GRCs =   124 (4.23%)
Initial. H routing: Overflow =    22 Max =  4 (GRCs =  2) GRCs =    92 (6.28%)
Initial. V routing: Overflow =    15 Max =  3 (GRCs =  1) GRCs =    32 (2.18%)
Initial. M1         Overflow =     5 Max =  1 (GRCs =  7) GRCs =     7 (0.48%)
Initial. M2         Overflow =     7 Max =  2 (GRCs =  2) GRCs =     8 (0.55%)
Initial. M3         Overflow =     9 Max =  4 (GRCs =  2) GRCs =    10 (0.68%)
Initial. M4         Overflow =     6 Max =  3 (GRCs =  1) GRCs =     7 (0.48%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  6) GRCs =     6 (0.41%)
Initial. M6         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.07%)
Initial. M7         Overflow =     1 Max =  1 (GRCs = 11) GRCs =    11 (0.75%)
Initial. M8         Overflow =     1 Max =  1 (GRCs = 16) GRCs =    16 (1.09%)
Initial. M9         Overflow =     5 Max =  1 (GRCs = 58) GRCs =    58 (3.96%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 232088.79
Initial. Layer M1 wire length = 3116.32
Initial. Layer M2 wire length = 78174.55
Initial. Layer M3 wire length = 69244.55
Initial. Layer M4 wire length = 28374.42
Initial. Layer M5 wire length = 33396.01
Initial. Layer M6 wire length = 9755.67
Initial. Layer M7 wire length = 8233.00
Initial. Layer M8 wire length = 451.87
Initial. Layer M9 wire length = 1342.39
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 65664
Initial. Via VIA12SQ_C count = 30206
Initial. Via VIA23SQ_C count = 26342
Initial. Via VIA34SQ_C count = 4241
Initial. Via VIA45SQ_C count = 3345
Initial. Via VIA56SQ_C count = 827
Initial. Via VIA67SQ_C count = 565
Initial. Via VIA78SQ_C count = 72
Initial. Via VIA89_C count = 66
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 10:11:47 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:03 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:03 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  232  Alloctr  233  Proc 8715 
phase1. Routing result:
phase1. Both Dirs: Overflow =   315 Max = 3 GRCs =   749 (2.00%)
phase1. H routing: Overflow =   279 Max = 2 (GRCs =  4) GRCs =   685 (3.65%)
phase1. V routing: Overflow =    36 Max = 3 (GRCs =  4) GRCs =    64 (0.34%)
phase1. M1         Overflow =   239 Max = 2 (GRCs =  2) GRCs =   313 (1.67%)
phase1. M2         Overflow =    34 Max = 3 (GRCs =  4) GRCs =    49 (0.26%)
phase1. M3         Overflow =    30 Max = 2 (GRCs =  2) GRCs =   282 (1.50%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  4) GRCs =     4 (0.02%)
phase1. M5         Overflow =     1 Max = 1 (GRCs =  5) GRCs =     5 (0.03%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
phase1. M8         Overflow =     1 Max = 1 (GRCs = 11) GRCs =    11 (0.06%)
phase1. M9         Overflow =     7 Max = 1 (GRCs = 77) GRCs =    77 (0.41%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    12 Max =  1 GRCs =   109 (3.72%)
phase1. H routing: Overflow =     9 Max =  1 (GRCs = 92) GRCs =    92 (6.28%)
phase1. V routing: Overflow =     3 Max =  1 (GRCs = 17) GRCs =    17 (1.16%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     1 Max =  1 (GRCs =  2) GRCs =     2 (0.14%)
phase1. M3         Overflow =     0 Max =  1 (GRCs =  3) GRCs =     3 (0.20%)
phase1. M4         Overflow =     1 Max =  1 (GRCs =  4) GRCs =     4 (0.27%)
phase1. M5         Overflow =     0 Max =  1 (GRCs =  4) GRCs =     4 (0.27%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
phase1. M8         Overflow =     1 Max =  1 (GRCs = 11) GRCs =    11 (0.75%)
phase1. M9         Overflow =     7 Max =  1 (GRCs = 77) GRCs =    77 (5.26%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 237028.64
phase1. Layer M1 wire length = 3963.63
phase1. Layer M2 wire length = 77795.92
phase1. Layer M3 wire length = 64555.62
phase1. Layer M4 wire length = 31893.90
phase1. Layer M5 wire length = 35546.67
phase1. Layer M6 wire length = 11854.42
phase1. Layer M7 wire length = 9281.19
phase1. Layer M8 wire length = 523.83
phase1. Layer M9 wire length = 1613.45
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 67679
phase1. Via VIA12SQ_C count = 30552
phase1. Via VIA23SQ_C count = 25910
phase1. Via VIA34SQ_C count = 5272
phase1. Via VIA45SQ_C count = 3931
phase1. Via VIA56SQ_C count = 1115
phase1. Via VIA67SQ_C count = 729
phase1. Via VIA78SQ_C count = 92
phase1. Via VIA89_C count = 78
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri Apr 25 10:11:51 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:02 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  232  Alloctr  233  Proc 8715 
phase2. Routing result:
phase2. Both Dirs: Overflow =   210 Max = 2 GRCs =   269 (0.72%)
phase2. H routing: Overflow =   209 Max = 2 (GRCs =  3) GRCs =   268 (1.43%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. M1         Overflow =   196 Max = 2 (GRCs =  1) GRCs =   257 (1.37%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =    13 Max = 2 (GRCs =  2) GRCs =    11 (0.06%)
phase2. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 237654.98
phase2. Layer M1 wire length = 4006.11
phase2. Layer M2 wire length = 77845.75
phase2. Layer M3 wire length = 64319.47
phase2. Layer M4 wire length = 32112.86
phase2. Layer M5 wire length = 35582.53
phase2. Layer M6 wire length = 12135.23
phase2. Layer M7 wire length = 9475.44
phase2. Layer M8 wire length = 575.84
phase2. Layer M9 wire length = 1601.75
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 67935
phase2. Via VIA12SQ_C count = 30577
phase2. Via VIA23SQ_C count = 25905
phase2. Via VIA34SQ_C count = 5398
phase2. Via VIA45SQ_C count = 3991
phase2. Via VIA56SQ_C count = 1141
phase2. Via VIA67SQ_C count = 753
phase2. Via VIA78SQ_C count = 92
phase2. Via VIA89_C count = 78
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri Apr 25 10:11:53 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  232  Alloctr  233  Proc 8715 
phase3. Routing result:
phase3. Both Dirs: Overflow =   182 Max = 2 GRCs =   243 (0.65%)
phase3. H routing: Overflow =   182 Max = 2 (GRCs =  1) GRCs =   243 (1.29%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =   181 Max = 2 (GRCs =  1) GRCs =   242 (1.29%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 237643.29
phase3. Layer M1 wire length = 3984.64
phase3. Layer M2 wire length = 77932.41
phase3. Layer M3 wire length = 64353.20
phase3. Layer M4 wire length = 32062.04
phase3. Layer M5 wire length = 35562.87
phase3. Layer M6 wire length = 12100.12
phase3. Layer M7 wire length = 9470.42
phase3. Layer M8 wire length = 575.84
phase3. Layer M9 wire length = 1601.75
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 67923
phase3. Via VIA12SQ_C count = 30566
phase3. Via VIA23SQ_C count = 25912
phase3. Via VIA34SQ_C count = 5399
phase3. Via VIA45SQ_C count = 3988
phase3. Via VIA56SQ_C count = 1137
phase3. Via VIA67SQ_C count = 751
phase3. Via VIA78SQ_C count = 92
phase3. Via VIA89_C count = 78
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:14 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[End of Whole Chip Routing] Stage (MB): Used  191  Alloctr  191  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  232  Alloctr  233  Proc 8715 

Congestion utilization per direction:
Average vertical track utilization   = 30.41 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 37.54 %
Peak    horizontal track utilization = 110.00 %

[End of Global Routing] Elapsed real time: 0:00:14 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[End of Global Routing] Stage (MB): Used  188  Alloctr  188  Proc    0 
[End of Global Routing] Total (MB): Used  229  Alloctr  230  Proc 8715 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -39  Alloctr  -39  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8715 
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8287 nets, 8276 global routed, 9 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8238, routed nets = 8238, across physical hierarchy nets = 0, parasitics cached nets = 8238, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Global-route-opt route-global QoR
_________________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        7     0.7080       22  341153728
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        7     0.7080       22  341153728     30741.58       7945        511        689
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        7       22  341153728     30741.58       7945

Global-route-opt Global-routing complete         CPU:  1239 s (  0.34 hr )  ELAPSE:  2351 s (  0.65 hr )  MEM-PEAK:  1766 MB

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.27     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Global-route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00       204      30741.58  341153728.00        7945              0.65      1766

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063427 ohm/um, via_r = 0.465063 ohm/cut, c = 0.075336 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.088464 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00       204      30738.28  341128960.00        7944              0.65      1766
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00       204      30738.28  341128960.00        7944              0.65      1766
Global-route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         7      30785.55  341345056.00        7944              0.66      1766
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         7      30785.55  341345056.00        7944              0.66      1766
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 4 Iter  5          0.00        0.00      0.00         7      30785.55  341345056.00        7944              0.66      1766
Global-route-opt optimization Phase 4 Iter  6          0.00        0.00      0.00         7      30785.55  341345056.00        7944              0.66      1766

Global-route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Global-route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Global-route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Global-route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Global-route-opt optimization Phase 5 Iter  6          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 5 Iter  7          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766

Global-route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT


register reference list:
   saed32_hvt|saed32_hvt_std/AODFFARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFARX2_RVT
   saed32_hvt|saed32_hvt_std/AODFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFX1_HVT
   saed32_hvt|saed32_hvt_std/DFFX2_HVT
   saed32_lvt|saed32_lvt_std/DFFX1_LVT
   saed32_lvt|saed32_lvt_std/DFFX2_LVT
   saed32_rvt|saed32_rvt_std/DFFX1_RVT
   saed32_rvt|saed32_rvt_std/DFFX2_RVT
   saed32_hvt|saed32_hvt_std/LARX1_HVT
   saed32_hvt|saed32_hvt_std/LARX2_HVT
   saed32_lvt|saed32_lvt_std/LARX1_LVT
   saed32_lvt|saed32_lvt_std/LARX2_LVT
   saed32_rvt|saed32_rvt_std/LARX1_RVT
   saed32_rvt|saed32_rvt_std/LARX2_RVT
   saed32_hvt|saed32_hvt_std/LASRNX1_HVT
   saed32_hvt|saed32_hvt_std/LASRNX2_HVT
   saed32_lvt|saed32_lvt_std/LASRNX1_LVT
   saed32_lvt|saed32_lvt_std/LASRNX2_LVT
   saed32_rvt|saed32_rvt_std/LASRNX1_RVT
   saed32_rvt|saed32_rvt_std/LASRNX2_RVT
   saed32_hvt|saed32_hvt_std/LASRQX1_HVT
   saed32_hvt|saed32_hvt_std/LASRQX2_HVT
   saed32_lvt|saed32_lvt_std/LASRQX1_LVT
   saed32_lvt|saed32_lvt_std/LASRQX2_LVT
   saed32_rvt|saed32_rvt_std/LASRQX1_RVT
   saed32_rvt|saed32_rvt_std/LASRQX2_RVT
   saed32_hvt|saed32_hvt_std/LASRX1_HVT
   saed32_hvt|saed32_hvt_std/LASRX2_HVT
   saed32_lvt|saed32_lvt_std/LASRX1_LVT
   saed32_lvt|saed32_lvt_std/LASRX2_LVT
   saed32_rvt|saed32_rvt_std/LASRX1_RVT
   saed32_rvt|saed32_rvt_std/LASRX2_RVT
   saed32_hvt|saed32_hvt_std/LASX1_HVT
   saed32_hvt|saed32_hvt_std/LASX2_HVT
   saed32_lvt|saed32_lvt_std/LASX1_LVT
   saed32_lvt|saed32_lvt_std/LASX2_LVT
   saed32_rvt|saed32_rvt_std/LASX1_RVT
   saed32_rvt|saed32_rvt_std/LASX2_RVT
   saed32_hvt|saed32_hvt_std/LATCHX1_HVT
   saed32_hvt|saed32_hvt_std/LATCHX2_HVT
   saed32_lvt|saed32_lvt_std/LATCHX1_LVT
   saed32_lvt|saed32_lvt_std/LATCHX2_LVT
   saed32_rvt|saed32_rvt_std/LATCHX1_RVT
   saed32_rvt|saed32_rvt_std/LATCHX2_RVT
   saed32_hvt|saed32_hvt_std/LNANDX1_HVT
   saed32_hvt|saed32_hvt_std/LNANDX2_HVT
   saed32_lvt|saed32_lvt_std/LNANDX1_LVT
   saed32_lvt|saed32_lvt_std/LNANDX2_LVT
   saed32_rvt|saed32_rvt_std/LNANDX1_RVT
   saed32_rvt|saed32_rvt_std/LNANDX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRSSRX1_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRSSRX1_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRSSRX1_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX2_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.201692, elapsed 0.235478, speed up 0.856522.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 150, DR 6994), data (VR 0, GR 50503, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7636 total shapes.
Layer M2: cached 27 shapes out of 23808 total shapes.
Cached 1967 vias out of 78455 total vias.
Number of Site types in the design = 1
Total power = 0.954238, Leakage = 0.341345, Internal = 0.496559, Switching = 0.116334

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.079413, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.147786, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.079413, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.147786, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 0.079413, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.147786, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.079, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.148, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 145.62 (37), Clock std Cell Area (count) = 145.62 (37), Flop Area (count) = 11089.32 (1597), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.954238, Leakage = 0.341345, Internal = 0.496559, Switching = 0.116334

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9687

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.079413, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.147786, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.079413, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.147786, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 0.079413, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.147786, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.079, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.148, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 145.62 (37), Clock std Cell Area (count) = 145.62 (37), Flop Area (count) = 11089.32 (1597), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.954238, Leakage = 0.341345, Internal = 0.496559, Switching = 0.116334

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.4990

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.079413, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.147786, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.079413, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.147786, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 0.079413, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.147786, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.079, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.148, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 145.62 (37), Clock std Cell Area (count) = 145.62 (37), Flop Area (count) = 11089.32 (1597), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.954238, Leakage = 0.341345, Internal = 0.496559, Switching = 0.116334
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 3.932117, elapsed 5.013941, speed up 0.784237.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Global-route-opt optimization Phase 8 Iter  2          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Global-route-opt optimization Phase 8 Iter  3          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 8 Iter  4          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Global-route-opt optimization Phase 8 Iter  5          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Global-route-opt optimization Phase 8 Iter  6          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Global-route-opt optimization Phase 8 Iter  7          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Global-route-opt optimization Phase 8 Iter  8          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Global-route-opt optimization Phase 8 Iter  9          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Global-route-opt optimization Phase 8 Iter 10          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 8 Iter 11          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Global-route-opt optimization Phase 8 Iter 12          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 8 Iter 13          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 8 Iter 14          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 8 Iter 15          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766

Global-route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Global-route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766

Global-route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0      30785.55  341345056.00        7964              0.66      1766
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT


register reference list:
   saed32_hvt|saed32_hvt_std/AODFFARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFARX2_RVT
   saed32_hvt|saed32_hvt_std/AODFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFX1_HVT
   saed32_hvt|saed32_hvt_std/DFFX2_HVT
   saed32_lvt|saed32_lvt_std/DFFX1_LVT
   saed32_lvt|saed32_lvt_std/DFFX2_LVT
   saed32_rvt|saed32_rvt_std/DFFX1_RVT
   saed32_rvt|saed32_rvt_std/DFFX2_RVT
   saed32_hvt|saed32_hvt_std/LARX1_HVT
   saed32_hvt|saed32_hvt_std/LARX2_HVT
   saed32_lvt|saed32_lvt_std/LARX1_LVT
   saed32_lvt|saed32_lvt_std/LARX2_LVT
   saed32_rvt|saed32_rvt_std/LARX1_RVT
   saed32_rvt|saed32_rvt_std/LARX2_RVT
   saed32_hvt|saed32_hvt_std/LASRNX1_HVT
   saed32_hvt|saed32_hvt_std/LASRNX2_HVT
   saed32_lvt|saed32_lvt_std/LASRNX1_LVT
   saed32_lvt|saed32_lvt_std/LASRNX2_LVT
   saed32_rvt|saed32_rvt_std/LASRNX1_RVT
   saed32_rvt|saed32_rvt_std/LASRNX2_RVT
   saed32_hvt|saed32_hvt_std/LASRQX1_HVT
   saed32_hvt|saed32_hvt_std/LASRQX2_HVT
   saed32_lvt|saed32_lvt_std/LASRQX1_LVT
   saed32_lvt|saed32_lvt_std/LASRQX2_LVT
   saed32_rvt|saed32_rvt_std/LASRQX1_RVT
   saed32_rvt|saed32_rvt_std/LASRQX2_RVT
   saed32_hvt|saed32_hvt_std/LASRX1_HVT
   saed32_hvt|saed32_hvt_std/LASRX2_HVT
   saed32_lvt|saed32_lvt_std/LASRX1_LVT
   saed32_lvt|saed32_lvt_std/LASRX2_LVT
   saed32_rvt|saed32_rvt_std/LASRX1_RVT
   saed32_rvt|saed32_rvt_std/LASRX2_RVT
   saed32_hvt|saed32_hvt_std/LASX1_HVT
   saed32_hvt|saed32_hvt_std/LASX2_HVT
   saed32_lvt|saed32_lvt_std/LASX1_LVT
   saed32_lvt|saed32_lvt_std/LASX2_LVT
   saed32_rvt|saed32_rvt_std/LASX1_RVT
   saed32_rvt|saed32_rvt_std/LASX2_RVT
   saed32_hvt|saed32_hvt_std/LATCHX1_HVT
   saed32_hvt|saed32_hvt_std/LATCHX2_HVT
   saed32_lvt|saed32_lvt_std/LATCHX1_LVT
   saed32_lvt|saed32_lvt_std/LATCHX2_LVT
   saed32_rvt|saed32_rvt_std/LATCHX1_RVT
   saed32_rvt|saed32_rvt_std/LATCHX2_RVT
   saed32_hvt|saed32_hvt_std/LNANDX1_HVT
   saed32_hvt|saed32_hvt_std/LNANDX2_HVT
   saed32_lvt|saed32_lvt_std/LNANDX1_LVT
   saed32_lvt|saed32_lvt_std/LNANDX2_LVT
   saed32_rvt|saed32_rvt_std/LNANDX1_RVT
   saed32_rvt|saed32_rvt_std/LNANDX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRSSRX1_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRSSRX1_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRSSRX1_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX2_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.197240, elapsed 0.216604, speed up 0.910602.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 150, DR 6994), data (VR 0, GR 50503, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Number of Site types in the design = 1
Total power = 0.954238, Leakage = 0.341345, Internal = 0.496559, Switching = 0.116334

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.079413, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.147786, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.079413, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.147786, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 0.079413, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.147786, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.079, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.148, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 145.62 (37), Clock std Cell Area (count) = 145.62 (37), Flop Area (count) = 11089.32 (1597), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.954238, Leakage = 0.341345, Internal = 0.496559, Switching = 0.116334
9,9|7,7|7,7|3,3|4,4|6,6|4,4|2,2|2,2|3,3|3,3|2,2|3,3|5,5|2,2|1,1|2,2|3,3|1,1|1,1|1,1|1,1|1,1|2,2|1,1|1,1|2,2|2,2|2,2|2,2|1,1|2,2|2,2|2,2|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =        278
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =        177
        # Failed main graph committ          =          0
        # Successful main graph commit      =        101
        # Subgraph evaluation success rate in percent =     0.3633
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Number of cells sized                =        101
        # Number of cells added                =          0
        # Number of cells removed                =          0
        # Accepted         sizing moves =       65
        # Accepted         sizing moves =       36

        # Total CPU time                  = 00h:00m:29s
        # Total elapsed time              = 00h:00m:32s
        # Flow total speed up             =     0.9209
        # Commit CPU time                 = 00h:00m:20s
        # Commit elapsed time             = 00h:00m:22s
        # Commit speed up                 =     0.9235
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9771
        # Filter CPU time                 = 00h:00m:01s
        # Filter elapsed time             = 00h:00m:01s
        # Filter speed up                 =     0.9654
        # Sg CPU time                     = 00h:00m:06s
        # Sg elapsed time                 = 00h:00m:07s
        # Sg speed up                     =     0.8997
        # The rest of flow speed up       =     0.9150

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.033900, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.131098, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.033900, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.131098, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 0.033900, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.131098, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.034, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.131, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 124.53 (37), Clock std Cell Area (count) = 124.53 (37), Flop Area (count) = 11072.04 (1597), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.914593, Leakage = 0.310580, Internal = 0.488825, Switching = 0.115188
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 34.592148, elapsed 37.604446, speed up 0.919895.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0      30747.17  310580064.00        7964              0.67      1766
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0      30747.17  310167328.00        7964              0.68      1766
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.08108976 cumPct:    37.06 estdown: 0.13772169 cumUp:  841 numDown: 4919 status= valid
Knee-Processing :  cumEst: 0.20113236 cumPct:    91.92 estdown: 0.01767886 cumUp: 4361 numDown: 1399 status= valid
Knee-Processing :  cumEst: 0.21881121 cumPct:   100.00 estdown: 0.00000000 cumUp: 6176 numDown:    0 status= valid
Global-route-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         0      30568.26  305019648.00        7964              0.68      1766
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.05516005 cumPct:    28.39 estdown: 0.13913974 cumUp:  677 numDown: 4958 status= valid
Knee-Processing :  cumEst: 0.17451185 cumPct:    89.82 estdown: 0.01978759 cumUp: 4180 numDown: 1455 status= valid
Knee-Processing :  cumEst: 0.19429943 cumPct:   100.00 estdown: 0.00000000 cumUp: 6123 numDown:    0 status= valid

Global-route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         0      30595.20  304260640.00        7911              0.69      1766
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         0      30592.65  304239392.00        7910              0.69      1766
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0

Global-route-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0      30596.72  304243584.00        7912              0.69      1766

Global-route-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0      30596.72  304243584.00        7912              0.69      1766
Global-route-opt optimization Phase 16 Iter  2         0.00        0.00      0.00         0      30596.72  304243584.00        7912              0.69      1766


Global-route-opt route preserve complete         CPU:  1354 s (  0.38 hr )  ELAPSE:  2476 s (  0.69 hr )  MEM-PEAK:  1766 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7902 total shapes.
Layer M2: cached 27 shapes out of 23872 total shapes.
Cached 1967 vias out of 78583 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0483 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 152 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         7908        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7908
number of references:               152
number of site rows:                123
number of locations attempted:   179551
number of locations failed:       22693  (12.6%)

Legality of references at locations:
115 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2534      36820      4878 ( 13.2%)      21841      3404 ( 15.6%)  AO22X1_RVT
   898      13353      1996 ( 14.9%)       3520       718 ( 20.4%)  DFFARX1_HVT
   496       7470      1071 ( 14.3%)       1636       365 ( 22.3%)  DFFX1_HVT
   214       3352       472 ( 14.1%)       1796       335 ( 18.7%)  NOR4X1_RVT
   320       4958       368 (  7.4%)       2814       267 (  9.5%)  NAND2X0_RVT
   357       5457       372 (  6.8%)       3059       246 (  8.0%)  INVX0_HVT
   204       3254       344 ( 10.6%)       1862       242 ( 13.0%)  NAND3X0_RVT
    99       1573       268 ( 17.0%)       1022       198 ( 19.4%)  AO222X1_RVT
   241       3460       281 (  8.1%)       1785       176 (  9.9%)  AND2X1_RVT
   252       3991       268 (  6.7%)       2090       157 (  7.5%)  NBUFFX4_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         9 ( 56.2%)          0         0 (  0.0%)  OR3X1_LVT
     1         16         7 ( 43.8%)          8         5 ( 62.5%)  NOR3X0_HVT
     1         16         6 ( 37.5%)          0         0 (  0.0%)  NAND3X4_HVT
     5         80        31 ( 38.8%)         64        23 ( 35.9%)  AO222X1_LVT
     1         16         6 ( 37.5%)         16         5 ( 31.2%)  NOR4X1_LVT
     1         16         5 ( 31.2%)          0         0 (  0.0%)  NAND2X4_HVT
    19        312        94 ( 30.1%)        280        80 ( 28.6%)  AO222X2_RVT
     3         45        12 ( 26.7%)         32        10 ( 31.2%)  NOR3X0_RVT
     1         16         4 ( 25.0%)         16         5 ( 31.2%)  OA21X1_HVT
     1         16         2 ( 12.5%)          8         4 ( 50.0%)  NAND3X2_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7871 (104599 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.048 um ( 0.03 row height)
rms weighted cell displacement:   0.048 um ( 0.03 row height)
max cell displacement:            1.679 um ( 1.00 row height)
avg cell displacement:            0.004 um ( 0.00 row height)
avg weighted cell displacement:   0.004 um ( 0.00 row height)
number of cells moved:              109
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: gre_mt_inst_5203 (NBUFFX2_HVT)
  Input location: (174.704,76.208)
  Legal location: (174.552,74.536)
  Displacement:   1.679 um ( 1.00 row height)
Cell: IRF/gre_mt_inst_5222 (NBUFFX2_RVT)
  Input location: (150.992,214.984)
  Legal location: (149.32,214.984)
  Displacement:   1.672 um ( 1.00 row height)
Cell: gre_mt_inst_5219 (NBUFFX2_HVT)
  Input location: (216.2,121.352)
  Legal location: (216.2,123.024)
  Displacement:   1.672 um ( 1.00 row height)
Cell: IRF/gre_mt_inst_5218 (NBUFFX2_HVT)
  Input location: (169.84,213.312)
  Legal location: (169.84,214.984)
  Displacement:   1.672 um ( 1.00 row height)
Cell: gre_mt_inst_5220 (NBUFFX2_HVT)
  Input location: (216.2,118.008)
  Legal location: (214.984,118.008)
  Displacement:   1.216 um ( 0.73 row height)
Cell: IRF/gre_mt_inst_5217 (NBUFFX2_HVT)
  Input location: (160.72,214.984)
  Legal location: (159.504,214.984)
  Displacement:   1.216 um ( 0.73 row height)
Cell: IRF/U371 (AO22X1_RVT)
  Input location: (71.648,149.776)
  Legal location: (72.56,149.776)
  Displacement:   0.912 um ( 0.55 row height)
Cell: IRF/reg_file_reg[11][23] (DFFARX1_HVT)
  Input location: (165.28,213.312)
  Legal location: (164.52,213.312)
  Displacement:   0.760 um ( 0.45 row height)
Cell: IRF/U130 (AND4X4_HVT)
  Input location: (191.88,119.68)
  Legal location: (191.12,119.68)
  Displacement:   0.760 um ( 0.45 row height)
Cell: IRF/U1689 (AO22X1_RVT)
  Input location: (69.064,149.776)
  Legal location: (68.304,149.776)
  Displacement:   0.760 um ( 0.45 row height)

Legalization succeeded.
Total Legalizer CPU: 2.337
Total Legalizer Wall Time: 2.385
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:  1357 s (  0.38 hr )  ELAPSE:  2478 s (  0.69 hr )  MEM-PEAK:  1766 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =   871 

No. doRoutes           =     4 
No. doUnroutes         =     4 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     4 
No. undoUnroutes       =     4 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:14:09 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 7829/7908
Ground net VSS                7829/7908
--------------------------------------------------------------------------------
Information: connections of 158 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8715 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   39  Alloctr   39  Proc    0 
[End of Read DB] Total (MB): Used   46  Alloctr   47  Proc 8715 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   48  Alloctr   49  Proc 8715 
Net statistics:
Total number of nets     = 8252
Number of nets to route  = 8247
Number of nets with min-layer-mode soft = 6
Number of nets with min-layer-mode soft-cost-low = 6
8175 nets are fully connected,
 of which 5 are detail routed and 8136 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 475, Total Half Perimeter Wire Length (HPWL) 28060 microns
HPWL   0 ~   50 microns: Net Count      282     Total HPWL         3519 microns
HPWL  50 ~  100 microns: Net Count       78     Total HPWL         5777 microns
HPWL 100 ~  200 microns: Net Count       97     Total HPWL        14560 microns
HPWL 200 ~  300 microns: Net Count       17     Total HPWL         3900 microns
HPWL 300 ~  400 microns: Net Count        1     Total HPWL          305 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 8715 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.30     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   55  Alloctr   56  Proc 8715 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   56  Alloctr   57  Proc 8715 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build Data] Total (MB): Used   56  Alloctr   57  Proc 8715 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  232  Alloctr  233  Proc 8715 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  232  Alloctr  233  Proc 8715 
Initial. Routing result:
Initial. Both Dirs: Overflow =   198 Max = 2 GRCs =   262 (0.70%)
Initial. H routing: Overflow =   198 Max = 2 (GRCs =  2) GRCs =   262 (1.40%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =   190 Max = 2 (GRCs =  2) GRCs =   254 (1.35%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.04%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 237703.36
Initial. Layer M1 wire length = 3991.72
Initial. Layer M2 wire length = 77903.67
Initial. Layer M3 wire length = 64442.12
Initial. Layer M4 wire length = 32071.24
Initial. Layer M5 wire length = 35545.76
Initial. Layer M6 wire length = 12102.17
Initial. Layer M7 wire length = 9469.10
Initial. Layer M8 wire length = 575.84
Initial. Layer M9 wire length = 1601.75
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 67970
Initial. Via VIA12SQ_C count = 30536
Initial. Via VIA23SQ_C count = 25969
Initial. Via VIA34SQ_C count = 5413
Initial. Via VIA45SQ_C count = 3989
Initial. Via VIA56SQ_C count = 1139
Initial. Via VIA67SQ_C count = 753
Initial. Via VIA78SQ_C count = 93
Initial. Via VIA89_C count = 78
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 10:14:14 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  232  Alloctr  233  Proc 8715 
phase1. Routing result:
phase1. Both Dirs: Overflow =   133 Max = 1 GRCs =   198 (0.53%)
phase1. H routing: Overflow =   133 Max = 1 (GRCs = 198) GRCs =   198 (1.05%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M1         Overflow =   133 Max = 1 (GRCs = 198) GRCs =   198 (1.05%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 237713.25
phase1. Layer M1 wire length = 3896.15
phase1. Layer M2 wire length = 77964.47
phase1. Layer M3 wire length = 64554.13
phase1. Layer M4 wire length = 32010.04
phase1. Layer M5 wire length = 35511.18
phase1. Layer M6 wire length = 12122.23
phase1. Layer M7 wire length = 9477.46
phase1. Layer M8 wire length = 575.84
phase1. Layer M9 wire length = 1601.75
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 67997
phase1. Via VIA12SQ_C count = 30511
phase1. Via VIA23SQ_C count = 26024
phase1. Via VIA34SQ_C count = 5411
phase1. Via VIA45SQ_C count = 3988
phase1. Via VIA56SQ_C count = 1139
phase1. Via VIA67SQ_C count = 753
phase1. Via VIA78SQ_C count = 93
phase1. Via VIA89_C count = 78
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri Apr 25 10:14:14 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  232  Alloctr  233  Proc 8715 
phase2. Routing result:
phase2. Both Dirs: Overflow =   133 Max = 1 GRCs =   198 (0.53%)
phase2. H routing: Overflow =   133 Max = 1 (GRCs = 198) GRCs =   198 (1.05%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M1         Overflow =   133 Max = 1 (GRCs = 198) GRCs =   198 (1.05%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 237710.56
phase2. Layer M1 wire length = 3896.69
phase2. Layer M2 wire length = 77961.24
phase2. Layer M3 wire length = 64554.13
phase2. Layer M4 wire length = 32010.04
phase2. Layer M5 wire length = 35511.18
phase2. Layer M6 wire length = 12122.23
phase2. Layer M7 wire length = 9477.46
phase2. Layer M8 wire length = 575.84
phase2. Layer M9 wire length = 1601.75
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 67998
phase2. Via VIA12SQ_C count = 30512
phase2. Via VIA23SQ_C count = 26024
phase2. Via VIA34SQ_C count = 5411
phase2. Via VIA45SQ_C count = 3988
phase2. Via VIA56SQ_C count = 1139
phase2. Via VIA67SQ_C count = 753
phase2. Via VIA78SQ_C count = 93
phase2. Via VIA89_C count = 78
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri Apr 25 10:14:15 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  232  Alloctr  233  Proc 8715 
phase3. Routing result:
phase3. Both Dirs: Overflow =   133 Max = 1 GRCs =   198 (0.53%)
phase3. H routing: Overflow =   133 Max = 1 (GRCs = 198) GRCs =   198 (1.05%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M1         Overflow =   133 Max = 1 (GRCs = 198) GRCs =   198 (1.05%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 237710.38
phase3. Layer M1 wire length = 3896.70
phase3. Layer M2 wire length = 77961.05
phase3. Layer M3 wire length = 64554.13
phase3. Layer M4 wire length = 32010.04
phase3. Layer M5 wire length = 35511.18
phase3. Layer M6 wire length = 12122.23
phase3. Layer M7 wire length = 9477.46
phase3. Layer M8 wire length = 575.84
phase3. Layer M9 wire length = 1601.75
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 67998
phase3. Via VIA12SQ_C count = 30512
phase3. Via VIA23SQ_C count = 26024
phase3. Via VIA34SQ_C count = 5411
phase3. Via VIA45SQ_C count = 3988
phase3. Via VIA56SQ_C count = 1139
phase3. Via VIA67SQ_C count = 753
phase3. Via VIA78SQ_C count = 93
phase3. Via VIA89_C count = 78
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  185  Alloctr  186  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  232  Alloctr  233  Proc 8715 

Congestion utilization per direction:
Average vertical track utilization   = 30.41 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 37.51 %
Peak    horizontal track utilization = 110.00 %

[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[End of Global Routing] Stage (MB): Used  182  Alloctr  183  Proc    0 
[End of Global Routing] Total (MB): Used  229  Alloctr  230  Proc 8715 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of dbOut] Stage (MB): Used  -39  Alloctr  -40  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8715 

Global-route-opt Incremental Global-routing complete  CPU:  1364 s (  0.38 hr )  ELAPSE:  2486 s (  0.69 hr )  MEM-PEAK:  1766 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8252 nets, 8219 global routed, 31 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8203, routed nets = 8203, across physical hierarchy nets = 0, parasitics cached nets = 8203, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0800 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.2038 seconds to load 7908 cell instances into cellmap
Moveable cells: 7871; Application fixed cells: 37; Macro cells: 0; User fixed cells: 0
0 out of 8212 data nets is detail routed, 38 out of 38 clock nets are detail routed and total 8250 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0199, cell height 1.6720, cell area 3.3773 for total 7908 placed and application fixed cells
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (110000 110000) (2174160 2166560)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=PD_TOP, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages =  not defined
Hold Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages =  not defined
Unique Voltages in Design:  0.7500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.30     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Global-route-opt optimization Phase 19 Iter  1         1.59        1.59      0.00        70      30591.64  304201056.00        7910              0.69      1766
Global-route-opt optimization Phase 19 Iter  2         1.59        1.59      0.00        63      30595.45  304597568.00        7910              0.69      1766
Global-route-opt optimization Phase 19 Iter  3         1.59        1.59      0.00        63      30596.72  304819392.00        7910              0.69      1766
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 19 Iter  4         1.59        1.59      0.00        63      30594.43  305001600.00        7910              0.69      1766
Global-route-opt optimization Phase 19 Iter  5         1.59        1.59      0.00        63      30595.70  305024224.00        7910              0.69      1766
Global-route-opt optimization Phase 19 Iter  6         1.59        1.59      0.00        63      30597.23  305203840.00        7910              0.69      1766
Global-route-opt optimization Phase 19 Iter  7         1.59        1.59      0.00        63      30597.23  305203840.00        7910              0.69      1766
Global-route-opt optimization Phase 19 Iter  8         1.59        1.59      0.00        63      30606.38  305201728.00        7910              0.69      1766

Global-route-opt optimization Phase 20 Iter  1         0.34        0.34      0.00        63      30614.00  305311008.00        7910              0.70      1766
Global-route-opt optimization Phase 20 Iter  2         0.03        0.03      0.00        63      30612.99  305515360.00        7910              0.70      1766
Global-route-opt optimization Phase 20 Iter  3         0.03        0.03      0.00        63      30612.99  305515360.00        7910              0.70      1766
Global-route-opt optimization Phase 20 Iter  4         0.03        0.03      0.00        63      30612.99  305515360.00        7910              0.70      1766
Global-route-opt optimization Phase 20 Iter  5         0.03        0.03      0.00        63      30612.99  305515360.00        7910              0.70      1766
Global-route-opt optimization Phase 20 Iter  6         0.00        0.00      0.00        63      30615.02  305707584.00        7910              0.70      1766
Global-route-opt optimization Phase 20 Iter  7         0.00        0.00      0.00        63      30615.02  305707584.00        7910              0.70      1766
Global-route-opt optimization Phase 20 Iter  8         0.00        0.00      0.00        63      30615.02  305707584.00        7910              0.70      1766
Global-route-opt optimization Phase 20 Iter  9         0.00        0.00      0.00        63      30615.02  305707584.00        7910              0.70      1766
Global-route-opt optimization Phase 20 Iter 10         0.00        0.00      0.00        63      30615.02  305707584.00        7910              0.70      1766
Global-route-opt optimization Phase 20 Iter 11         0.00        0.00      0.00        63      30615.02  305707584.00        7910              0.70      1766
Global-route-opt optimization Phase 20 Iter 12         0.00        0.00      0.00        63      30615.02  305707584.00        7910              0.70      1766
Global-route-opt optimization Phase 20 Iter 13         0.00        0.00      0.00        63      30615.02  305707584.00        7910              0.70      1766

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063594 ohm/um, via_r = 0.465111 ohm/cut, c = 0.075341 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.088462 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt optimization Phase 21 Iter  1         0.00        0.00      0.00        63      30615.02  305707584.00        7910              0.70      1766
Global-route-opt optimization Phase 21 Iter  2         0.00        0.00      0.00        63      30615.02  305707584.00        7910              0.70      1766
Global-route-opt optimization Phase 21 Iter  3         0.00        0.00      0.00         0      30626.46  305799232.00        7910              0.70      1766
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 21 Iter  4         0.00        0.00      0.00         0      30626.46  305799232.00        7910              0.70      1766
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 21 Iter  5         0.00        0.00      0.00         0      30626.46  305799232.00        7910              0.70      1766
Global-route-opt optimization Phase 21 Iter  6         0.00        0.00      0.00         0      30626.46  305799232.00        7910              0.70      1766

Global-route-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0      30626.46  305799232.00        7914              0.70      1766
Global-route-opt optimization Phase 22 Iter  2         0.00        0.00      0.00         0      30626.46  305799232.00        7914              0.70      1766

Global-route-opt optimization complete                 0.00        0.00      0.00         0      30626.46  305799232.00        7914              0.70      1766

Global-route-opt route preserve complete         CPU:  1389 s (  0.39 hr )  ELAPSE:  2512 s (  0.70 hr )  MEM-PEAK:  1766 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7451 total shapes.
Layer M2: cached 27 shapes out of 23650 total shapes.
Cached 1967 vias out of 78424 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0818 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 153 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         7912        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7912
number of references:               153
number of site rows:                123
number of locations attempted:   179215
number of locations failed:       22781  (12.7%)

Legality of references at locations:
117 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2534      36780      4887 ( 13.3%)      21833      3406 ( 15.6%)  AO22X1_RVT
   898      13321      1998 ( 15.0%)       3504       713 ( 20.3%)  DFFARX1_HVT
   496       7462      1073 ( 14.4%)       1684       380 ( 22.6%)  DFFX1_HVT
   214       3352       469 ( 14.0%)       1796       335 ( 18.7%)  NOR4X1_RVT
   313       4870       368 (  7.6%)       2750       274 ( 10.0%)  NAND2X0_RVT
   351       5353       377 (  7.0%)       3027       253 (  8.4%)  INVX0_HVT
   203       3246       337 ( 10.4%)       1862       244 ( 13.1%)  NAND3X0_RVT
    99       1557       271 ( 17.4%)       1022       206 ( 20.2%)  AO222X1_RVT
   241       3460       282 (  8.2%)       1769       176 (  9.9%)  AND2X1_RVT
   249       3927       266 (  6.8%)       2058       150 (  7.3%)  NBUFFX4_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         9 ( 56.2%)          0         0 (  0.0%)  OR3X1_LVT
     1         16         7 ( 43.8%)          8         5 ( 62.5%)  NOR3X0_HVT
     5         80        31 ( 38.8%)         64        23 ( 35.9%)  AO222X1_LVT
     1         16         6 ( 37.5%)         16         5 ( 31.2%)  NOR4X1_LVT
     1         16         5 ( 31.2%)          0         0 (  0.0%)  NAND2X4_HVT
    19        312        94 ( 30.1%)        280        80 ( 28.6%)  AO222X2_RVT
     3         45        12 ( 26.7%)         32        10 ( 31.2%)  NOR3X0_RVT
     1         16         4 ( 25.0%)         16         5 ( 31.2%)  OA21X1_HVT
     1         16         2 ( 12.5%)          8         4 ( 50.0%)  NAND3X2_RVT
     2         32         9 ( 28.1%)         32         7 ( 21.9%)  OA222X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7875 (104736 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.026 um ( 0.02 row height)
rms weighted cell displacement:   0.026 um ( 0.02 row height)
max cell displacement:            1.733 um ( 1.04 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:               39
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: CSRF/MM_REG/gre_mt_inst_5234 (NBUFFX2_HVT)
  Input location: (137.16,74.536)
  Legal location: (137.616,76.208)
  Displacement:   1.733 um ( 1.04 row height)
Cell: DEC/gre_mt_inst_5237 (NBUFFX2_HVT)
  Input location: (188.536,111.32)
  Legal location: (187.928,111.32)
  Displacement:   0.608 um ( 0.36 row height)
Cell: DEC/U23 (NAND3X1_HVT)
  Input location: (188.688,111.32)
  Legal location: (189.144,111.32)
  Displacement:   0.456 um ( 0.27 row height)
Cell: CSRF/MM_REG/U70 (AO222X1_RVT)
  Input location: (145.216,72.864)
  Legal location: (145.672,72.864)
  Displacement:   0.456 um ( 0.27 row height)
Cell: CSRF/MC/U180 (AO22X1_RVT)
  Input location: (80.008,14.344)
  Legal location: (79.552,14.344)
  Displacement:   0.456 um ( 0.27 row height)
Cell: CSRF/MM_REG/mepc_out_reg[21] (DFFX1_HVT)
  Input location: (140.96,72.864)
  Legal location: (140.504,72.864)
  Displacement:   0.456 um ( 0.27 row height)
Cell: CSRF/MC/U333 (INVX0_HVT)
  Input location: (89.128,31.064)
  Legal location: (89.584,31.064)
  Displacement:   0.456 um ( 0.27 row height)
Cell: gre_mt_inst_5236 (NBUFFX2_HVT)
  Input location: (189.448,99.616)
  Legal location: (189.904,99.616)
  Displacement:   0.456 um ( 0.27 row height)
Cell: CSRF/MTVAL_REG/mtval_out_reg[12] (DFFX1_HVT)
  Input location: (147.192,72.864)
  Legal location: (147.648,72.864)
  Displacement:   0.456 um ( 0.27 row height)
Cell: CSRF/MM_REG/mepc_out_reg[20] (DFFX1_HVT)
  Input location: (137.008,72.864)
  Legal location: (136.552,72.864)
  Displacement:   0.456 um ( 0.27 row height)

Legalization succeeded.
Total Legalizer CPU: 3.201
Total Legalizer Wall Time: 3.493
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:  1392 s (  0.39 hr )  ELAPSE:  2515 s (  0.70 hr )  MEM-PEAK:  1766 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =    52 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:14:46 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 7908/7912
Ground net VSS                7908/7912
--------------------------------------------------------------------------------
Information: connections of 8 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8715 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Read DB] Stage (MB): Used   39  Alloctr   39  Proc    0 
[End of Read DB] Total (MB): Used   46  Alloctr   47  Proc 8715 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   48  Alloctr   49  Proc 8715 
Net statistics:
Total number of nets     = 8256
Number of nets to route  = 8250
Number of nets with min-layer-mode soft = 6
Number of nets with min-layer-mode soft-cost-low = 6
8223 nets are fully connected,
 of which 6 are detail routed and 8184 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 141, Total Half Perimeter Wire Length (HPWL) 5558 microns
HPWL   0 ~   50 microns: Net Count      100     Total HPWL         1099 microns
HPWL  50 ~  100 microns: Net Count       20     Total HPWL         1598 microns
HPWL 100 ~  200 microns: Net Count       19     Total HPWL         2417 microns
HPWL 200 ~  300 microns: Net Count        2     Total HPWL          444 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 8715 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.30     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   55  Alloctr   56  Proc 8715 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   56  Alloctr   57  Proc 8715 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build Data] Total (MB): Used   56  Alloctr   57  Proc 8715 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  232  Alloctr  233  Proc 8715 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  232  Alloctr  233  Proc 8715 
Initial. Routing result:
Initial. Both Dirs: Overflow =   138 Max = 1 GRCs =   203 (0.54%)
Initial. H routing: Overflow =   138 Max = 1 (GRCs = 203) GRCs =   203 (1.08%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M1         Overflow =   134 Max = 1 (GRCs = 199) GRCs =   199 (1.06%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     4 (0.02%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 237728.78
Initial. Layer M1 wire length = 3891.83
Initial. Layer M2 wire length = 77974.72
Initial. Layer M3 wire length = 64562.18
Initial. Layer M4 wire length = 32011.16
Initial. Layer M5 wire length = 35511.46
Initial. Layer M6 wire length = 12122.23
Initial. Layer M7 wire length = 9477.61
Initial. Layer M8 wire length = 575.84
Initial. Layer M9 wire length = 1601.75
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 68017
Initial. Via VIA12SQ_C count = 30515
Initial. Via VIA23SQ_C count = 26039
Initial. Via VIA34SQ_C count = 5412
Initial. Via VIA45SQ_C count = 3988
Initial. Via VIA56SQ_C count = 1139
Initial. Via VIA67SQ_C count = 753
Initial. Via VIA78SQ_C count = 93
Initial. Via VIA89_C count = 78
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 10:14:50 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  232  Alloctr  233  Proc 8715 
phase1. Routing result:
phase1. Both Dirs: Overflow =   130 Max = 1 GRCs =   195 (0.52%)
phase1. H routing: Overflow =   130 Max = 1 (GRCs = 195) GRCs =   195 (1.04%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M1         Overflow =   130 Max = 1 (GRCs = 195) GRCs =   195 (1.04%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 237733.46
phase1. Layer M1 wire length = 3885.07
phase1. Layer M2 wire length = 77981.96
phase1. Layer M3 wire length = 64568.54
phase1. Layer M4 wire length = 32008.87
phase1. Layer M5 wire length = 35529.37
phase1. Layer M6 wire length = 12126.18
phase1. Layer M7 wire length = 9497.67
phase1. Layer M8 wire length = 574.17
phase1. Layer M9 wire length = 1561.62
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 68011
phase1. Via VIA12SQ_C count = 30509
phase1. Via VIA23SQ_C count = 26042
phase1. Via VIA34SQ_C count = 5413
phase1. Via VIA45SQ_C count = 3988
phase1. Via VIA56SQ_C count = 1139
phase1. Via VIA67SQ_C count = 753
phase1. Via VIA78SQ_C count = 91
phase1. Via VIA89_C count = 76
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri Apr 25 10:14:51 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  232  Alloctr  233  Proc 8715 
phase2. Routing result:
phase2. Both Dirs: Overflow =   130 Max = 1 GRCs =   195 (0.52%)
phase2. H routing: Overflow =   130 Max = 1 (GRCs = 195) GRCs =   195 (1.04%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M1         Overflow =   130 Max = 1 (GRCs = 195) GRCs =   195 (1.04%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 237730.49
phase2. Layer M1 wire length = 3885.34
phase2. Layer M2 wire length = 77978.73
phase2. Layer M3 wire length = 64568.54
phase2. Layer M4 wire length = 32008.87
phase2. Layer M5 wire length = 35529.37
phase2. Layer M6 wire length = 12126.18
phase2. Layer M7 wire length = 9497.67
phase2. Layer M8 wire length = 574.17
phase2. Layer M9 wire length = 1561.62
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 68012
phase2. Via VIA12SQ_C count = 30510
phase2. Via VIA23SQ_C count = 26042
phase2. Via VIA34SQ_C count = 5413
phase2. Via VIA45SQ_C count = 3988
phase2. Via VIA56SQ_C count = 1139
phase2. Via VIA67SQ_C count = 753
phase2. Via VIA78SQ_C count = 91
phase2. Via VIA89_C count = 76
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri Apr 25 10:14:52 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  232  Alloctr  233  Proc 8715 
phase3. Routing result:
phase3. Both Dirs: Overflow =   130 Max = 1 GRCs =   195 (0.52%)
phase3. H routing: Overflow =   130 Max = 1 (GRCs = 195) GRCs =   195 (1.04%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M1         Overflow =   130 Max = 1 (GRCs = 195) GRCs =   195 (1.04%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 237730.49
phase3. Layer M1 wire length = 3885.34
phase3. Layer M2 wire length = 77978.73
phase3. Layer M3 wire length = 64568.54
phase3. Layer M4 wire length = 32008.87
phase3. Layer M5 wire length = 35529.37
phase3. Layer M6 wire length = 12126.18
phase3. Layer M7 wire length = 9497.67
phase3. Layer M8 wire length = 574.17
phase3. Layer M9 wire length = 1561.62
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 68012
phase3. Via VIA12SQ_C count = 30510
phase3. Via VIA23SQ_C count = 26042
phase3. Via VIA34SQ_C count = 5413
phase3. Via VIA45SQ_C count = 3988
phase3. Via VIA56SQ_C count = 1139
phase3. Via VIA67SQ_C count = 753
phase3. Via VIA78SQ_C count = 91
phase3. Via VIA89_C count = 76
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  185  Alloctr  186  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  232  Alloctr  233  Proc 8715 

Congestion utilization per direction:
Average vertical track utilization   = 30.41 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 37.52 %
Peak    horizontal track utilization = 125.00 %

[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Global Routing] Stage (MB): Used  182  Alloctr  183  Proc    0 
[End of Global Routing] Total (MB): Used  229  Alloctr  230  Proc 8715 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -39  Alloctr  -40  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8715 

Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt Incremental Global-routing complete  CPU:  1400 s (  0.39 hr )  ELAPSE:  2524 s (  0.70 hr )  MEM-PEAK:  1766 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421608615  6.578038171749  2.479639285286  7.744187840401  0.485050000353  3.179565833784  5.567214754587  2.894454687461  6.565921252507  9.017931505874  65.151070809339  8.637369146719  0.781923140852  7.442034511238  3.181114949079
6.992250263392  4.646239508650  3.823702210278  3.871840596193  1.424294066690  9.687527899646  6.131807232944  1.465787232247  8.763589126866  1.911355036960  20.488786909427  0.017818436331  4.045790944037  5.020656416976  6.345842129962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551916982  7.835139896616  8.372511299733  68.541770044586  7.602705770910  3.894079864966  9.819940861759  1.487305987763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173331613  9.852544024215  0.210068310127  71.290168354570  7.469504783827  8.788772707826  8.572587884759  1.334140535409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461736181  4.723121041386  6.753659967486  38.294006795845  6.249948447347  2.738405339211  6.086784806504  8.868292494724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588446071  27.399729424446  3.797535804260  0.705147568271  6.012831717343  3.718578893956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690164932  56.127216617031  0.438103365392  6.662381226730  8.833477349383  2.924318116216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631359359  5.213535407563  4.512012904123  71.885317253000  5.223072621486  1.353004738724  6.508117485577  3.718806383731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327646769  7.943493242169  3.877015611999  13.021735650820  2.628043912386  0.179882542141  1.696221130334  1.418393437515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433141463  7.138041352498  4.361330091019  10.221957398206  1.034970371707  5.295319807259  5.477212363008  6.963325303103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421605155657  8.038173730247  9.639287377774  75.909909610485  0.503071087952  5.658023245567  2.147598872894  4.543832516565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260832464  6.239500641382  3.702212369387  42.536466531424  2.943634453460  5.278682866131  8.072372441465  7.879380378763
5.891811241801  3.510369680467  3.414109408831  4.844389738404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.305671804023  18.925156403284  5.098861766994  1.512067870128  7.396845720513  5.512127727835
1.398268138262  5.190997314273  6.408244567590  9.731623317389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630287880  89.185915030072  3.438365933553  0.373953450450  4.947855403928  1.736374039852
5.440544121207  0.661101370144  5.896554676172  6.530637024878  8.088207826857  2.536784759133  4.182635409027  9.263772609823  6.528340626142  5.386746581676  95.617955874740  2.242554645098  9.662841375706  1.856208898134  4.610329714723
1.210715837740  6.577674966844  2.210795941050  6.975622817273  8.711939211608  6.733806504886  8.234594724589  0.240933684843  9.499448971115  4.902068801492  74.875139210405  1.694958799920  7.689900704170  9.512038190006  7.443504509230
8.426814280092  5.883460815752  5.224824542705  4.567352887070  5.451168271601  2.888717343371  8.510993956270  8.373361785277  2.683894677263  7.652116196953  57.498877346656  2.626049541479  7.955271926136  9.931178197763  5.100789609625
2.547515968404  6.900649428635  3.711017137479  5.135813919666  2.695826730883  3.424349383292  4.350216216918  3.179612142422  5.277311156782  1.040823719141  92.227819012866  9.383279767662  8.426722525858  4.450285825513  6.313551495213
5.354075655509  0.128041330101  1.812653106958  0.004179003135  3.318338724650  8.164485577371  8.848483731125  4.829368010550  3.386714941242  2.542123253166  40.324010127011  2.333869389815  2.560438310998  5.851411164042  3.276425597943
4.932421614864  0.155119094325  7.230050926698  5.075460903017  9.196142141169  6.278130334141  8.335537515565  0.943790989360  2.913670264254  5.902020120846  79.392729895117  7.460406306017  3.171965921421  9.815967540044  4.331472537138
0.413524905743  3.309910295010  7.452798303504  1.902829124529  5.623407259547  7.269363008696  3.367403103784  7.093641715702  7.411336156730  6.944246776650  82.715754810874  8.024845536495  8.944705638324  5.316141793421  6.051514478038
1.737302475756  2.872777767230  5.404010408103  0.003533079565  8.337845567214  7.545872894454  3.874616565921  2.178639217937  5.058743104934  8.009339663439  80.416260581239  6.401588842178  4.112074181156  0.490733592250  2.608382546239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811221111351  0.369609637605  4.109427801484  73.351032445006  4.443336521558  3.169457345884  2.299668820116  7.950733867847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268118372519  0.997333443640  8.244586760973  46.796096094385  3.642621454497  7.617282887347  0.877670106393  2.667637978063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544100210066  1.101274718589  6.554570746653  36.825161988088  2.071220117034  7.847282734182  6.354038279263  7.726056136528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  7.674860418221  0.795845624697  86.773095938711  9.395178621231  8.065739268234  5.947283890240  9.336806339499
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8256 nets, 8221 global routed, 33 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8207, routed nets = 8207, across physical hierarchy nets = 0, parasitics cached nets = 8207, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0001     0.0001      1   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0001     0.0001   0.0001      1   0.0000     0.0000      0        0     0.0000        2  305799232
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0001     0.0001   0.0001      1   0.0000     0.0000      0        0     0.0000        2  305799232     30626.46       7914        480        689
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.0001     0.0001   0.0001      1   0.0000     0.0000      0        0        2  305799232     30626.46       7914

Global-route-opt command complete                CPU:  1406 s (  0.39 hr )  ELAPSE:  2530 s (  0.70 hr )  MEM-PEAK:  1766 MB
Global-route-opt command statistics  CPU=199 sec (0.06 hr) ELAPSED=213 sec (0.06 hr) MEM-PEAK=1.725 GB
1
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt' (FLW-8001)
Information: Time: 2025-04-25 10:15:00 / Session: 0.70 hr / Command: 0.14 hr / Memory: 1766 MB (FLW-8100)
1
Information: 56 out of 66 POW-080 messages were not printed due to limit 10  (MSG-3913)
set_routing_rule *  -default_rule -min_routing_layer M1 -max_routing_layer M91
check_pg_connectivity
Information: The command 'check_pg_connectivity' cleared the undo history. (UNDO-016)
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 7912
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 119
Number of VDD Vias: 2548
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 119
Number of VSS Vias: 2833
Number of VSS Terminals: 12
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 1
  Number of floating I/O pads: 0
  Number of floating terminals: 4
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_drcCommand check_pg_drc started  at Fri Apr 25 10:15:44 2025
Command check_pg_drc finished at Fri Apr 25 10:15:56 2025
CPU usage for check_pg_drc: 11.46 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 11.16 seconds ( 0.00 hours)
Total number of errors found: 4
   4 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_pg_missing_viasCheck net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 1 seconds.
icc2_shell> gui_show_error_data
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {94.413 11.815} -scale 0.0162
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> save_block -as clock_opt_drc_4
Information: Saving 'riscv_final_block:pns_done.design' to 'riscv_final_block:clock_opt_drc_4.design'. (DES-028)
1
icc2_shell> 
set_routing_rule -clear -default_rule -min_routing_layer 1 -max_routing_layer 9
Error: Required argument 'net_list' was not found (CMD-007)
Information: script '/tmp/icc2_shell-2.NwHVFG'
                stopped at line 1 due to error. (CMD-081)
Extended error info:

    while executing
"set_routing_rule -clear -default_rule -min_routing_layer 1 -max_routing_layer 9"
    (file "/tmp/icc2_shell-2.NwHVFG" line 1)
 -- End Extended Error Info
set_routing_rule -clear -default_rule -min_routing_layer 1 -max_routing_layer 9
Error: Required argument 'net_list' was not found (CMD-007)
Information: script '/tmp/icc2_shell-2.qgNpoP'
                stopped at line 1 due to error. (CMD-081)
Extended error info:

    while executing
"set_routing_rule -clear -default_rule -min_routing_layer 1 -max_routing_layer 9"
    (file "/tmp/icc2_shell-2.qgNpoP" line 1)
 -- End Extended Error Info
set_routing_rule {N62 N63 N64 N66 VDD VSS cause_out[0] cause_out[1] cause_out[2] cause_out[3] \
               clk_in curr_state[0] curr_state[1] curr_state[2] curr_state[3] e_irq_in flush_out \
                 funct3_in[0] funct3_in[1] funct3_in[2] funct7_in[0] funct7_in[1] funct7_in[2] funct7_in[3] \
                 funct7_in[4] funct7_in[5] funct7_in[6] i_or_e_out illegal_instr_in instret_inc_out \
                 meie_in meip_in mie_in mie_set_out misaligned_exception_out \
                 misaligned_instr_in misaligned_load_in misaligned_store_in \
                 msie_in msip_in mtie_in mtip_in n60 n61 n62 n63 n64 n65 n66 n67 n68 \
                 n69 n70 n71 n72 n73 n74 n75 n76 n77 n78 n79 n80 n81 n82 n83 n84 n85 n86 \
                 n87 n88 n89 n91 n92 n93 n94 n95 n96 n97 n98 n99 n100 n103 n104 n105 n106 n107 \
                 n109 n110 n111 n112 n113 n114 n115 n116 n117 n118 n119 n120 n121 n122 n123 n124 \
                 n125 n128 n129 n130 n131 opcode_6_to_2_in[2] opcode_6_to_2_in[3] opcode_6_to_2_in[4] \
                 opcode_6_to_2_in[5] opcode_6_to_2_in[6] pc_src_out[0] pc_src_out[1] rd_addr_in[0] \
                 rd_addr_in[1] rd_addr_in[2] rd_addr_in[3] rd_addr_in[4] reset_in rs1_addr_in[0] \
                 rs1_addr_in[1] rs1_addr_in[2] rs1_addr_in[3] rs1_addr_in[4] rs2_addr_in[0] rs2_addr_in[1] 
                 rs2_addr_in[2] rs2_addr_in[3] rs2_addr_in[4] s_irq_in set_cause_out t_irq_in trap_taken_out} \
                 -default_rule -min_routing_layer M1 -max_routing_layer M9
Warning: Nothing implicitly matched 'N62' (SEL-003)
Warning: Nothing implicitly matched 'N63' (SEL-003)
Warning: Nothing implicitly matched 'N64' (SEL-003)
Warning: Nothing implicitly matched 'N66' (SEL-003)
Warning: Nothing implicitly matched 'cause_out[0]' (SEL-003)
Warning: Nothing implicitly matched 'cause_out[1]' (SEL-003)
Warning: Nothing implicitly matched 'cause_out[2]' (SEL-003)
Warning: Nothing implicitly matched 'cause_out[3]' (SEL-003)
Warning: Nothing implicitly matched 'clk_in' (SEL-003)
Warning: Nothing implicitly matched 'curr_state[0]' (SEL-003)
Warning: Nothing implicitly matched 'curr_state[1]' (SEL-003)
Warning: Nothing implicitly matched 'curr_state[2]' (SEL-003)
Warning: Nothing implicitly matched 'curr_state[3]' (SEL-003)
Warning: Nothing implicitly matched 'e_irq_in' (SEL-003)
Warning: Nothing implicitly matched 'flush_out' (SEL-003)
Warning: Nothing implicitly matched 'funct3_in[0]' (SEL-003)
Warning: Nothing implicitly matched 'funct3_in[1]' (SEL-003)
Warning: Nothing implicitly matched 'funct3_in[2]' (SEL-003)
Warning: Nothing implicitly matched 'funct7_in[0]' (SEL-003)
Warning: Nothing implicitly matched 'funct7_in[1]' (SEL-003)
Warning: Nothing implicitly matched 'funct7_in[2]' (SEL-003)
Warning: Nothing implicitly matched 'funct7_in[3]' (SEL-003)
Warning: Nothing implicitly matched 'funct7_in[4]' (SEL-003)
Warning: Nothing implicitly matched 'funct7_in[5]' (SEL-003)
Warning: Nothing implicitly matched 'funct7_in[6]' (SEL-003)
Warning: Nothing implicitly matched 'i_or_e_out' (SEL-003)
Warning: Nothing implicitly matched 'illegal_instr_in' (SEL-003)
Warning: Nothing implicitly matched 'instret_inc_out' (SEL-003)
Warning: Nothing implicitly matched 'meie_in' (SEL-003)
Warning: Nothing implicitly matched 'meip_in' (SEL-003)
Warning: Nothing implicitly matched 'mie_in' (SEL-003)
Warning: Nothing implicitly matched 'mie_set_out' (SEL-003)
Warning: Nothing implicitly matched 'misaligned_exception_out' (SEL-003)
Warning: Nothing implicitly matched 'misaligned_instr_in' (SEL-003)
Warning: Nothing implicitly matched 'misaligned_load_in' (SEL-003)
Warning: Nothing implicitly matched 'misaligned_store_in' (SEL-003)
Warning: Nothing implicitly matched 'msie_in' (SEL-003)
Warning: Nothing implicitly matched 'msip_in' (SEL-003)
Warning: Nothing implicitly matched 'mtie_in' (SEL-003)
Warning: Nothing implicitly matched 'mtip_in' (SEL-003)
Warning: Nothing implicitly matched 'n94' (SEL-003)
Warning: Nothing implicitly matched 'n95' (SEL-003)
Warning: Nothing implicitly matched 'n96' (SEL-003)
Warning: Nothing implicitly matched 'n97' (SEL-003)
Warning: Nothing implicitly matched 'n98' (SEL-003)
Warning: Nothing implicitly matched 'n99' (SEL-003)
Warning: Nothing implicitly matched 'n100' (SEL-003)
Warning: Nothing implicitly matched 'n103' (SEL-003)
Warning: Nothing implicitly matched 'n104' (SEL-003)
Warning: Nothing implicitly matched 'n105' (SEL-003)
Warning: Nothing implicitly matched 'n106' (SEL-003)
Warning: Nothing implicitly matched 'n107' (SEL-003)
Warning: Nothing implicitly matched 'n109' (SEL-003)
Warning: Nothing implicitly matched 'n110' (SEL-003)
Warning: Nothing implicitly matched 'n111' (SEL-003)
Warning: Nothing implicitly matched 'n112' (SEL-003)
Warning: Nothing implicitly matched 'n113' (SEL-003)
Warning: Nothing implicitly matched 'n114' (SEL-003)
Warning: Nothing implicitly matched 'n115' (SEL-003)
Warning: Nothing implicitly matched 'n116' (SEL-003)
Warning: Nothing implicitly matched 'n117' (SEL-003)
Warning: Nothing implicitly matched 'n118' (SEL-003)
Warning: Nothing implicitly matched 'n119' (SEL-003)
Warning: Nothing implicitly matched 'n120' (SEL-003)
Warning: Nothing implicitly matched 'n121' (SEL-003)
Warning: Nothing implicitly matched 'n122' (SEL-003)
Warning: Nothing implicitly matched 'n123' (SEL-003)
Warning: Nothing implicitly matched 'n124' (SEL-003)
Warning: Nothing implicitly matched 'n125' (SEL-003)
Warning: Nothing implicitly matched 'n128' (SEL-003)
Warning: Nothing implicitly matched 'n129' (SEL-003)
Warning: Nothing implicitly matched 'n130' (SEL-003)
Warning: Nothing implicitly matched 'n131' (SEL-003)
Warning: Nothing implicitly matched 'opcode_6_to_2_in[2]' (SEL-003)
Warning: Nothing implicitly matched 'opcode_6_to_2_in[3]' (SEL-003)
Warning: Nothing implicitly matched 'opcode_6_to_2_in[4]' (SEL-003)
Warning: Nothing implicitly matched 'opcode_6_to_2_in[5]' (SEL-003)
Warning: Nothing implicitly matched 'opcode_6_to_2_in[6]' (SEL-003)
Warning: Nothing implicitly matched 'pc_src_out[0]' (SEL-003)
Warning: Nothing implicitly matched 'pc_src_out[1]' (SEL-003)
Warning: Nothing implicitly matched 'rd_addr_in[0]' (SEL-003)
Warning: Nothing implicitly matched 'rd_addr_in[1]' (SEL-003)
Warning: Nothing implicitly matched 'rd_addr_in[2]' (SEL-003)
Warning: Nothing implicitly matched 'rd_addr_in[3]' (SEL-003)
Warning: Nothing implicitly matched 'rd_addr_in[4]' (SEL-003)
Warning: Nothing implicitly matched 'reset_in' (SEL-003)
Warning: Nothing implicitly matched 'rs1_addr_in[0]' (SEL-003)
Warning: Nothing implicitly matched 'rs1_addr_in[1]' (SEL-003)
Warning: Nothing implicitly matched 'rs1_addr_in[2]' (SEL-003)
Warning: Nothing implicitly matched 'rs1_addr_in[3]' (SEL-003)
Warning: Nothing implicitly matched 'rs1_addr_in[4]' (SEL-003)
Warning: Nothing implicitly matched 'rs2_addr_in[0]' (SEL-003)
Warning: Nothing implicitly matched 'rs2_addr_in[1]' (SEL-003)
Warning: Nothing implicitly matched 'rs2_addr_in[2]' (SEL-003)
Warning: Nothing implicitly matched 'rs2_addr_in[3]' (SEL-003)
Warning: Nothing implicitly matched 'rs2_addr_in[4]' (SEL-003)
Warning: Nothing implicitly matched 's_irq_in' (SEL-003)
Warning: Nothing implicitly matched 'set_cause_out' (SEL-003)
Warning: Nothing implicitly matched 't_irq_in' (SEL-003)
Warning: Nothing implicitly matched 'trap_taken_out' (SEL-003)
1
set_routing_rule *  -default_rule -min_routing_layer M1 -max_routing_layer M9
1
route_auto -max_detail_route_iterations 30
Information: The command 'route_auto' cleared the undo history. (UNDO-016)
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2025-04-25 10:20:31 / Session: 0.79 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Track Assign: TA init] Total (MB): Used   47  Alloctr   47  Proc 8715 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 30787 of 88636


[Track Assign: Iteration 0] Elapsed real time: 0:00:03 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used    9  Alloctr   10  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   48  Alloctr   50  Proc 8715 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:07 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Track Assign: Iteration 1] Stage (MB): Used    9  Alloctr   10  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   48  Alloctr   50  Proc 8715 

Number of wires with overlap after iteration 1 = 16469 of 72487


Wire length and via report:
---------------------------
Number of M1 wires: 5831                  : 0
Number of M2 wires: 35110                VIA12SQ_C: 30863
Number of M3 wires: 22242                VIA23SQ_C: 32976
Number of M4 wires: 5015                 VIA34SQ_C: 6246
Number of M5 wires: 2891                 VIA45SQ_C: 4158
Number of M6 wires: 870                  VIA56SQ_C: 1187
Number of M7 wires: 437                  VIA67SQ_C: 744
Number of M8 wires: 53           VIA78SQ_C: 93
Number of M9 wires: 38           VIA89_C: 76
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 72487             vias: 76343

Total M1 wire length: 4104.3
Total M2 wire length: 78746.2
Total M3 wire length: 66696.8
Total M4 wire length: 33233.2
Total M5 wire length: 35928.8
Total M6 wire length: 12903.6
Total M7 wire length: 9627.6
Total M8 wire length: 586.5
Total M9 wire length: 1555.9
Total MRDL wire length: 0.0
Total wire length: 243382.7

Longest M1 wire length: 62.9
Longest M2 wire length: 112.2
Longest M3 wire length: 90.1
Longest M4 wire length: 144.1
Longest M5 wire length: 112.2
Longest M6 wire length: 158.1
Longest M7 wire length: 178.8
Longest M8 wire length: 75.4
Longest M9 wire length: 99.7
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:10 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Track Assign: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used   40  Alloctr   41  Proc 8715 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   52  Alloctr   53  Proc 8715 
Total number of nets = 8256, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 196 candidate regions.
Start DR iteration 0: uniform partition
Routed  2/196 Partitions, Violations =  7
Routed  3/196 Partitions, Violations =  35
Routed  4/196 Partitions, Violations =  51
Routed  5/196 Partitions, Violations =  48
Routed  6/196 Partitions, Violations =  48
Routed  7/196 Partitions, Violations =  56
Routed  8/196 Partitions, Violations =  60
Routed  9/196 Partitions, Violations =  97
Routed  10/196 Partitions, Violations = 111
Routed  11/196 Partitions, Violations = 119
Routed  12/196 Partitions, Violations = 120
Routed  13/196 Partitions, Violations = 129
Routed  14/196 Partitions, Violations = 134
Routed  15/196 Partitions, Violations = 134
Routed  16/196 Partitions, Violations = 130
Routed  17/196 Partitions, Violations = 136
Routed  18/196 Partitions, Violations = 131
Routed  19/196 Partitions, Violations = 131
Routed  20/196 Partitions, Violations = 135
Routed  21/196 Partitions, Violations = 135
Routed  22/196 Partitions, Violations = 135
Routed  23/196 Partitions, Violations = 140
Routed  24/196 Partitions, Violations = 139
Routed  25/196 Partitions, Violations = 142
Routed  26/196 Partitions, Violations = 132
Routed  27/196 Partitions, Violations = 133
Routed  28/196 Partitions, Violations = 132
Routed  29/196 Partitions, Violations = 127
Routed  30/196 Partitions, Violations = 127
Routed  31/196 Partitions, Violations = 134
Routed  32/196 Partitions, Violations = 141
Routed  33/196 Partitions, Violations = 157
Routed  34/196 Partitions, Violations = 160
Routed  35/196 Partitions, Violations = 163
Routed  36/196 Partitions, Violations = 154
Routed  37/196 Partitions, Violations = 155
Routed  38/196 Partitions, Violations = 158
Routed  39/196 Partitions, Violations = 167
Routed  40/196 Partitions, Violations = 162
Routed  41/196 Partitions, Violations = 162
Routed  42/196 Partitions, Violations = 153
Routed  43/196 Partitions, Violations = 153
Routed  44/196 Partitions, Violations = 148
Routed  45/196 Partitions, Violations = 154
Routed  46/196 Partitions, Violations = 145
Routed  47/196 Partitions, Violations = 162
Routed  48/196 Partitions, Violations = 174
Routed  49/196 Partitions, Violations = 196
Routed  50/196 Partitions, Violations = 195
Routed  51/196 Partitions, Violations = 235
Routed  52/196 Partitions, Violations = 252
Routed  53/196 Partitions, Violations = 258
Routed  54/196 Partitions, Violations = 257
Routed  55/196 Partitions, Violations = 257
Routed  56/196 Partitions, Violations = 262
Routed  57/196 Partitions, Violations = 262
Routed  58/196 Partitions, Violations = 262
Routed  59/196 Partitions, Violations = 258
Routed  60/196 Partitions, Violations = 264
Routed  61/196 Partitions, Violations = 269
Routed  62/196 Partitions, Violations = 266
Routed  63/196 Partitions, Violations = 271
Routed  64/196 Partitions, Violations = 279
Routed  65/196 Partitions, Violations = 282
Routed  66/196 Partitions, Violations = 302
Routed  67/196 Partitions, Violations = 302
Routed  68/196 Partitions, Violations = 321
Routed  69/196 Partitions, Violations = 331
Routed  70/196 Partitions, Violations = 339
Routed  71/196 Partitions, Violations = 339
Routed  72/196 Partitions, Violations = 342
Routed  73/196 Partitions, Violations = 342
Routed  74/196 Partitions, Violations = 342
Routed  75/196 Partitions, Violations = 342
Routed  76/196 Partitions, Violations = 354
Routed  77/196 Partitions, Violations = 346
Routed  78/196 Partitions, Violations = 346
Routed  79/196 Partitions, Violations = 346
Routed  80/196 Partitions, Violations = 345
Routed  81/196 Partitions, Violations = 345
Routed  82/196 Partitions, Violations = 365
Routed  83/196 Partitions, Violations = 365
Routed  84/196 Partitions, Violations = 365
Routed  85/196 Partitions, Violations = 374
Routed  86/196 Partitions, Violations = 366
Routed  87/196 Partitions, Violations = 353
Routed  88/196 Partitions, Violations = 353
Routed  89/196 Partitions, Violations = 350
Routed  90/196 Partitions, Violations = 350
Routed  91/196 Partitions, Violations = 370
Routed  92/196 Partitions, Violations = 366
Routed  93/196 Partitions, Violations = 366
Routed  94/196 Partitions, Violations = 366
Routed  95/196 Partitions, Violations = 367
Routed  96/196 Partitions, Violations = 363
Routed  97/196 Partitions, Violations = 366
Routed  98/196 Partitions, Violations = 371
Routed  99/196 Partitions, Violations = 358
Routed  100/196 Partitions, Violations =        350
Routed  101/196 Partitions, Violations =        347
Routed  102/196 Partitions, Violations =        347
Routed  103/196 Partitions, Violations =        348
Routed  104/196 Partitions, Violations =        355
Routed  105/196 Partitions, Violations =        354
Routed  106/196 Partitions, Violations =        349
Routed  107/196 Partitions, Violations =        357
Routed  108/196 Partitions, Violations =        374
Routed  109/196 Partitions, Violations =        374
Routed  110/196 Partitions, Violations =        373
Routed  111/196 Partitions, Violations =        387
Routed  112/196 Partitions, Violations =        387
Routed  113/196 Partitions, Violations =        387
Routed  114/196 Partitions, Violations =        380
Routed  115/196 Partitions, Violations =        378
Routed  116/196 Partitions, Violations =        378
Routed  117/196 Partitions, Violations =        364
Routed  118/196 Partitions, Violations =        361
Routed  119/196 Partitions, Violations =        373
Routed  120/196 Partitions, Violations =        402
Routed  121/196 Partitions, Violations =        404
Routed  122/196 Partitions, Violations =        404
Routed  123/196 Partitions, Violations =        407
Routed  124/196 Partitions, Violations =        415
Routed  125/196 Partitions, Violations =        417
Routed  126/196 Partitions, Violations =        404
Routed  127/196 Partitions, Violations =        406
Routed  128/196 Partitions, Violations =        404
Routed  129/196 Partitions, Violations =        404
Routed  130/196 Partitions, Violations =        417
Routed  131/196 Partitions, Violations =        417
Routed  132/196 Partitions, Violations =        410
Routed  133/196 Partitions, Violations =        414
Routed  134/196 Partitions, Violations =        414
Routed  135/196 Partitions, Violations =        399
Routed  136/196 Partitions, Violations =        399
Routed  137/196 Partitions, Violations =        389
Routed  138/196 Partitions, Violations =        397
Routed  139/196 Partitions, Violations =        393
Routed  140/196 Partitions, Violations =        413
Routed  141/196 Partitions, Violations =        410
Routed  142/196 Partitions, Violations =        410
Routed  143/196 Partitions, Violations =        427
Routed  144/196 Partitions, Violations =        435
Routed  145/196 Partitions, Violations =        434
Routed  146/196 Partitions, Violations =        434
Routed  147/196 Partitions, Violations =        434
Routed  148/196 Partitions, Violations =        477
Routed  149/196 Partitions, Violations =        486
Routed  150/196 Partitions, Violations =        486
Routed  151/196 Partitions, Violations =        474
Routed  152/196 Partitions, Violations =        486
Routed  153/196 Partitions, Violations =        488
Routed  154/196 Partitions, Violations =        481
Routed  155/196 Partitions, Violations =        460
Routed  156/196 Partitions, Violations =        456
Routed  157/196 Partitions, Violations =        447
Routed  158/196 Partitions, Violations =        447
Routed  159/196 Partitions, Violations =        408
Routed  160/196 Partitions, Violations =        408
Routed  161/196 Partitions, Violations =        406
Routed  162/196 Partitions, Violations =        392
Routed  163/196 Partitions, Violations =        385
Routed  164/196 Partitions, Violations =        359
Routed  165/196 Partitions, Violations =        329
Routed  166/196 Partitions, Violations =        295
Routed  167/196 Partitions, Violations =        294
Routed  168/196 Partitions, Violations =        294
Routed  169/196 Partitions, Violations =        272
Routed  170/196 Partitions, Violations =        268
Routed  171/196 Partitions, Violations =        259
Routed  172/196 Partitions, Violations =        234
Routed  173/196 Partitions, Violations =        234
Routed  174/196 Partitions, Violations =        235
Routed  175/196 Partitions, Violations =        234
Routed  176/196 Partitions, Violations =        227
Routed  177/196 Partitions, Violations =        230
Routed  178/196 Partitions, Violations =        208
Routed  179/196 Partitions, Violations =        196
Routed  180/196 Partitions, Violations =        185
Routed  181/196 Partitions, Violations =        172
Routed  182/196 Partitions, Violations =        164
Routed  183/196 Partitions, Violations =        164
Routed  184/196 Partitions, Violations =        144
Routed  185/196 Partitions, Violations =        144
Routed  186/196 Partitions, Violations =        144
Routed  187/196 Partitions, Violations =        127
Routed  188/196 Partitions, Violations =        127
Routed  189/196 Partitions, Violations =        125
Routed  190/196 Partitions, Violations =        117
Routed  191/196 Partitions, Violations =        117
Routed  192/196 Partitions, Violations =        119
Routed  193/196 Partitions, Violations =        94
Routed  194/196 Partitions, Violations =        68
Routed  195/196 Partitions, Violations =        53
Routed  196/196 Partitions, Violations =        34

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      34
        Diff net spacing : 1
        Less than minimum area : 9
        Short : 24

[Iter 0] Elapsed real time: 0:00:48 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:00:44 total=0:00:45
[Iter 0] Stage (MB): Used   68  Alloctr   68  Proc    0 
[Iter 0] Total (MB): Used  108  Alloctr  110  Proc 8715 

End DR iteration 0 with 196 parts

Start DR iteration 1: non-uniform partition
Routed  1/17 Partitions, Violations =   31
Routed  2/17 Partitions, Violations =   29
Routed  3/17 Partitions, Violations =   28
Routed  4/17 Partitions, Violations =   26
Routed  5/17 Partitions, Violations =   25
Routed  6/17 Partitions, Violations =   20
Routed  7/17 Partitions, Violations =   19
Routed  8/17 Partitions, Violations =   18
Routed  9/17 Partitions, Violations =   15
Routed  10/17 Partitions, Violations =  12
Routed  11/17 Partitions, Violations =  11
Routed  12/17 Partitions, Violations =  10
Routed  13/17 Partitions, Violations =  9
Routed  14/17 Partitions, Violations =  7
Routed  15/17 Partitions, Violations =  3
Routed  16/17 Partitions, Violations =  2
Routed  17/17 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:49 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:00:45 total=0:00:46
[Iter 1] Stage (MB): Used   68  Alloctr   68  Proc    0 
[Iter 1] Total (MB): Used  108  Alloctr  110  Proc 8715 

End DR iteration 1 with 17 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:49 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:45 total=0:00:46
[DR] Stage (MB): Used    1  Alloctr    0  Proc    0 
[DR] Total (MB): Used   41  Alloctr   42  Proc 8715 
[DR: Done] Elapsed real time: 0:00:49 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:45 total=0:00:46
[DR: Done] Stage (MB): Used    1  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   41  Alloctr   42  Proc 8715 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    251701 micron
Total Number of Contacts =             79738
Total Number of Wires =                78575
Total Number of PtConns =              10981
Total Number of Routed Wires =       78575
Total Routed Wire Length =           250483 micron
Total Number of Routed Contacts =       79738
        Layer             M1 :       4421 micron
        Layer             M2 :      79451 micron
        Layer             M3 :      70100 micron
        Layer             M4 :      36567 micron
        Layer             M5 :      35945 micron
        Layer             M6 :      13022 micron
        Layer             M7 :       9782 micron
        Layer             M8 :        866 micron
        Layer             M9 :       1547 micron
        Layer           MRDL :          0 micron
        Via     VIA89_C(rot) :         76
        Via        VIA78SQ_C :         80
        Via       VIA78BAR_C :          3
        Via    VIA78SQ_C_2x1 :         27
        Via   VIA67SQ_C(rot) :        776
        Via        VIA56SQ_C :       1224
        Via        VIA45SQ_C :          1
        Via   VIA45SQ_C(rot) :       4189
        Via        VIA34SQ_C :       7758
        Via   VIA34SQ_C(rot) :         31
        Via        VIA23SQ_C :        233
        Via   VIA23SQ_C(rot) :      33241
        Via        VIA12SQ_C :      30413
        Via   VIA12SQ_C(rot) :       1589
        Via       VIA12BAR_C :         85
        Via         VIA12BAR :          1
        Via    VIA12BAR(rot) :          2
        Via    VIA12SQ_C_2x1 :          9

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (36 / 79738 vias)
 
    Layer VIA1       =  0.03% (9      / 32099   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32090   vias)
    Layer VIA2       =  0.00% (0      / 33474   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33474   vias)
    Layer VIA3       =  0.00% (0      / 7789    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7789    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4190    vias)
    Layer VIA5       =  0.00% (0      / 1224    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1224    vias)
    Layer VIA6       =  0.00% (0      / 776     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (776     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (36 / 79738 vias)
 
    Layer VIA1       =  0.03% (9      / 32099   vias)
    Layer VIA2       =  0.00% (0      / 33474   vias)
    Layer VIA3       =  0.00% (0      / 7789    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
    Layer VIA5       =  0.00% (0      / 1224    vias)
    Layer VIA6       =  0.00% (0      / 776     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (36 / 79738 vias)
 
    Layer VIA1       =  0.03% (9      / 32099   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32090   vias)
    Layer VIA2       =  0.00% (0      / 33474   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33474   vias)
    Layer VIA3       =  0.00% (0      / 7789    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7789    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4190    vias)
    Layer VIA5       =  0.00% (0      / 1224    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1224    vias)
    Layer VIA6       =  0.00% (0      / 776     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (776     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Total number of nets = 8256
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2025-04-25 10:21:33 / Session: 0.81 hr / Command: 0.02 hr / Memory: 1766 MB (FLW-8100)
route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-04-25 10:21:33 / Session: 0.81 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:  1504 s (  0.42 hr )  ELAPSE:  2923 s (  0.81 hr )  MEM-PEAK:  1766 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8256 nets, 0 global routed, 8254 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: pns_done 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 8207 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8207, routed nets = 8207, across physical hierarchy nets = 0, parasitics cached nets = 8207, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:  1512 s (  0.42 hr )  ELAPSE:  2932 s (  0.81 hr )  MEM-PEAK:  1766 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1516     1.4422     31   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.1516     1.4422   1.4422     31   0.0000     0.0000      0       10     0.2863       80  305799232
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.1516     1.4422   1.4422     31   0.0000     0.0000      0       10     0.2863       80  305799232     30626.46       7914
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.1516     1.4422   1.4422     31   0.0000     0.0000      0       10       80  305799232     30626.46       7914
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Route-opt initialization complete         CPU:  1522 s (  0.42 hr )  ELAPSE:  2942 s (  0.82 hr )  MEM-PEAK:  1766 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 6420 total shapes.
Layer M2: cached 27 shapes out of 45451 total shapes.
Cached 1967 vias out of 85115 total vias.
Total 0.1948 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.3173 seconds to load 7912 cell instances into cellmap
Moveable cells: 7875; Application fixed cells: 37; Macro cells: 0; User fixed cells: 0
8216 out of 8216 data nets are detail routed, 38 out of 38 clock nets are detail routed and total 8254 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 2.0215, cell height 1.6720, cell area 3.3800 for total 7912 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          2.13        2.13      0.00       628      30626.46  305799232.00        7914              0.82      1766

Route-opt optimization Phase 3 Iter  1          2.13        2.13      0.00       628      30624.42  305797120.00        7913              0.82      1766
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          2.13        2.13      0.00       621      30485.66  287547744.00        7913              0.82      1766
Route-opt optimization Phase 4 Iter  2          2.13        2.13      0.00        70      30605.36  289299072.00        7913              0.82      1766
Route-opt optimization Phase 4 Iter  3          2.13        2.13      0.00        70      30605.36  289299072.00        7913              0.83      1766
Route-opt optimization Phase 4 Iter  4          2.13        2.13      0.00        70      30605.36  289299072.00        7913              0.83      1766
Route-opt optimization Phase 4 Iter  5          2.13        2.13      0.00        70      30605.36  289299072.00        7913              0.83      1766


Route-opt optimization Phase 6 Iter  1          2.13        2.13      0.00        63      30605.36  289299072.00        7944              0.83      1766
Route-opt optimization Phase 6 Iter  2          2.13        2.13      0.00        63      30605.36  289656384.00        7944              0.83      1766
Route-opt optimization Phase 6 Iter  3          2.13        2.13      0.00        63      30605.62  289687744.00        7944              0.83      1766
Route-opt optimization Phase 6 Iter  4          2.13        2.13      0.00        63      30605.62  289687744.00        7944              0.83      1766
Route-opt optimization Phase 6 Iter  5          2.13        2.13      0.00        63      30605.36  289699584.00        7944              0.83      1766
Route-opt optimization Phase 6 Iter  6          2.13        2.13      0.00        63      30604.85  289724928.00        7944              0.83      1766
Route-opt optimization Phase 6 Iter  7          2.13        2.13      0.00        63      30604.60  296937184.00        7944              0.83      1766
Route-opt optimization Phase 6 Iter  8          2.13        2.13      0.00        63      30605.11  299503936.00        7944              0.83      1766
Route-opt optimization Phase 6 Iter  9          2.13        2.13      0.00        63      30606.12  299913344.00        7944              0.83      1766
Route-opt optimization Phase 6 Iter 10          2.13        2.13      0.00        63      30605.11  299953952.00        7944              0.83      1766
Route-opt optimization Phase 6 Iter 11          2.13        2.13      0.00        63      30607.14  300203744.00        7944              0.83      1766
Route-opt optimization Phase 6 Iter 12          2.13        2.13      0.00        63      30606.63  300155680.00        7944              0.83      1766
Route-opt optimization Phase 6 Iter 13          2.13        2.13      0.00        63      30606.63  300968320.00        7944              0.83      1766
Route-opt optimization Phase 6 Iter 14          2.13        2.13      0.00        63      30606.63  301308064.00        7944              0.83      1766
Route-opt optimization Phase 6 Iter 15          2.13        2.13      0.00        63      30606.63  301308064.00        7944              0.83      1766
Route-opt optimization Phase 6 Iter 16          2.13        2.13      0.00        63      30606.63  301536672.00        7944              0.83      1766

Route-opt optimization Phase 7 Iter  1          2.13        2.13      0.00        63      30606.63  301536672.00        7944              0.83      1766
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 7 Iter  2          2.13        2.13      0.00        63      30606.63  301536672.00        7944              0.83      1766

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00        63      30609.17  301557920.00        7945              0.83      1766
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00        63      30609.17  301557920.00        7945              0.83      1766
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00        63      30609.17  301557920.00        7945              0.83      1766
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.00        63      30609.17  301557920.00        7945              0.83      1766
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.00        63      30609.17  301557920.00        7945              0.83      1766
Route-opt optimization Phase 9 Iter  5          0.00        0.00      0.00        63      30609.17  301557920.00        7945              0.83      1766
Route-opt optimization Phase 9 Iter  6          0.00        0.00      0.00        63      30609.17  301557920.00        7945              0.83      1766
Route-opt optimization Phase 9 Iter  7          0.00        0.00      0.00        63      30609.17  301557920.00        7945              0.83      1766
Route-opt optimization Phase 9 Iter  8          0.00        0.00      0.00        63      30609.17  301557920.00        7945              0.83      1766

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00        63      30609.17  301557920.00        7945              0.83      1766
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00        63      30609.17  301229568.00        7945              0.83      1766
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2         0.00        0.00      0.00        63      30609.43  298953984.00        7945              0.84      1766
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00        56      30887.46  296224288.00        7945              0.84      1766

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00        56      30838.92  295906688.00        7925              0.84      1766
Route-opt optimization Phase 13 Iter  2         0.00        0.00      0.00        56      30838.92  295906688.00        7925              0.84      1766

Route-opt optimization complete                 0.00        0.00      0.00        56      30838.92  295906688.00        7925              0.84      1766

Route-opt route preserve complete         CPU:  1618 s (  0.45 hr )  ELAPSE:  3041 s (  0.84 hr )  MEM-PEAK:  1766 MB
INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/pns_done_3615656_571232928.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 6519 total shapes.
Layer M2: cached 27 shapes out of 45563 total shapes.
Cached 1967 vias out of 85355 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1818 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 154 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         7923        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7923
number of references:               154
number of site rows:                123
number of locations attempted:   181255
number of locations failed:       22958  (12.7%)

Legality of references at locations:
115 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2507      36418      4807 ( 13.2%)      21601      3384 ( 15.7%)  AO22X1_RVT
   899      13433      2029 ( 15.1%)       3440       736 ( 21.4%)  DFFARX1_HVT
   498       7590      1092 ( 14.4%)       1660       339 ( 20.4%)  DFFX1_HVT
   214       3408       483 ( 14.2%)       1804       337 ( 18.7%)  NOR4X1_RVT
   425       6553       443 (  6.8%)       3411       279 (  8.2%)  INVX0_HVT
    94       1493       257 ( 17.2%)        998       187 ( 18.7%)  AO222X1_RVT
   146       2463       248 ( 10.1%)       1471       177 ( 12.0%)  NAND2X1_HVT
   138       2240       247 ( 11.0%)       1240       164 ( 13.2%)  NAND3X0_RVT
   215       3509       253 (  7.2%)       1576       127 (  8.1%)  NBUFFX4_HVT
   168       2686       221 (  8.2%)       1502       145 (  9.7%)  NAND2X0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         29        10 ( 34.5%)         16        10 ( 62.5%)  NOR3X1_RVT
     1         16         7 ( 43.8%)          0         0 (  0.0%)  HADDX1_LVT
     5         80        30 ( 37.5%)         64        21 ( 32.8%)  AO222X1_LVT
     2         32        11 ( 34.4%)          0         0 (  0.0%)  OR3X1_LVT
     1         16         4 ( 25.0%)         16         5 ( 31.2%)  NOR2X2_HVT
    25        400       114 ( 28.5%)        336        88 ( 26.2%)  AO222X2_RVT
     1         16         4 ( 25.0%)          0         0 (  0.0%)  OR4X1_LVT
     1         16         5 ( 31.2%)         16         3 ( 18.8%)  NAND2X4_HVT
     1         16         2 ( 12.5%)          8         4 ( 50.0%)  NAND3X2_RVT
     2         32         7 ( 21.9%)         16         5 ( 31.2%)  NOR3X0_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7886 (105572 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.076 um ( 0.05 row height)
rms weighted cell displacement:   0.076 um ( 0.05 row height)
max cell displacement:            1.905 um ( 1.14 row height)
avg cell displacement:            0.012 um ( 0.01 row height)
avg weighted cell displacement:   0.012 um ( 0.01 row height)
number of cells moved:              348
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: CSRF/CDMU/ropt_mt_inst_5267 (NBUFFX2_RVT)
  Input location: (124.696,14.344)
  Legal location: (125.608,16.016)
  Displacement:   1.905 um ( 1.14 row height)
Cell: CSRF/CDMU/U315 (INVX0_HVT)
  Input location: (148.864,37.752)
  Legal location: (147.952,39.424)
  Displacement:   1.905 um ( 1.14 row height)
Cell: IRF/ropt_mt_inst_5256 (NBUFFX4_HVT)
  Input location: (161.328,168.168)
  Legal location: (160.568,169.84)
  Displacement:   1.837 um ( 1.10 row height)
Cell: ropt_mt_inst_5247 (NBUFFX2_HVT)
  Input location: (195.68,102.96)
  Legal location: (197.2,102.96)
  Displacement:   1.520 um ( 0.91 row height)
Cell: PC/U61 (NAND2X0_RVT)
  Input location: (155.096,84.568)
  Legal location: (153.88,84.568)
  Displacement:   1.216 um ( 0.73 row height)
Cell: ropt_mt_inst_5239 (NBUFFX2_HVT)
  Input location: (159.048,92.928)
  Legal location: (157.984,92.928)
  Displacement:   1.064 um ( 0.64 row height)
Cell: CSRF/MC/U537 (NBUFFX4_HVT)
  Input location: (171.056,54.472)
  Legal location: (169.992,54.472)
  Displacement:   1.064 um ( 0.64 row height)
Cell: CSRF/MTVEC_REG/U92 (NAND4X1_HVT)
  Input location: (213.464,81.224)
  Legal location: (214.528,81.224)
  Displacement:   1.064 um ( 0.64 row height)
Cell: CSRF/MC/U1176 (NAND2X1_HVT)
  Input location: (201.456,39.424)
  Legal location: (200.544,39.424)
  Displacement:   0.912 um ( 0.55 row height)
Cell: IRF/ropt_mt_inst_5243 (NBUFFX4_HVT)
  Input location: (56.904,158.136)
  Legal location: (55.992,158.136)
  Displacement:   0.912 um ( 0.55 row height)

Legalization succeeded.
Total Legalizer CPU: 4.562
Total Legalizer Wall Time: 4.765
----------------------------------------------------------------

Route-opt legalization complete           CPU:  1622 s (  0.45 hr )  ELAPSE:  3046 s (  0.85 hr )  MEM-PEAK:  1766 MB
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:23:37 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 7899/7923
Ground net VSS                7899/7923
--------------------------------------------------------------------------------
Information: connections of 48 power/ground pin(s) are created or changed.
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:04 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[ECO: DbIn With Extraction] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   39  Alloctr   40  Proc 8715 
[ECO: Analysis] Elapsed real time: 0:00:04 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[ECO: Analysis] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: Analysis] Total (MB): Used   39  Alloctr   40  Proc 8715 
Num of eco nets = 8267
Num of open eco nets = 1165
[ECO: Init] Elapsed real time: 0:00:04 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[ECO: Init] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: Init] Total (MB): Used   40  Alloctr   41  Proc 8715 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   45  Alloctr   46  Proc 8715 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   50  Alloctr   50  Proc 8715 
Net statistics:
Total number of nets     = 8267
Number of nets to route  = 1165
Number of nets with min-layer-mode soft = 3
Number of nets with min-layer-mode soft-cost-low = 3
Number of nets with max-layer-mode hard = 1060
1165 nets are partially connected,
 of which 1165 are detail routed and 42 are global routed.
7102 nets are fully connected,
 of which 7080 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1165, Total Half Perimeter Wire Length (HPWL) 42889 microns
HPWL   0 ~   50 microns: Net Count      893     Total HPWL         9796 microns
HPWL  50 ~  100 microns: Net Count      113     Total HPWL         8700 microns
HPWL 100 ~  200 microns: Net Count      144     Total HPWL        20846 microns
HPWL 200 ~  300 microns: Net Count       14     Total HPWL         3243 microns
HPWL 300 ~  400 microns: Net Count        1     Total HPWL          305 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   55  Proc 8715 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.29     on layer (1)    M1
Average gCell capacity  9.84     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   57  Alloctr   58  Proc 8715 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   57  Alloctr   58  Proc 8715 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   57  Alloctr   58  Proc 8715 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  233  Alloctr  234  Proc 8715 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  233  Alloctr  235  Proc 8715 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1276 Max = 6 GRCs =  1540 (4.10%)
Initial. H routing: Overflow =  1190 Max = 4 (GRCs =  2) GRCs =  1425 (7.59%)
Initial. V routing: Overflow =    86 Max = 6 (GRCs =  1) GRCs =   115 (0.61%)
Initial. M1         Overflow =    41 Max = 2 (GRCs =  5) GRCs =    39 (0.21%)
Initial. M2         Overflow =    52 Max = 6 (GRCs =  1) GRCs =    68 (0.36%)
Initial. M3         Overflow =  1010 Max = 4 (GRCs =  2) GRCs =  1169 (6.23%)
Initial. M4         Overflow =    25 Max = 2 (GRCs =  2) GRCs =    28 (0.15%)
Initial. M5         Overflow =   122 Max = 2 (GRCs =  5) GRCs =   122 (0.65%)
Initial. M6         Overflow =     6 Max = 2 (GRCs =  4) GRCs =    11 (0.06%)
Initial. M7         Overflow =     8 Max = 3 (GRCs =  1) GRCs =    24 (0.13%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
Initial. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
Initial. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
Initial. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
Initial. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
Initial. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
Initial. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
Initial. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
Initial. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
Initial. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
Initial. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
Initial. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
Initial. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 405.73
Initial. Layer M1 wire length = 57.31
Initial. Layer M2 wire length = 211.89
Initial. Layer M3 wire length = 132.76
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 2.36
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 1.41
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 744
Initial. Via VIA12SQ_C count = 399
Initial. Via VIA23SQ_C count = 298
Initial. Via VIA34SQ_C count = 23
Initial. Via VIA45SQ_C count = 15
Initial. Via VIA56SQ_C count = 5
Initial. Via VIA67SQ_C count = 4
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 10:23:45 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  233  Alloctr  235  Proc 8715 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1252 Max = 6 GRCs =  1515 (4.04%)
phase1. H routing: Overflow =  1169 Max = 4 (GRCs =  2) GRCs =  1403 (7.48%)
phase1. V routing: Overflow =    83 Max = 6 (GRCs =  1) GRCs =   112 (0.60%)
phase1. M1         Overflow =    42 Max = 2 (GRCs =  6) GRCs =    39 (0.21%)
phase1. M2         Overflow =    53 Max = 6 (GRCs =  1) GRCs =    67 (0.36%)
phase1. M3         Overflow =   990 Max = 4 (GRCs =  2) GRCs =  1149 (6.12%)
phase1. M4         Overflow =    23 Max = 2 (GRCs =  1) GRCs =    27 (0.14%)
phase1. M5         Overflow =   120 Max = 2 (GRCs =  5) GRCs =   120 (0.64%)
phase1. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
phase1. M7         Overflow =     8 Max = 3 (GRCs =  1) GRCs =    24 (0.13%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
phase1. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
phase1. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
phase1. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
phase1. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
phase1. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
phase1. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
phase1. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
phase1. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
phase1. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
phase1. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
phase1. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
phase1. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 505.78
phase1. Layer M1 wire length = 65.64
phase1. Layer M2 wire length = 291.07
phase1. Layer M3 wire length = 137.75
phase1. Layer M4 wire length = 6.40
phase1. Layer M5 wire length = 2.36
phase1. Layer M6 wire length = 1.14
phase1. Layer M7 wire length = 1.41
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 745
phase1. Via VIA12SQ_C count = 411
phase1. Via VIA23SQ_C count = 296
phase1. Via VIA34SQ_C count = 23
phase1. Via VIA45SQ_C count = 10
phase1. Via VIA56SQ_C count = 3
phase1. Via VIA67SQ_C count = 2
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri Apr 25 10:23:46 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  234  Alloctr  235  Proc 8715 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1250 Max = 6 GRCs =  1508 (4.02%)
phase2. H routing: Overflow =  1167 Max = 4 (GRCs =  2) GRCs =  1395 (7.43%)
phase2. V routing: Overflow =    83 Max = 6 (GRCs =  1) GRCs =   113 (0.60%)
phase2. M1         Overflow =    42 Max = 2 (GRCs =  6) GRCs =    39 (0.21%)
phase2. M2         Overflow =    53 Max = 6 (GRCs =  1) GRCs =    68 (0.36%)
phase2. M3         Overflow =   988 Max = 4 (GRCs =  2) GRCs =  1141 (6.08%)
phase2. M4         Overflow =    23 Max = 2 (GRCs =  1) GRCs =    27 (0.14%)
phase2. M5         Overflow =   120 Max = 2 (GRCs =  5) GRCs =   120 (0.64%)
phase2. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
phase2. M7         Overflow =     8 Max = 3 (GRCs =  1) GRCs =    24 (0.13%)
phase2. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
phase2. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
phase2. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
phase2. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
phase2. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
phase2. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
phase2. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
phase2. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
phase2. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
phase2. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
phase2. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
phase2. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
phase2. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 536.19
phase2. Layer M1 wire length = 66.23
phase2. Layer M2 wire length = 318.50
phase2. Layer M3 wire length = 137.49
phase2. Layer M4 wire length = 10.21
phase2. Layer M5 wire length = 2.36
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 1.41
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 747
phase2. Via VIA12SQ_C count = 413
phase2. Via VIA23SQ_C count = 292
phase2. Via VIA34SQ_C count = 26
phase2. Via VIA45SQ_C count = 11
phase2. Via VIA56SQ_C count = 3
phase2. Via VIA67SQ_C count = 2
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  185  Alloctr  185  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  233  Alloctr  235  Proc 8715 

Congestion utilization per direction:
Average vertical track utilization   = 32.78 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 39.71 %
Peak    horizontal track utilization = 250.00 %

[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Global Routing] Stage (MB): Used  182  Alloctr  182  Proc    0 
[End of Global Routing] Total (MB): Used  231  Alloctr  232  Proc 8715 
Warning: Shape {1889670 1568900 1890985 1569510} on layer M1 is not on min manufacturing grid. Snap it to {1889670 1568900 1890990 1569510}. The shape belongs to Net: IRF/n1216. (ZRT-543)
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   77  Alloctr   78  Proc 8715 
[ECO: GR] Elapsed real time: 0:00:05 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: GR] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: GR] Total (MB): Used   77  Alloctr   78  Proc 8715 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: TA init] Total (MB): Used   46  Alloctr   47  Proc 8715 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 2458 of 4962


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   47  Alloctr   48  Proc 8715 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   47  Alloctr   48  Proc 8715 

Number of wires with overlap after iteration 1 = 1655 of 3675


Wire length and via report:
---------------------------
Number of M1 wires: 1527                  : 0
Number of M2 wires: 1406                 VIA12SQ_C: 1283
Number of M3 wires: 672                  VIA23SQ_C: 1132
Number of M4 wires: 49           VIA34SQ_C: 63
Number of M5 wires: 14           VIA45SQ_C: 15
Number of M6 wires: 3            VIA56SQ_C: 3
Number of M7 wires: 4            VIA67SQ_C: 2
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 3675              vias: 2498

Total M1 wire length: 361.6
Total M2 wire length: 640.0
Total M3 wire length: 440.1
Total M4 wire length: 50.2
Total M5 wire length: 9.7
Total M6 wire length: 2.4
Total M7 wire length: 1.8
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1505.8

Longest M1 wire length: 4.5
Longest M2 wire length: 7.4
Longest M3 wire length: 4.0
Longest M4 wire length: 7.0
Longest M5 wire length: 4.6
Longest M6 wire length: 1.2
Longest M7 wire length: 0.6
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:04 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   40  Alloctr   42  Proc 8715 
[ECO: CDR] Elapsed real time: 0:00:14 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[ECO: CDR] Stage (MB): Used   37  Alloctr   38  Proc    0 
[ECO: CDR] Total (MB): Used   40  Alloctr   42  Proc 8715 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
Total number of nets = 8267, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 196 candidate regions.
Start DR iteration 0: uniform partition
Routed  2/196 Partitions, Violations =  0
Routed  3/196 Partitions, Violations =  6
Routed  4/196 Partitions, Violations =  7
Routed  5/196 Partitions, Violations =  9
Routed  6/196 Partitions, Violations =  9
Routed  7/196 Partitions, Violations =  9
Routed  8/196 Partitions, Violations =  9
Routed  9/196 Partitions, Violations =  21
Routed  10/196 Partitions, Violations = 9
Routed  11/196 Partitions, Violations = 20
Routed  12/196 Partitions, Violations = 20
Routed  13/196 Partitions, Violations = 14
Routed  14/196 Partitions, Violations = 18
Routed  15/196 Partitions, Violations = 18
Routed  16/196 Partitions, Violations = 18
Routed  17/196 Partitions, Violations = 19
Routed  18/196 Partitions, Violations = 19
Routed  19/196 Partitions, Violations = 19
Routed  20/196 Partitions, Violations = 19
Routed  21/196 Partitions, Violations = 19
Routed  22/196 Partitions, Violations = 19
Routed  23/196 Partitions, Violations = 19
Routed  24/196 Partitions, Violations = 19
Routed  25/196 Partitions, Violations = 19
Routed  26/196 Partitions, Violations = 28
Routed  27/196 Partitions, Violations = 28
Routed  28/196 Partitions, Violations = 28
Routed  29/196 Partitions, Violations = 28
Routed  30/196 Partitions, Violations = 28
Routed  31/196 Partitions, Violations = 62
Routed  32/196 Partitions, Violations = 62
Routed  33/196 Partitions, Violations = 59
Routed  34/196 Partitions, Violations = 76
Routed  35/196 Partitions, Violations = 82
Routed  36/196 Partitions, Violations = 72
Routed  37/196 Partitions, Violations = 72
Routed  38/196 Partitions, Violations = 72
Routed  39/196 Partitions, Violations = 77
Routed  40/196 Partitions, Violations = 77
Routed  41/196 Partitions, Violations = 77
Routed  42/196 Partitions, Violations = 68
Routed  43/196 Partitions, Violations = 68
Routed  44/196 Partitions, Violations = 68
Routed  45/196 Partitions, Violations = 74
Routed  46/196 Partitions, Violations = 75
Routed  47/196 Partitions, Violations = 75
Routed  48/196 Partitions, Violations = 75
Routed  49/196 Partitions, Violations = 75
Routed  50/196 Partitions, Violations = 75
Routed  51/196 Partitions, Violations = 75
Routed  52/196 Partitions, Violations = 74
Routed  53/196 Partitions, Violations = 74
Routed  54/196 Partitions, Violations = 75
Routed  55/196 Partitions, Violations = 75
Routed  56/196 Partitions, Violations = 50
Routed  57/196 Partitions, Violations = 50
Routed  58/196 Partitions, Violations = 50
Routed  59/196 Partitions, Violations = 50
Routed  60/196 Partitions, Violations = 50
Routed  61/196 Partitions, Violations = 50
Routed  62/196 Partitions, Violations = 50
Routed  63/196 Partitions, Violations = 50
Routed  64/196 Partitions, Violations = 50
Routed  65/196 Partitions, Violations = 50
Routed  66/196 Partitions, Violations = 55
Routed  67/196 Partitions, Violations = 55
Routed  68/196 Partitions, Violations = 55
Routed  69/196 Partitions, Violations = 78
Routed  70/196 Partitions, Violations = 107
Routed  71/196 Partitions, Violations = 107
Routed  72/196 Partitions, Violations = 107
Routed  73/196 Partitions, Violations = 107
Routed  74/196 Partitions, Violations = 107
Routed  75/196 Partitions, Violations = 107
Routed  76/196 Partitions, Violations = 107
Routed  77/196 Partitions, Violations = 107
Routed  78/196 Partitions, Violations = 108
Routed  79/196 Partitions, Violations = 108
Routed  80/196 Partitions, Violations = 104
Routed  81/196 Partitions, Violations = 106
Routed  82/196 Partitions, Violations = 106
Routed  83/196 Partitions, Violations = 106
Routed  84/196 Partitions, Violations = 106
Routed  85/196 Partitions, Violations = 106
Routed  86/196 Partitions, Violations = 106
Routed  87/196 Partitions, Violations = 106
Routed  88/196 Partitions, Violations = 106
Routed  89/196 Partitions, Violations = 104
Routed  90/196 Partitions, Violations = 104
Routed  91/196 Partitions, Violations = 94
Routed  92/196 Partitions, Violations = 94
Routed  93/196 Partitions, Violations = 94
Routed  94/196 Partitions, Violations = 94
Routed  95/196 Partitions, Violations = 94
Routed  96/196 Partitions, Violations = 94
Routed  97/196 Partitions, Violations = 94
Routed  98/196 Partitions, Violations = 106
Routed  99/196 Partitions, Violations = 106
Routed  100/196 Partitions, Violations =        106
Routed  101/196 Partitions, Violations =        106
Routed  102/196 Partitions, Violations =        106
Routed  103/196 Partitions, Violations =        96
Routed  104/196 Partitions, Violations =        97
Routed  105/196 Partitions, Violations =        97
Routed  106/196 Partitions, Violations =        97
Routed  107/196 Partitions, Violations =        82
Routed  108/196 Partitions, Violations =        73
Routed  109/196 Partitions, Violations =        73
Routed  110/196 Partitions, Violations =        76
Routed  111/196 Partitions, Violations =        72
Routed  112/196 Partitions, Violations =        72
Routed  113/196 Partitions, Violations =        72
Routed  114/196 Partitions, Violations =        72
Routed  115/196 Partitions, Violations =        77
Routed  116/196 Partitions, Violations =        77
Routed  117/196 Partitions, Violations =        89
Routed  118/196 Partitions, Violations =        89
Routed  119/196 Partitions, Violations =        89
Routed  120/196 Partitions, Violations =        90
Routed  121/196 Partitions, Violations =        104
Routed  122/196 Partitions, Violations =        104
Routed  123/196 Partitions, Violations =        103
Routed  124/196 Partitions, Violations =        103
Routed  125/196 Partitions, Violations =        103
Routed  126/196 Partitions, Violations =        103
Routed  127/196 Partitions, Violations =        108
Routed  128/196 Partitions, Violations =        115
Routed  129/196 Partitions, Violations =        115
Routed  130/196 Partitions, Violations =        107
Routed  131/196 Partitions, Violations =        107
Routed  132/196 Partitions, Violations =        107
Routed  133/196 Partitions, Violations =        113
Routed  134/196 Partitions, Violations =        113
Routed  135/196 Partitions, Violations =        119
Routed  136/196 Partitions, Violations =        119
Routed  137/196 Partitions, Violations =        119
Routed  138/196 Partitions, Violations =        119
Routed  139/196 Partitions, Violations =        118
Routed  140/196 Partitions, Violations =        125
Routed  141/196 Partitions, Violations =        123
Routed  142/196 Partitions, Violations =        123
Routed  143/196 Partitions, Violations =        112
Routed  144/196 Partitions, Violations =        103
Routed  145/196 Partitions, Violations =        95
Routed  146/196 Partitions, Violations =        95
Routed  147/196 Partitions, Violations =        95
Routed  148/196 Partitions, Violations =        95
Routed  149/196 Partitions, Violations =        95
Routed  150/196 Partitions, Violations =        95
Routed  151/196 Partitions, Violations =        95
Routed  152/196 Partitions, Violations =        95
Routed  153/196 Partitions, Violations =        95
Routed  154/196 Partitions, Violations =        95
Routed  155/196 Partitions, Violations =        96
Routed  156/196 Partitions, Violations =        97
Routed  157/196 Partitions, Violations =        97
Routed  158/196 Partitions, Violations =        97
Routed  159/196 Partitions, Violations =        97
Routed  160/196 Partitions, Violations =        97
Routed  161/196 Partitions, Violations =        83
Routed  162/196 Partitions, Violations =        70
Routed  163/196 Partitions, Violations =        70
Routed  164/196 Partitions, Violations =        70
Routed  165/196 Partitions, Violations =        70
Routed  166/196 Partitions, Violations =        66
Routed  167/196 Partitions, Violations =        66
Routed  168/196 Partitions, Violations =        66
Routed  169/196 Partitions, Violations =        66
Routed  170/196 Partitions, Violations =        66
Routed  171/196 Partitions, Violations =        65
Routed  172/196 Partitions, Violations =        65
Routed  173/196 Partitions, Violations =        52
Routed  174/196 Partitions, Violations =        56
Routed  175/196 Partitions, Violations =        57
Routed  176/196 Partitions, Violations =        51
Routed  177/196 Partitions, Violations =        51
Routed  178/196 Partitions, Violations =        50
Routed  179/196 Partitions, Violations =        53
Routed  180/196 Partitions, Violations =        53
Routed  181/196 Partitions, Violations =        49
Routed  182/196 Partitions, Violations =        37
Routed  183/196 Partitions, Violations =        37
Routed  184/196 Partitions, Violations =        41
Routed  185/196 Partitions, Violations =        41
Routed  186/196 Partitions, Violations =        35
Routed  187/196 Partitions, Violations =        26
Routed  188/196 Partitions, Violations =        26
Routed  189/196 Partitions, Violations =        25
Routed  190/196 Partitions, Violations =        25
Routed  191/196 Partitions, Violations =        25
Routed  192/196 Partitions, Violations =        23
Routed  193/196 Partitions, Violations =        19
Routed  194/196 Partitions, Violations =        9
Routed  195/196 Partitions, Violations =        9
Routed  196/196 Partitions, Violations =        5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Less than minimum area : 1
        Short : 4

[Iter 0] Elapsed real time: 0:00:31 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:00:29 total=0:00:30
[Iter 0] Stage (MB): Used   68  Alloctr   68  Proc    0 
[Iter 0] Total (MB): Used  108  Alloctr  110  Proc 8715 

End DR iteration 0 with 196 parts

Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    4
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:31 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:00:29 total=0:00:30
[Iter 1] Stage (MB): Used   68  Alloctr   68  Proc    0 
[Iter 1] Total (MB): Used  108  Alloctr  110  Proc 8715 

End DR iteration 1 with 2 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = IRF/HFSNET_37
Net 2 = CSRF/CDMU/ZBUF_408_0
Net 3 = IRF/ZBUF_248_3
Net 4 = ms_riscv32_mp_rst_in
Net 5 = ms_riscv32_mp_rc_in[41]
Net 6 = ms_riscv32_mp_rc_in[40]
Net 7 = gre_net_35
Net 8 = ms_riscv32_mp_instr_hready_in
Net 9 = gre_net_17
Net 10 = ms_riscv32_mp_dmaddr_out[27]
Net 11 = ms_riscv32_mp_dmaddr_out[11]
Net 12 = ms_riscv32_mp_dmwr_mask_out[3]
Net 13 = iadder_src
Net 14 = misaligned_store
Net 15 = integer_wr_en_reg_file
Net 16 = rf_wr_en_reg
Net 17 = csr_wr_en_reg_file
Net 18 = n9
Net 19 = n10
Net 20 = n20
Net 21 = n39
Net 22 = n41
Net 23 = n47
Net 24 = n48
Net 25 = n49
Net 26 = n61
Net 27 = n88
Net 28 = n91
Net 29 = n93
Net 30 = IRF/ZBUF_907_6
Net 31 = epc[20]
Net 32 = epc[19]
Net 33 = CSRF/CDMU/ZBUF_1190_11
Net 34 = IRF/gre_net_18
Net 35 = IRF/ZBUF_351_7
Net 36 = HFSNET_20
Net 37 = CSRF/CDMU/ropt_net_63
Net 38 = trap_address[9]
Net 39 = iaddr[31]
Net 40 = pc[31]
Net 41 = pc[30]
Net 42 = pc[29]
Net 43 = pc[9]
Net 44 = pc[2]
Net 45 = pc[1]
Net 46 = pc_mux[31]
Net 47 = pc_mux[30]
Net 48 = pc_mux[27]
Net 49 = pc_mux[26]
Net 50 = pc_mux[25]
Net 51 = pc_mux[23]
Net 52 = pc_mux[22]
Net 53 = pc_mux[21]
Net 54 = pc_mux[5]
Net 55 = opcode[6]
Net 56 = opcode[4]
Net 57 = opcode[3]
Net 58 = opcode[2]
Net 59 = funct3[0]
Net 60 = rs1_addr[3]
Net 61 = rs1_addr[1]
Net 62 = rd_addr[0]
Net 63 = csr_addr[9]
Net 64 = ZBUF_2_12
Net 65 = rs2[31]
Net 66 = rs2[30]
Net 67 = rs2[29]
Net 68 = rs2[28]
Net 69 = rs2[26]
Net 70 = rs2[15]
Net 71 = rs2[14]
Net 72 = rs2[11]
Net 73 = rs2[5]
Net 74 = wb_mux_sel[2]
Net 75 = imm_type[1]
Net 76 = IRF/ZCTSNET_103
Net 77 = CSRF/MC/HFSNET_0
Net 78 = rs1[28]
Net 79 = rs1[15]
Net 80 = rs1[11]
Net 81 = rs1[5]
Net 82 = rs1[4]
Net 83 = wb_mux_out[24]
Net 84 = wb_mux_out[16]
Net 85 = wb_mux_out[0]
Net 86 = csr_addr_reg[11]
Net 87 = csr_addr_reg[10]
Net 88 = csr_addr_reg[9]
Net 89 = csr_addr_reg[8]
Net 90 = csr_addr_reg[6]
Net 91 = csr_addr_reg[5]
Net 92 = csr_addr_reg[2]
Net 93 = csr_addr_reg[1]
Net 94 = csr_addr_reg[0]
Net 95 = imm_reg[30]
Net 96 = imm_reg[16]
Net 97 = imm_reg[7]
Net 98 = csr_data[25]
Net 99 = csr_data[24]
Net 100 = csr_data[4]
.... and 1352 other nets
Total number of changed nets = 1452 (out of 8267)

[DR: Done] Elapsed real time: 0:00:31 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:29 total=0:00:30
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   41  Alloctr   43  Proc 8715 
[ECO: DR] Elapsed real time: 0:00:45 
[ECO: DR] Elapsed cpu  time: sys=0:00:02 usr=0:00:41 total=0:00:44
[ECO: DR] Stage (MB): Used   38  Alloctr   39  Proc    0 
[ECO: DR] Total (MB): Used   41  Alloctr   42  Proc 8715 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    252129 micron
Total Number of Contacts =             80165
Total Number of Wires =                80227
Total Number of PtConns =              11167
Total Number of Routed Wires =       80227
Total Routed Wire Length =           250877 micron
Total Number of Routed Contacts =       80165
        Layer                 M1 :       4665 micron
        Layer                 M2 :      79565 micron
        Layer                 M3 :      70202 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33545
        Via            VIA12SQ_C :      30535
        Via       VIA12SQ_C(rot) :       1536
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80165 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33787   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33787   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80165 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
    Layer VIA2       =  0.00% (0      / 33787   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80165 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33787   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33787   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Total number of nets = 8267
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    252129 micron
Total Number of Contacts =             80165
Total Number of Wires =                80227
Total Number of PtConns =              11167
Total Number of Routed Wires =       80227
Total Routed Wire Length =           250877 micron
Total Number of Routed Contacts =       80165
        Layer                 M1 :       4665 micron
        Layer                 M2 :      79565 micron
        Layer                 M3 :      70202 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33545
        Via            VIA12SQ_C :      30535
        Via       VIA12SQ_C(rot) :       1536
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80165 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33787   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33787   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80165 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
    Layer VIA2       =  0.00% (0      / 33787   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80165 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33787   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33787   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 2904 nets
[ECO: End] Elapsed real time: 0:00:46 
[ECO: End] Elapsed cpu  time: sys=0:00:02 usr=0:00:42 total=0:00:44
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 8715 

Route-opt ECO routing complete            CPU:  1665 s (  0.46 hr )  ELAPSE:  3093 s (  0.86 hr )  MEM-PEAK:  1766 MB
Co-efficient Ratio Summary:
4.193421605152  6.578038173737  2.479639287274  7.744187640401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937705874  61.515621209339  8.637357633014  0.781920040852  7.442021411238  3.181114949079
6.992250275981  4.646239644857  3.823702356475  3.871843396193  1.424294066690  9.687527899646  6.131807232944  1.465788932247  8.763589109755  1.911359036960  26.842337309427  0.017806923636  4.045797844037
5.020605321025  6.345884363178  1.220116839283  5.967840496778  6.224305671704  0.238797715000  3.284509589705  9.611152237147  0.128739607805  0.513559216982  08.820211468118  3.728152532831  4.436199644586
7.609731637866  3.894385408172  9.819999805965  1.487340187763  2.106393266767  9.078063326983  1.314288630187  8.805818928323  0.072343557755  6.270035326705  34.073659802403  9.284798758217  8.525131844100
2.100661193308  7.185898622592  7.466532703646  8.788085307826  8.572536784759  1.334182635409  0.279263772609  8.236529340626  1.425386764940  6.766526999187  65.156913905136  5.672600616281  7.061547561198
1.344610352238  7.231212800600  7.536579769654  4.182217895845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439490448971  39.468927886014  9.247412736143  4.051385309534
5.907689200128  1.709514186384  0.067445631493  2.308423914269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718511993956  45.902630817852  7.729898472805  6.376215569969
5.327074529009  6.562623090032  4.097955580889  1.369931231397  7.635100721709  6.252547515947  4.176900649322  2.093711017031  0.435135811519  6.662696826730  18.487800693832  9.246562725145  1.831480521424
2.252773111567  8.210408235191  4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  5.120128041234  7.751813653000  82.355733776031  3.536143294529  5.081338355773
7.188484837311  2.548293680105  5.033867149412  4.225421230531  6.610900762727  0.112330810717  8.452560747110  9.985851474364  0.423276467697  9.434933421693  17.856243199989  9.975360415585  6.250448185030
1.791961421411  6.962781303341  4.183355375155  6.509437909893  6.029136702642  5.459020209208  4.649978471495  1.177467457734  0.473171274721  4.219816920740  34.598006146371  3.807195156126  6.133783601986
1.974527982061  0.319028279245  2.956234072595  4.772693630086  9.633674031037  8.470936415157  0.274113361564  7.669442469766  5.052395659210  8.748022896473  12.401396946383  2.456121958217  2.160209065780
3.817373024796  3.928727777441  8.754040104850  5.000035331795  6.583378455672  1.475458728944  5.438746165659  2.121786390179  3.750587431046  7.080093298634  58.121279407812  3.967063910414  8.341817331811
5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.723294414657  8.793224787635  8.918113219113  70.526528763734  1.413925591030  4.438505340450
0.644403750206  0.531697663458  8.422996212201  1.679507759678  4.739677862243  0.567170402387  9.771500032845  0.958970596111  5.123714701287  3.968928205135  70.706540583513  9.829894628143  9.099425844364
0.824458676097  3.162271738943  8.536496698199  9.976175914873  4.708776321063  9.326676790780  6.332698313142  8.863018788058  1.792832300723  4.353913262700  56.816363845049  4.783223183709  3.631305485254
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8267 nets, 0 global routed, 8265 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: pns_done 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 8218 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8218, routed nets = 8218, across physical hierarchy nets = 0, parasitics cached nets = 8218, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0269     0.0568      7   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0269     0.0568   0.0568      7   0.0000     0.0000      0        2     0.0120       11  295906688
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0269     0.0568   0.0568      7   0.0000     0.0000      0        2     0.0120       11  295906688     30838.92       7925
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0269     0.0568   0.0568      7   0.0000     0.0000      0        2       11  295906688     30838.92       7925

Route-opt command complete                CPU:  1672 s (  0.46 hr )  ELAPSE:  3100 s (  0.86 hr )  MEM-PEAK:  1766 MB
Route-opt command statistics  CPU=169 sec (0.05 hr) ELAPSED=177 sec (0.05 hr) MEM-PEAK=1.725 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2025-04-25 10:24:30 / Session: 0.86 hr / Command: 0.05 hr / Memory: 1766 MB (FLW-8100)
1
route_eco
Information: Serialized np data
INFO: timer data saved to /tmp/pns_done_3615656_571232928.timdat
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:01 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: DbIn With Extraction] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   39  Alloctr   40  Proc 8715 
[ECO: Analysis] Elapsed real time: 0:00:02 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Analysis] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: Analysis] Total (MB): Used   39  Alloctr   40  Proc 8715 
Num of eco nets = 8267
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: Init] Total (MB): Used   40  Alloctr   41  Proc 8715 
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/16 Partitions, Violations =   0
Checked 2/16 Partitions, Violations =   0
Checked 3/16 Partitions, Violations =   0
Checked 4/16 Partitions, Violations =   0
Checked 5/16 Partitions, Violations =   0
Checked 6/16 Partitions, Violations =   0
Checked 7/16 Partitions, Violations =   0
Checked 8/16 Partitions, Violations =   0
Checked 9/16 Partitions, Violations =   0
Checked 10/16 Partitions, Violations =  0
Checked 11/16 Partitions, Violations =  0
Checked 12/16 Partitions, Violations =  0
Checked 13/16 Partitions, Violations =  0
Checked 14/16 Partitions, Violations =  0
Checked 15/16 Partitions, Violations =  0
Checked 16/16 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:12
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  108  Alloctr  110  Proc 8715 

Total Wire Length =                    252128 micron
Total Number of Contacts =             80165
Total Number of Wires =                80227
Total Number of PtConns =              11166
Total Number of Routed Wires =       80227
Total Routed Wire Length =           250877 micron
Total Number of Routed Contacts =       80165
        Layer                 M1 :       4664 micron
        Layer                 M2 :      79566 micron
        Layer                 M3 :      70202 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33545
        Via            VIA12SQ_C :      30535
        Via       VIA12SQ_C(rot) :       1536
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80165 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33787   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33787   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80165 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
    Layer VIA2       =  0.00% (0      / 33787   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80165 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33787   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33787   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Nets that have been changed:
Total number of changed nets = 0 (out of 8267)

[DR: Done] Elapsed real time: 0:00:11 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:12
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   41  Alloctr   42  Proc 8715 
[ECO: DR] Elapsed real time: 0:00:13 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[ECO: DR] Stage (MB): Used   38  Alloctr   38  Proc    0 
[ECO: DR] Total (MB): Used   41  Alloctr   42  Proc 8715 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    252128 micron
Total Number of Contacts =             80165
Total Number of Wires =                80227
Total Number of PtConns =              11166
Total Number of Routed Wires =       80227
Total Routed Wire Length =           250877 micron
Total Number of Routed Contacts =       80165
        Layer                 M1 :       4664 micron
        Layer                 M2 :      79566 micron
        Layer                 M3 :      70202 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33545
        Via            VIA12SQ_C :      30535
        Via       VIA12SQ_C(rot) :       1536
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80165 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33787   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33787   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80165 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
    Layer VIA2       =  0.00% (0      / 33787   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80165 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33787   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33787   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Total number of nets = 8267
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    252128 micron
Total Number of Contacts =             80165
Total Number of Wires =                80227
Total Number of PtConns =              11166
Total Number of Routed Wires =       80227
Total Routed Wire Length =           250877 micron
Total Number of Routed Contacts =       80165
        Layer                 M1 :       4664 micron
        Layer                 M2 :      79566 micron
        Layer                 M3 :      70202 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33545
        Via            VIA12SQ_C :      30535
        Via       VIA12SQ_C(rot) :       1536
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80165 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33787   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33787   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80165 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
    Layer VIA2       =  0.00% (0      / 33787   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80165 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33787   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33787   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:13 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 8715 
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
check_pg_drcCommand check_pg_drc started  at Fri Apr 25 10:25:25 2025
Command check_pg_drc finished at Fri Apr 25 10:25:34 2025
CPU usage for check_pg_drc: 9.06 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 9.26 seconds ( 0.00 hours)
Total number of errors found: 5
   5 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 7923
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 119
Number of VDD Vias: 2548
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 130
Number of VSS Vias: 2840
Number of VSS Terminals: 12
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_missing_viasCheck net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
check_lvsInformation: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:04, CPU =    0:00:04
[Check Short] Stage 3   Elapsed =    0:00:04, CPU =    0:00:04
[Check Short] End       Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] Init        Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] 10%         Elapsed =    0:00:06, CPU =    0:00:05
[Check Net] 20%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 30%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 40%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 50%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 60%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 70%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 80%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 90%         Elapsed =    0:00:07, CPU =    0:00:07
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:07, CPU =    0:00:07

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 8267.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:07, CPU =    0:00:07
1
report_congestion
Information: The command 'report_congestion' cleared the undo history. (UNDO-016)
****************************************
Report : congestion
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:25:58 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |    1770 |     6 |    1508  ( 4.02%) |       1
H routing |    1622 |     4 |    1395  ( 7.43%) |       2
V routing |     148 |     6 |     113  ( 0.60%) |       1

1
report_timingInformation: Deserialized np data
INFO: timer data loaded from /tmp/pns_done_3615656_571232928.timdat
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:26:01 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: CSRF/MC/mcycle_out_reg[12] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CSRF/MC/mcycle_out_reg[54] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  CSRF/MC/mcycle_out_reg[12]/CLK (DFFX1_HVT)       0.00      0.13 r
  CSRF/MC/mcycle_out_reg[12]/Q (DFFX1_HVT)         2.07      2.21 f
  CSRF/MC/ropt_d_inst_5269/Y (NBUFFX4_HVT)         0.31      2.52 f
  CSRF/MC/U1098/C1 (HADDX2_RVT)                    0.16      2.68 f
  CSRF/MC/U1092/C1 (HADDX2_RVT)                    0.13      2.81 f
  CSRF/MC/U1083/C1 (HADDX2_RVT)                    0.16      2.97 f
  CSRF/MC/U1080/C1 (HADDX2_RVT)                    0.17      3.14 f
  CSRF/MC/U1069/C1 (HADDX1_RVT)                    0.17      3.31 f
  CSRF/MC/U1066/C1 (HADDX1_RVT)                    0.16      3.47 f
  CSRF/MC/U1055/C1 (HADDX2_RVT)                    0.16      3.63 f
  CSRF/MC/U1052/C1 (HADDX1_RVT)                    0.16      3.79 f
  CSRF/MC/U1041/C1 (HADDX2_RVT)                    0.17      3.96 f
  CSRF/MC/U1038/C1 (HADDX2_RVT)                    0.16      4.11 f
  CSRF/MC/U1027/C1 (HADDX2_RVT)                    0.16      4.28 f
  CSRF/MC/U1024/C1 (HADDX1_RVT)                    0.16      4.43 f
  CSRF/MC/U1013/C1 (HADDX2_RVT)                    0.16      4.60 f
  CSRF/MC/U1010/C1 (HADDX1_RVT)                    0.17      4.76 f
  CSRF/MC/U998/C1 (HADDX2_RVT)                     0.17      4.93 f
  CSRF/MC/U995/C1 (HADDX2_RVT)                     0.16      5.09 f
  CSRF/MC/U983/C1 (HADDX2_RVT)                     0.17      5.27 f
  CSRF/MC/U980/C1 (HADDX2_RVT)                     0.17      5.44 f
  CSRF/MC/U969/C1 (HADDX2_RVT)                     0.20      5.64 f
  CSRF/MC/U966/C1 (HADDX2_RVT)                     0.20      5.84 f
  CSRF/MC/U1189/C1 (HADDX2_RVT)                    0.18      6.01 f
  CSRF/MC/U942/C1 (HADDX2_RVT)                     0.12      6.14 f
  CSRF/MC/U955/C1 (HADDX2_RVT)                     0.12      6.26 f
  CSRF/MC/U924/C1 (HADDX2_RVT)                     0.12      6.39 f
  CSRF/MC/U934/C1 (HADDX2_RVT)                     0.12      6.51 f
  CSRF/MC/U906/C1 (HADDX1_RVT)                     0.12      6.63 f
  CSRF/MC/U916/C1 (HADDX2_RVT)                     0.12      6.75 f
  CSRF/MC/U888/C1 (HADDX1_RVT)                     0.12      6.87 f
  CSRF/MC/U898/C1 (HADDX2_RVT)                     0.13      7.00 f
  CSRF/MC/U869/C1 (HADDX2_RVT)                     0.13      7.12 f
  CSRF/MC/U880/C1 (HADDX1_RVT)                     0.12      7.25 f
  CSRF/MC/U851/C1 (HADDX2_RVT)                     0.12      7.37 f
  CSRF/MC/U861/C1 (HADDX2_RVT)                     0.12      7.50 f
  CSRF/MC/U833/C1 (HADDX1_RVT)                     0.12      7.62 f
  CSRF/MC/U843/C1 (HADDX1_RVT)                     0.12      7.74 f
  CSRF/MC/U816/C1 (HADDX2_RVT)                     0.12      7.86 f
  CSRF/MC/U825/C1 (HADDX2_RVT)                     0.12      7.99 f
  CSRF/MC/U797/C1 (HADDX2_RVT)                     0.12      8.11 f
  CSRF/MC/U808/C1 (HADDX1_RVT)                     0.12      8.23 f
  CSRF/MC/U780/C1 (HADDX1_RVT)                     0.12      8.36 f
  CSRF/MC/U789/C1 (HADDX2_RVT)                     0.12      8.48 f
  CSRF/MC/U763/C1 (HADDX2_RVT)                     0.12      8.60 f
  CSRF/MC/U772/SO (HADDX1_RVT)                     0.20      8.80 r
  CSRF/MC/U773/Y (NAND2X0_RVT)                     0.06      8.86 f
  CSRF/MC/U778/Y (NAND4X0_RVT)                     0.11      8.97 r
  CSRF/MC/mcycle_out_reg[54]/D (DFFX1_HVT)         0.00      8.97 r
  data arrival time                                          8.97

  clock clk (rise edge)                           10.00     10.00
  clock network delay (propagated)                 0.13     10.13
  clock reconvergence pessimism                    0.01     10.14
  CSRF/MC/mcycle_out_reg[54]/CLK (DFFX1_HVT)       0.00     10.14 r
  library setup time                              -1.19      8.95
  data required time                                         8.95
  ------------------------------------------------------------------------
  data required time                                         8.95
  data arrival time                                         -8.97
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03


1
report_timing -delay_type min
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:26:05 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: REG1/pc_out_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REG2/pc_reg_out_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  REG1/pc_out_reg[17]/CLK (DFFX1_RVT)              0.00      0.12 r
  REG1/pc_out_reg[17]/Q (DFFX1_RVT)                0.34      0.46 f
  REG2/pc_reg_out_reg[17]/D (DFFX1_HVT)            0.00      0.46 f
  data arrival time                                          0.46

  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  clock reconvergence pessimism                   -0.01      0.14
  REG2/pc_reg_out_reg[17]/CLK (DFFX1_HVT)          0.00      0.14 r
  library hold time                                0.19      0.33
  data required time                                         0.33
  ------------------------------------------------------------------------
  data required time                                         0.33
  data arrival time                                         -0.46
  ------------------------------------------------------------------------
  slack (MET)                                                0.13


1
check_pg_drcCommand check_pg_drc started  at Fri Apr 25 10:26:11 2025
Command check_pg_drc finished at Fri Apr 25 10:26:22 2025
CPU usage for check_pg_drc: 12.46 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 11.73 seconds ( 0.00 hours)
Total number of errors found: 5
   5 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> gui_show_error_data
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {102.360 215.836} -scale 0.0077
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {103.349 215.898} -scale 0.0077
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
route_eco
Information: The command 'route_eco' cleared the undo history. (UNDO-016)
Information: Serialized np data
INFO: timer data saved to /tmp/pns_done_3615656_571232928.timdat
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:02 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: DbIn With Extraction] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   39  Alloctr   40  Proc 8719 
[ECO: Analysis] Elapsed real time: 0:00:02 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Analysis] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: Analysis] Total (MB): Used   39  Alloctr   40  Proc 8719 
Num of eco nets = 8267
Num of open eco nets = 3
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Init] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: Init] Total (MB): Used   40  Alloctr   41  Proc 8719 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   45  Alloctr   45  Proc 8719 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   50  Proc 8719 
Net statistics:
Total number of nets     = 8267
Number of nets to route  = 3
Number of nets with min-layer-mode soft = 3
Number of nets with min-layer-mode soft-cost-low = 3
Number of nets with max-layer-mode hard = 1060
3 nets are partially connected,
 of which 3 are detail routed and 0 are global routed.
8264 nets are fully connected,
 of which 8264 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 3, Total Half Perimeter Wire Length (HPWL) 96 microns
HPWL   0 ~   50 microns: Net Count        2     Total HPWL           39 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           57 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   54  Proc 8719 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.29     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   57  Alloctr   58  Proc 8719 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   57  Alloctr   58  Proc 8719 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   57  Alloctr   58  Proc 8719 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  233  Alloctr  234  Proc 8719 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  233  Alloctr  234  Proc 8719 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1196 Max = 5 GRCs =  1160 (3.09%)
Initial. H routing: Overflow =  1125 Max = 3 (GRCs =  3) GRCs =  1088 (5.80%)
Initial. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
Initial. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
Initial. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
Initial. M3         Overflow =   985 Max = 3 (GRCs =  3) GRCs =   865 (4.61%)
Initial. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
Initial. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
Initial. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
Initial. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
Initial. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
Initial. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
Initial. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
Initial. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
Initial. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
Initial. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
Initial. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
Initial. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
Initial. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
Initial. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
Initial. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
Initial. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 10:28:08 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  233  Alloctr  234  Proc 8719 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1196 Max = 5 GRCs =  1160 (3.09%)
phase1. H routing: Overflow =  1125 Max = 3 (GRCs =  3) GRCs =  1088 (5.80%)
phase1. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
phase1. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
phase1. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
phase1. M3         Overflow =   985 Max = 3 (GRCs =  3) GRCs =   865 (4.61%)
phase1. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
phase1. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
phase1. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
phase1. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
phase1. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
phase1. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
phase1. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
phase1. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
phase1. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
phase1. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
phase1. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
phase1. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
phase1. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
phase1. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
phase1. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
phase1. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  184  Alloctr  185  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  233  Alloctr  234  Proc 8719 

Congestion utilization per direction:
Average vertical track utilization   = 31.27 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 39.10 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  182  Alloctr  182  Proc    0 
[End of Global Routing] Total (MB): Used  230  Alloctr  231  Proc 8719 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   77  Alloctr   78  Proc 8719 
[ECO: GR] Elapsed real time: 0:00:01 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: GR] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: GR] Total (MB): Used   77  Alloctr   78  Proc 8719 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: TA init] Total (MB): Used   45  Alloctr   46  Proc 8719 

Start initial assignment
Routed partition 1/1        

Number of wires with overlap after iteration 0 = 1 of 10


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   45  Alloctr   46  Proc 8719 

Reroute to fix overlaps (iter = 1)
Routed partition 1/1        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   45  Alloctr   46  Proc 8719 

Number of wires with overlap after iteration 1 = 0 of 9


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 6            VIA12SQ_C: 6
Number of M3 wires: 3            VIA23SQ_C: 6
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 9                 vias: 12

Total M1 wire length: 0.0
Total M2 wire length: 1.8
Total M3 wire length: 3.0
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 4.9

Longest M1 wire length: 0.0
Longest M2 wire length: 0.5
Longest M3 wire length: 1.1
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   40  Alloctr   42  Proc 8719 
[ECO: CDR] Elapsed real time: 0:00:03 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: CDR] Stage (MB): Used   37  Alloctr   38  Proc    0 
[ECO: CDR] Total (MB): Used   40  Alloctr   42  Proc 8719 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/16 Partitions, Violations =   0
Checked 2/16 Partitions, Violations =   0
Checked 3/16 Partitions, Violations =   0
Checked 4/16 Partitions, Violations =   2
Checked 5/16 Partitions, Violations =   2
Checked 6/16 Partitions, Violations =   2
Checked 7/16 Partitions, Violations =   4
Checked 8/16 Partitions, Violations =   4
Checked 9/16 Partitions, Violations =   4
Checked 10/16 Partitions, Violations =  4
Checked 11/16 Partitions, Violations =  4
Checked 12/16 Partitions, Violations =  4
Checked 13/16 Partitions, Violations =  4
Checked 14/16 Partitions, Violations =  5
Checked 15/16 Partitions, Violations =  9
Checked 16/16 Partitions, Violations =  9

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9

[DRC CHECK] Elapsed real time: 0:00:15 
[DRC CHECK] Elapsed cpu  time: sys=0:00:01 usr=0:00:12 total=0:00:14
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  108  Alloctr  110  Proc 8719 

Total Wire Length =                    252131 micron
Total Number of Contacts =             80169
Total Number of Wires =                80227
Total Number of PtConns =              11166
Total Number of Routed Wires =       80227
Total Routed Wire Length =           250880 micron
Total Number of Routed Contacts =       80169
        Layer                 M1 :       4663 micron
        Layer                 M2 :      79566 micron
        Layer                 M3 :      70205 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33549
        Via            VIA12SQ_C :      30535
        Via       VIA12SQ_C(rot) :       1536
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80169 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33791   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33791   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80169 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
    Layer VIA2       =  0.00% (0      / 33791   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80169 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33791   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33791   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Total number of nets = 8267, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 196 candidate regions.
Start DR iteration 0: non-uniform partition
Routed  1/5 Partitions, Violations =    8
Routed  2/5 Partitions, Violations =    4
Routed  3/5 Partitions, Violations =    3
Routed  4/5 Partitions, Violations =    1
Routed  5/5 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:16 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:00:12 total=0:00:14
[Iter 0] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 0] Total (MB): Used  108  Alloctr  110  Proc 8719 

End DR iteration 0 with 5 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = IRF/reg_file[21][23]
Net 2 = IRF/n3216
Net 3 = IRF/n2415
Net 4 = IRF/n3547
Net 5 = IRF/HFSNET_23
Net 6 = CSRF/n12
Net 7 = CSRF/mcycle[60]
Net 8 = CSRF/mcycle[5]
Net 9 = CSRF/minstret[15]
Net 10 = CSRF/minstret[12]
Net 11 = CSRF/minstret[6]
Net 12 = IRF/ZCTSNET_120
Net 13 = CSRF/MTVEC_REG/n93
Net 14 = CSRF/MC/n171
Net 15 = CSRF/MC/n182
Net 16 = CSRF/MC/n1255
Total number of changed nets = 16 (out of 8267)

[DR: Done] Elapsed real time: 0:00:16 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:12 total=0:00:14
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   41  Alloctr   42  Proc 8719 
[ECO: DR] Elapsed real time: 0:00:20 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:16 total=0:00:18
[ECO: DR] Stage (MB): Used   38  Alloctr   38  Proc    0 
[ECO: DR] Total (MB): Used   41  Alloctr   42  Proc 8719 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    252132 micron
Total Number of Contacts =             80169
Total Number of Wires =                80230
Total Number of PtConns =              11167
Total Number of Routed Wires =       80230
Total Routed Wire Length =           250880 micron
Total Number of Routed Contacts =       80169
        Layer                 M1 :       4664 micron
        Layer                 M2 :      79566 micron
        Layer                 M3 :      70205 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33549
        Via            VIA12SQ_C :      30535
        Via       VIA12SQ_C(rot) :       1536
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80169 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33791   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33791   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80169 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
    Layer VIA2       =  0.00% (0      / 33791   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80169 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33791   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33791   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Total number of nets = 8267
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    252132 micron
Total Number of Contacts =             80169
Total Number of Wires =                80230
Total Number of PtConns =              11167
Total Number of Routed Wires =       80230
Total Routed Wire Length =           250880 micron
Total Number of Routed Contacts =       80169
        Layer                 M1 :       4664 micron
        Layer                 M2 :      79566 micron
        Layer                 M3 :      70205 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33549
        Via            VIA12SQ_C :      30535
        Via       VIA12SQ_C(rot) :       1536
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80169 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33791   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33791   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80169 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
    Layer VIA2       =  0.00% (0      / 33791   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80169 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33791   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33791   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 16 nets
[ECO: End] Elapsed real time: 0:00:20 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:16 total=0:00:18
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 8719 
check_pg_drc 
Command check_pg_drc started  at Fri Apr 25 10:28:39 2025
Command check_pg_drc finished at Fri Apr 25 10:28:49 2025
CPU usage for check_pg_drc: 9.71 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 9.87 seconds ( 0.00 hours)
Total number of errors found: 4
   4 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {115.586 215.788} -scale 0.0144
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {114.621 216.004} -scale 0.0144
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {51.727 215.473} -scale 0.015
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {51.922 215.458} -scale 0.015
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {48.509 215.413} -scale 0.015
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {49.348 215.607} -scale 0.015
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {45.471 215.488} -scale 0.015
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {45.441 215.847} -scale 0.015
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {46.653 215.802} -scale 0.015
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {44.479 215.305} -scale 0.015
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {50.423 214.631} -scale 0.015
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {50.199 214.362} -scale 0.015
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {51.576 214.421} -scale 0.015
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {45.528 215.544} -scale 0.015
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {43.881 214.646} -scale 0.015
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {44.510 214.766} -scale 0.015
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {44.330 215.649} -scale 0.015
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {40.483 213.748} -scale 0.015
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
route_eco
Information: The command 'route_eco' cleared the undo history. (UNDO-016)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:02 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: DbIn With Extraction] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   39  Alloctr   40  Proc 8719 
[ECO: Analysis] Elapsed real time: 0:00:02 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Analysis] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: Analysis] Total (MB): Used   39  Alloctr   40  Proc 8719 
Num of eco nets = 8267
Num of open eco nets = 8
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Init] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: Init] Total (MB): Used   40  Alloctr   41  Proc 8719 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   45  Alloctr   45  Proc 8719 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   50  Proc 8719 
Net statistics:
Total number of nets     = 8267
Number of nets to route  = 8
Number of nets with min-layer-mode soft = 3
Number of nets with min-layer-mode soft-cost-low = 3
Number of nets with max-layer-mode hard = 1060
8 nets are partially connected,
 of which 8 are detail routed and 0 are global routed.
8259 nets are fully connected,
 of which 8259 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 8, Total Half Perimeter Wire Length (HPWL) 1024 microns
HPWL   0 ~   50 microns: Net Count        3     Total HPWL           54 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        2     Total HPWL          292 microns
HPWL 200 ~  300 microns: Net Count        3     Total HPWL          678 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   54  Proc 8719 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.29     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   57  Alloctr   58  Proc 8719 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   57  Alloctr   58  Proc 8719 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   57  Alloctr   58  Proc 8719 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  233  Alloctr  234  Proc 8719 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  233  Alloctr  234  Proc 8719 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1196 Max = 5 GRCs =  1162 (3.10%)
Initial. H routing: Overflow =  1125 Max = 3 (GRCs =  3) GRCs =  1090 (5.81%)
Initial. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
Initial. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
Initial. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
Initial. M3         Overflow =   985 Max = 3 (GRCs =  3) GRCs =   867 (4.62%)
Initial. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
Initial. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
Initial. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
Initial. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
Initial. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
Initial. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
Initial. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
Initial. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
Initial. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
Initial. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
Initial. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
Initial. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
Initial. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
Initial. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
Initial. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
Initial. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 12.14
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 4.25
Initial. Layer M3 wire length = 7.89
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 7
Initial. Via VIA12SQ_C count = 3
Initial. Via VIA23SQ_C count = 4
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 10:34:58 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  233  Alloctr  234  Proc 8719 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1196 Max = 5 GRCs =  1161 (3.09%)
phase1. H routing: Overflow =  1125 Max = 3 (GRCs =  3) GRCs =  1089 (5.80%)
phase1. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
phase1. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
phase1. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
phase1. M3         Overflow =   985 Max = 3 (GRCs =  3) GRCs =   866 (4.61%)
phase1. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
phase1. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
phase1. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
phase1. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
phase1. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
phase1. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
phase1. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
phase1. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
phase1. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
phase1. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
phase1. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
phase1. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
phase1. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
phase1. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
phase1. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
phase1. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 12.14
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 2.63
phase1. Layer M3 wire length = 3.98
phase1. Layer M4 wire length = 1.61
phase1. Layer M5 wire length = 3.92
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 10
phase1. Via VIA12SQ_C count = 3
phase1. Via VIA23SQ_C count = 3
phase1. Via VIA34SQ_C count = 2
phase1. Via VIA45SQ_C count = 2
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri Apr 25 10:34:58 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  233  Alloctr  234  Proc 8719 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1196 Max = 5 GRCs =  1161 (3.09%)
phase2. H routing: Overflow =  1125 Max = 3 (GRCs =  3) GRCs =  1089 (5.80%)
phase2. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
phase2. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
phase2. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
phase2. M3         Overflow =   985 Max = 3 (GRCs =  3) GRCs =   866 (4.61%)
phase2. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
phase2. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
phase2. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
phase2. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
phase2. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
phase2. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
phase2. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
phase2. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
phase2. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
phase2. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
phase2. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
phase2. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
phase2. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
phase2. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
phase2. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
phase2. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
phase2. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 12.14
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 2.63
phase2. Layer M3 wire length = 3.98
phase2. Layer M4 wire length = 1.61
phase2. Layer M5 wire length = 3.92
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 10
phase2. Via VIA12SQ_C count = 3
phase2. Via VIA23SQ_C count = 3
phase2. Via VIA34SQ_C count = 2
phase2. Via VIA45SQ_C count = 2
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  184  Alloctr  185  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  233  Alloctr  234  Proc 8719 

Congestion utilization per direction:
Average vertical track utilization   = 31.28 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 39.10 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  182  Alloctr  182  Proc    0 
[End of Global Routing] Total (MB): Used  230  Alloctr  231  Proc 8719 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   77  Alloctr   78  Proc 8719 
[ECO: GR] Elapsed real time: 0:00:01 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: GR] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: GR] Total (MB): Used   77  Alloctr   78  Proc 8719 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: TA init] Total (MB): Used   45  Alloctr   46  Proc 8719 

Start initial assignment
Routed partition 1/1        

Number of wires with overlap after iteration 0 = 15 of 28


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   46  Alloctr   46  Proc 8719 

Reroute to fix overlaps (iter = 1)
Routed partition 1/1        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   46  Alloctr   46  Proc 8719 

Number of wires with overlap after iteration 1 = 11 of 24


Wire length and via report:
---------------------------
Number of M1 wires: 5             : 0
Number of M2 wires: 10           VIA12SQ_C: 9
Number of M3 wires: 6            VIA23SQ_C: 9
Number of M4 wires: 2            VIA34SQ_C: 2
Number of M5 wires: 1            VIA45SQ_C: 2
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 24                vias: 22

Total M1 wire length: 2.5
Total M2 wire length: 5.8
Total M3 wire length: 4.2
Total M4 wire length: 0.9
Total M5 wire length: 3.6
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 17.1

Longest M1 wire length: 1.3
Longest M2 wire length: 2.0
Longest M3 wire length: 2.4
Longest M4 wire length: 0.6
Longest M5 wire length: 3.6
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   40  Alloctr   42  Proc 8719 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: CDR] Stage (MB): Used   37  Alloctr   38  Proc    0 
[ECO: CDR] Total (MB): Used   40  Alloctr   42  Proc 8719 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/16 Partitions, Violations =   0
Checked 2/16 Partitions, Violations =   0
Checked 3/16 Partitions, Violations =   0
Checked 4/16 Partitions, Violations =   2
Checked 5/16 Partitions, Violations =   2
Checked 6/16 Partitions, Violations =   2
Checked 7/16 Partitions, Violations =   4
Checked 8/16 Partitions, Violations =   4
Checked 9/16 Partitions, Violations =   37
Checked 10/16 Partitions, Violations =  37
Checked 11/16 Partitions, Violations =  37
Checked 12/16 Partitions, Violations =  37
Checked 13/16 Partitions, Violations =  37
Checked 14/16 Partitions, Violations =  38
Checked 15/16 Partitions, Violations =  38
Checked 16/16 Partitions, Violations =  38

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      38

[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:01 usr=0:00:12 total=0:00:13
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  108  Alloctr  110  Proc 8719 

Total Wire Length =                    252144 micron
Total Number of Contacts =             80179
Total Number of Wires =                80239
Total Number of PtConns =              11166
Total Number of Routed Wires =       80239
Total Routed Wire Length =           250893 micron
Total Number of Routed Contacts =       80179
        Layer                 M1 :       4666 micron
        Layer                 M2 :      79568 micron
        Layer                 M3 :      70209 micron
        Layer                 M4 :      36591 micron
        Layer                 M5 :      35921 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4193
        Via            VIA34SQ_C :       7800
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33555
        Via            VIA12SQ_C :      30535
        Via       VIA12SQ_C(rot) :       1536
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80179 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33797   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33797   vias)
    Layer VIA3       =  0.00% (0      / 7832    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7832    vias)
    Layer VIA4       =  0.00% (0      / 4194    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4194    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80179 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
    Layer VIA2       =  0.00% (0      / 33797   vias)
    Layer VIA3       =  0.00% (0      / 7832    vias)
    Layer VIA4       =  0.00% (0      / 4194    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80179 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33797   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33797   vias)
    Layer VIA3       =  0.00% (0      / 7832    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7832    vias)
    Layer VIA4       =  0.00% (0      / 4194    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4194    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Total number of nets = 8267, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 196 candidate regions.
Start DR iteration 0: non-uniform partition
Routed  1/5 Partitions, Violations =    37
Routed  2/5 Partitions, Violations =    35
Routed  3/5 Partitions, Violations =    34
Routed  4/5 Partitions, Violations =    33
Routed  5/5 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:13 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:00:12 total=0:00:13
[Iter 0] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 0] Total (MB): Used  108  Alloctr  110  Proc 8719 

End DR iteration 0 with 5 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = ms_riscv32_mp_dmdata_out[30]
Net 2 = ms_riscv32_mp_data_hready_in
Net 3 = n84
Net 4 = SU/N72
Net 5 = IRF/reg_file[29][26]
Net 6 = IRF/n3475
Net 7 = IRF/n2535
Net 8 = IRF/n2536
Net 9 = IRF/n3547
Net 10 = IRF/HFSNET_23
Net 11 = CSRF/n12
Net 12 = CSRF/mcycle[60]
Net 13 = CSRF/mcycle[5]
Net 14 = CSRF/minstret[15]
Net 15 = CSRF/minstret[12]
Net 16 = CSRF/minstret[6]
Net 17 = CSRF/MTVEC_REG/n93
Net 18 = CSRF/MC/n171
Net 19 = CSRF/MC/n182
Net 20 = CSRF/MC/n1255
Total number of changed nets = 20 (out of 8267)

[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:12 total=0:00:13
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   41  Alloctr   42  Proc 8719 
[ECO: DR] Elapsed real time: 0:00:17 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:16 total=0:00:17
[ECO: DR] Stage (MB): Used   38  Alloctr   38  Proc    0 
[ECO: DR] Total (MB): Used   41  Alloctr   42  Proc 8719 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    252142 micron
Total Number of Contacts =             80169
Total Number of Wires =                80239
Total Number of PtConns =              11164
Total Number of Routed Wires =       80239
Total Routed Wire Length =           250891 micron
Total Number of Routed Contacts =       80169
        Layer                 M1 :       4662 micron
        Layer                 M2 :      79567 micron
        Layer                 M3 :      70217 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33549
        Via            VIA12SQ_C :      30533
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80169 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33791   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33791   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80169 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
    Layer VIA2       =  0.00% (0      / 33791   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80169 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33791   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33791   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Total number of nets = 8267
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    252142 micron
Total Number of Contacts =             80169
Total Number of Wires =                80239
Total Number of PtConns =              11164
Total Number of Routed Wires =       80239
Total Routed Wire Length =           250891 micron
Total Number of Routed Contacts =       80169
        Layer                 M1 :       4662 micron
        Layer                 M2 :      79567 micron
        Layer                 M3 :      70217 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33549
        Via            VIA12SQ_C :      30533
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80169 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33791   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33791   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80169 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
    Layer VIA2       =  0.00% (0      / 33791   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80169 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33791   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33791   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 20 nets
[ECO: End] Elapsed real time: 0:00:17 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:16 total=0:00:17
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 8719 
check_lvsInformation: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:05, CPU =    0:00:04
[Check Short] Stage 3   Elapsed =    0:00:05, CPU =    0:00:04
[Check Short] End       Elapsed =    0:00:05, CPU =    0:00:04
[Check Net] Init        Elapsed =    0:00:05, CPU =    0:00:04
[Check Net] 10%         Elapsed =    0:00:06, CPU =    0:00:05
[Check Net] 20%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 30%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 40%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 50%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 60%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 70%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 80%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 90%         Elapsed =    0:00:07, CPU =    0:00:07
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:07, CPU =    0:00:07

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 8267.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:07, CPU =    0:00:07
1
report_congestion
Information: The command 'report_congestion' cleared the undo history. (UNDO-016)
****************************************
Report : congestion
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:35:33 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |    1324 |     5 |    1161  ( 3.09%) |       2
H routing |    1229 |     3 |    1089  ( 5.80%) |       3
V routing |      95 |     5 |      72  ( 0.38%) |       2

1
report_timingInformation: Deserialized np data
INFO: timer data loaded from /tmp/pns_done_3615656_571232928.timdat
Information: The RC mode used is DR for design 'msrv32_top'. (NEX-022)
Extracting design: pns_done 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 8218 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:35:44 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: CSRF/MC/mcycle_out_reg[12] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CSRF/MC/mcycle_out_reg[54] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  CSRF/MC/mcycle_out_reg[12]/CLK (DFFX1_HVT)       0.00      0.13 r
  CSRF/MC/mcycle_out_reg[12]/Q (DFFX1_HVT)         2.07      2.21 f
  CSRF/MC/ropt_d_inst_5269/Y (NBUFFX4_HVT)         0.31      2.52 f
  CSRF/MC/U1098/C1 (HADDX2_RVT)                    0.16      2.68 f
  CSRF/MC/U1092/C1 (HADDX2_RVT)                    0.13      2.81 f
  CSRF/MC/U1083/C1 (HADDX2_RVT)                    0.16      2.97 f
  CSRF/MC/U1080/C1 (HADDX2_RVT)                    0.17      3.14 f
  CSRF/MC/U1069/C1 (HADDX1_RVT)                    0.17      3.31 f
  CSRF/MC/U1066/C1 (HADDX1_RVT)                    0.16      3.47 f
  CSRF/MC/U1055/C1 (HADDX2_RVT)                    0.16      3.63 f
  CSRF/MC/U1052/C1 (HADDX1_RVT)                    0.16      3.79 f
  CSRF/MC/U1041/C1 (HADDX2_RVT)                    0.17      3.96 f
  CSRF/MC/U1038/C1 (HADDX2_RVT)                    0.16      4.11 f
  CSRF/MC/U1027/C1 (HADDX2_RVT)                    0.16      4.28 f
  CSRF/MC/U1024/C1 (HADDX1_RVT)                    0.16      4.43 f
  CSRF/MC/U1013/C1 (HADDX2_RVT)                    0.16      4.60 f
  CSRF/MC/U1010/C1 (HADDX1_RVT)                    0.17      4.76 f
  CSRF/MC/U998/C1 (HADDX2_RVT)                     0.17      4.93 f
  CSRF/MC/U995/C1 (HADDX2_RVT)                     0.16      5.09 f
  CSRF/MC/U983/C1 (HADDX2_RVT)                     0.17      5.27 f
  CSRF/MC/U980/C1 (HADDX2_RVT)                     0.17      5.44 f
  CSRF/MC/U969/C1 (HADDX2_RVT)                     0.20      5.64 f
  CSRF/MC/U966/C1 (HADDX2_RVT)                     0.20      5.84 f
  CSRF/MC/U1189/C1 (HADDX2_RVT)                    0.18      6.01 f
  CSRF/MC/U942/C1 (HADDX2_RVT)                     0.12      6.14 f
  CSRF/MC/U955/C1 (HADDX2_RVT)                     0.12      6.26 f
  CSRF/MC/U924/C1 (HADDX2_RVT)                     0.12      6.39 f
  CSRF/MC/U934/C1 (HADDX2_RVT)                     0.12      6.51 f
  CSRF/MC/U906/C1 (HADDX1_RVT)                     0.12      6.63 f
  CSRF/MC/U916/C1 (HADDX2_RVT)                     0.12      6.75 f
  CSRF/MC/U888/C1 (HADDX1_RVT)                     0.12      6.87 f
  CSRF/MC/U898/C1 (HADDX2_RVT)                     0.13      7.00 f
  CSRF/MC/U869/C1 (HADDX2_RVT)                     0.13      7.12 f
  CSRF/MC/U880/C1 (HADDX1_RVT)                     0.12      7.25 f
  CSRF/MC/U851/C1 (HADDX2_RVT)                     0.12      7.37 f
  CSRF/MC/U861/C1 (HADDX2_RVT)                     0.12      7.50 f
  CSRF/MC/U833/C1 (HADDX1_RVT)                     0.12      7.62 f
  CSRF/MC/U843/C1 (HADDX1_RVT)                     0.12      7.74 f
  CSRF/MC/U816/C1 (HADDX2_RVT)                     0.12      7.86 f
  CSRF/MC/U825/C1 (HADDX2_RVT)                     0.12      7.99 f
  CSRF/MC/U797/C1 (HADDX2_RVT)                     0.12      8.11 f
  CSRF/MC/U808/C1 (HADDX1_RVT)                     0.12      8.23 f
  CSRF/MC/U780/C1 (HADDX1_RVT)                     0.12      8.36 f
  CSRF/MC/U789/C1 (HADDX2_RVT)                     0.12      8.48 f
  CSRF/MC/U763/C1 (HADDX2_RVT)                     0.12      8.60 f
  CSRF/MC/U772/SO (HADDX1_RVT)                     0.20      8.80 r
  CSRF/MC/U773/Y (NAND2X0_RVT)                     0.06      8.86 f
  CSRF/MC/U778/Y (NAND4X0_RVT)                     0.11      8.97 r
  CSRF/MC/mcycle_out_reg[54]/D (DFFX1_HVT)         0.00      8.97 r
  data arrival time                                          8.97

  clock clk (rise edge)                           10.00     10.00
  clock network delay (propagated)                 0.13     10.13
  clock reconvergence pessimism                    0.01     10.14
  CSRF/MC/mcycle_out_reg[54]/CLK (DFFX1_HVT)       0.00     10.14 r
  library setup time                              -1.19      8.95
  data required time                                         8.95
  ------------------------------------------------------------------------
  data required time                                         8.95
  data arrival time                                         -8.97
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03


1
report_timing -delay_type min
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:35:50 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: REG1/pc_out_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REG2/pc_reg_out_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  REG1/pc_out_reg[17]/CLK (DFFX1_RVT)              0.00      0.12 r
  REG1/pc_out_reg[17]/Q (DFFX1_RVT)                0.34      0.46 f
  REG2/pc_reg_out_reg[17]/D (DFFX1_HVT)            0.00      0.46 f
  data arrival time                                          0.46

  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  clock reconvergence pessimism                   -0.01      0.14
  REG2/pc_reg_out_reg[17]/CLK (DFFX1_HVT)          0.00      0.14 r
  library hold time                                0.19      0.33
  data required time                                         0.33
  ------------------------------------------------------------------------
  data required time                                         0.33
  data arrival time                                         -0.46
  ------------------------------------------------------------------------
  slack (MET)                                                0.13


1
check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 7923
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 119
Number of VDD Vias: 2548
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 130
Number of VSS Vias: 2840
Number of VSS Terminals: 12
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_drcCommand check_pg_drc started  at Fri Apr 25 10:35:58 2025
Command check_pg_drc finished at Fri Apr 25 10:36:08 2025
CPU usage for check_pg_drc: 9.94 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 10.39 seconds ( 0.00 hours)
Total number of errors found: 3
   3 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_pg_missing_viasCheck net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> gui_show_error_data
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {90.969 11.315} -scale 0.0162
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {90.709 11.396} -scale 0.0162
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {91.748 11.461} -scale 0.0162
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {91.521 11.477} -scale 0.0162
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {94.005 11.575} -scale 0.0162
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {92.868 11.770} -scale 0.0162
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
route_eco
Information: The command 'route_eco' cleared the undo history. (UNDO-016)
Information: Serialized np data
INFO: timer data saved to /tmp/pns_done_3615656_571232928.timdat
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:03 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: DbIn With Extraction] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   39  Alloctr   40  Proc 8719 
[ECO: Analysis] Elapsed real time: 0:00:03 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Analysis] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: Analysis] Total (MB): Used   39  Alloctr   40  Proc 8719 
Num of eco nets = 8267
Num of open eco nets = 9
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: Init] Total (MB): Used   40  Alloctr   41  Proc 8719 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   45  Alloctr   45  Proc 8719 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   50  Proc 8719 
Net statistics:
Total number of nets     = 8267
Number of nets to route  = 9
Number of nets with min-layer-mode soft = 3
Number of nets with min-layer-mode soft-cost-low = 3
Number of nets with max-layer-mode hard = 1060
9 nets are partially connected,
 of which 9 are detail routed and 0 are global routed.
8258 nets are fully connected,
 of which 8258 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 9, Total Half Perimeter Wire Length (HPWL) 87 microns
HPWL   0 ~   50 microns: Net Count        9     Total HPWL           87 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   54  Proc 8719 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.30     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   57  Alloctr   58  Proc 8719 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   57  Alloctr   58  Proc 8719 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   57  Alloctr   58  Proc 8719 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  233  Alloctr  234  Proc 8719 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  233  Alloctr  234  Proc 8719 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1197 Max = 5 GRCs =  1163 (3.10%)
Initial. H routing: Overflow =  1126 Max = 3 (GRCs =  3) GRCs =  1091 (5.81%)
Initial. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
Initial. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
Initial. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
Initial. M3         Overflow =   986 Max = 3 (GRCs =  3) GRCs =   868 (4.62%)
Initial. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
Initial. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
Initial. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
Initial. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
Initial. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
Initial. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
Initial. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
Initial. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
Initial. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
Initial. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
Initial. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
Initial. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
Initial. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
Initial. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
Initial. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
Initial. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 7.62
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 4.97
Initial. Layer M3 wire length = 2.65
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 9
Initial. Via VIA12SQ_C count = 5
Initial. Via VIA23SQ_C count = 4
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 10:37:25 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  233  Alloctr  234  Proc 8719 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1197 Max = 5 GRCs =  1163 (3.10%)
phase1. H routing: Overflow =  1126 Max = 3 (GRCs =  3) GRCs =  1091 (5.81%)
phase1. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
phase1. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
phase1. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
phase1. M3         Overflow =   986 Max = 3 (GRCs =  3) GRCs =   868 (4.62%)
phase1. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
phase1. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
phase1. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
phase1. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
phase1. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
phase1. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
phase1. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
phase1. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
phase1. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
phase1. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
phase1. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
phase1. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
phase1. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
phase1. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
phase1. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
phase1. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 7.62
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 4.97
phase1. Layer M3 wire length = 2.65
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 9
phase1. Via VIA12SQ_C count = 5
phase1. Via VIA23SQ_C count = 4
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  184  Alloctr  185  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  233  Alloctr  234  Proc 8719 

Congestion utilization per direction:
Average vertical track utilization   = 31.26 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 39.10 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  182  Alloctr  182  Proc    0 
[End of Global Routing] Total (MB): Used  230  Alloctr  231  Proc 8719 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   77  Alloctr   78  Proc 8719 
[ECO: GR] Elapsed real time: 0:00:01 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: GR] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: GR] Total (MB): Used   77  Alloctr   78  Proc 8719 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: TA init] Total (MB): Used   45  Alloctr   46  Proc 8719 

Start initial assignment
Routed partition 1/1        

Number of wires with overlap after iteration 0 = 11 of 29


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   46  Alloctr   46  Proc 8719 

Reroute to fix overlaps (iter = 1)
Routed partition 1/1        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   46  Alloctr   46  Proc 8719 

Number of wires with overlap after iteration 1 = 7 of 23


Wire length and via report:
---------------------------
Number of M1 wires: 6             : 0
Number of M2 wires: 12           VIA12SQ_C: 11
Number of M3 wires: 5            VIA23SQ_C: 10
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 23                vias: 21

Total M1 wire length: 2.7
Total M2 wire length: 8.0
Total M3 wire length: 3.8
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 14.5

Longest M1 wire length: 1.3
Longest M2 wire length: 2.4
Longest M3 wire length: 1.1
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   40  Alloctr   42  Proc 8719 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: CDR] Stage (MB): Used   37  Alloctr   38  Proc    0 
[ECO: CDR] Total (MB): Used   40  Alloctr   42  Proc 8719 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/16 Partitions, Violations =   0
Checked 2/16 Partitions, Violations =   0
Checked 3/16 Partitions, Violations =   0
Checked 4/16 Partitions, Violations =   2
Checked 5/16 Partitions, Violations =   2
Checked 6/16 Partitions, Violations =   2
Checked 7/16 Partitions, Violations =   4
Checked 8/16 Partitions, Violations =   4
Checked 9/16 Partitions, Violations =   4
Checked 10/16 Partitions, Violations =  4
Checked 11/16 Partitions, Violations =  4
Checked 12/16 Partitions, Violations =  4
Checked 13/16 Partitions, Violations =  4
Checked 14/16 Partitions, Violations =  9
Checked 15/16 Partitions, Violations =  9
Checked 16/16 Partitions, Violations =  9

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9

[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  108  Alloctr  110  Proc 8719 

Total Wire Length =                    252148 micron
Total Number of Contacts =             80176
Total Number of Wires =                80247
Total Number of PtConns =              11164
Total Number of Routed Wires =       80247
Total Routed Wire Length =           250897 micron
Total Number of Routed Contacts =       80176
        Layer                 M1 :       4664 micron
        Layer                 M2 :      79568 micron
        Layer                 M3 :      70219 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33556
        Via            VIA12SQ_C :      30533
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80176 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33798   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33798   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80176 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
    Layer VIA2       =  0.00% (0      / 33798   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80176 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33798   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33798   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Total number of nets = 8267, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 196 candidate regions.
Start DR iteration 0: non-uniform partition
Routed  1/5 Partitions, Violations =    5
Routed  2/5 Partitions, Violations =    4
Routed  3/5 Partitions, Violations =    3
Routed  4/5 Partitions, Violations =    1
Routed  5/5 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:13 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 0] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 0] Total (MB): Used  108  Alloctr  110  Proc 8719 

End DR iteration 0 with 5 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = IRF/n3547
Net 2 = IRF/HFSNET_23
Net 3 = CSRF/n12
Net 4 = CSRF/mcycle[60]
Net 5 = CSRF/mcycle[5]
Net 6 = CSRF/minstret[60]
Net 7 = CSRF/minstret[58]
Net 8 = CSRF/minstret[15]
Net 9 = CSRF/minstret[12]
Net 10 = CSRF/minstret[6]
Net 11 = CSRF/MTVEC_REG/n93
Net 12 = CSRF/MC/n22
Net 13 = CSRF/MC/n23
Net 14 = CSRF/MC/n31
Net 15 = CSRF/MC/n70
Net 16 = CSRF/MC/n71
Net 17 = CSRF/MC/n72
Net 18 = CSRF/MC/n75
Net 19 = CSRF/MC/n171
Net 20 = CSRF/MC/n182
Net 21 = CSRF/MC/n1255
Total number of changed nets = 21 (out of 8267)

[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   41  Alloctr   42  Proc 8719 
[ECO: DR] Elapsed real time: 0:00:18 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[ECO: DR] Stage (MB): Used   38  Alloctr   38  Proc    0 
[ECO: DR] Total (MB): Used   41  Alloctr   42  Proc 8719 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    252149 micron
Total Number of Contacts =             80178
Total Number of Wires =                80252
Total Number of PtConns =              11167
Total Number of Routed Wires =       80252
Total Routed Wire Length =           250897 micron
Total Number of Routed Contacts =       80178
        Layer                 M1 :       4664 micron
        Layer                 M2 :      79568 micron
        Layer                 M3 :      70220 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33558
        Via            VIA12SQ_C :      30533
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80178 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33800   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33800   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80178 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
    Layer VIA2       =  0.00% (0      / 33800   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80178 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33800   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33800   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Total number of nets = 8267
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    252149 micron
Total Number of Contacts =             80178
Total Number of Wires =                80252
Total Number of PtConns =              11167
Total Number of Routed Wires =       80252
Total Routed Wire Length =           250897 micron
Total Number of Routed Contacts =       80178
        Layer                 M1 :       4664 micron
        Layer                 M2 :      79568 micron
        Layer                 M3 :      70220 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33558
        Via            VIA12SQ_C :      30533
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80178 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33800   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33800   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80178 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
    Layer VIA2       =  0.00% (0      / 33800   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80178 vias)
 
    Layer VIA1       =  0.03% (9      / 32168   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33800   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33800   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 21 nets
[ECO: End] Elapsed real time: 0:00:18 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 8719 
check_pg_drcCommand check_pg_drc started  at Fri Apr 25 10:37:45 2025
Command check_pg_drc finished at Fri Apr 25 10:37:54 2025
CPU usage for check_pg_drc: 9.46 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 9.61 seconds ( 0.00 hours)
Total number of errors found: 2
   2 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_lvsInformation: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:04, CPU =    0:00:04
[Check Short] Stage 3   Elapsed =    0:00:04, CPU =    0:00:04
[Check Short] End       Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] Init        Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] 10%         Elapsed =    0:00:05, CPU =    0:00:05
[Check Net] 20%         Elapsed =    0:00:06, CPU =    0:00:05
[Check Net] 30%         Elapsed =    0:00:06, CPU =    0:00:05
[Check Net] 40%         Elapsed =    0:00:06, CPU =    0:00:05
[Check Net] 50%         Elapsed =    0:00:06, CPU =    0:00:05
[Check Net] 60%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 70%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 80%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 90%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:07, CPU =    0:00:06

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 8267.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:07, CPU =    0:00:06
1
check_pg_missing_vias
Information: The command 'check_pg_missing_vias' cleared the undo history. (UNDO-016)
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> gui_show_error_data
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {31.495 216.478} -scale 0.0272
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {30.108 214.792} -scale 0.0272
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
route_eco
Information: The command 'route_eco' cleared the undo history. (UNDO-016)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:02 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: DbIn With Extraction] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   39  Alloctr   40  Proc 8719 
[ECO: Analysis] Elapsed real time: 0:00:02 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Analysis] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: Analysis] Total (MB): Used   39  Alloctr   40  Proc 8719 
Num of eco nets = 8267
Num of open eco nets = 5
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Init] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: Init] Total (MB): Used   40  Alloctr   41  Proc 8719 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   45  Alloctr   45  Proc 8719 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   50  Proc 8719 
Net statistics:
Total number of nets     = 8267
Number of nets to route  = 5
Number of nets with min-layer-mode soft = 3
Number of nets with min-layer-mode soft-cost-low = 3
Number of nets with max-layer-mode hard = 1060
5 nets are partially connected,
 of which 5 are detail routed and 0 are global routed.
8262 nets are fully connected,
 of which 8262 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 5, Total Half Perimeter Wire Length (HPWL) 619 microns
HPWL   0 ~   50 microns: Net Count        2     Total HPWL           29 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        2     Total HPWL          362 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          228 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   54  Proc 8719 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.30     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   57  Alloctr   58  Proc 8719 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   57  Alloctr   58  Proc 8719 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   57  Alloctr   58  Proc 8719 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  233  Alloctr  234  Proc 8719 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  233  Alloctr  234  Proc 8719 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1197 Max = 5 GRCs =  1161 (3.09%)
Initial. H routing: Overflow =  1126 Max = 3 (GRCs =  3) GRCs =  1089 (5.80%)
Initial. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
Initial. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
Initial. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
Initial. M3         Overflow =   986 Max = 3 (GRCs =  3) GRCs =   866 (4.61%)
Initial. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
Initial. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
Initial. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
Initial. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
Initial. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
Initial. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
Initial. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
Initial. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
Initial. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
Initial. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
Initial. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
Initial. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
Initial. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
Initial. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
Initial. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
Initial. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 10.24
Initial. Layer M1 wire length = 1.58
Initial. Layer M2 wire length = 7.19
Initial. Layer M3 wire length = 1.47
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 8
Initial. Via VIA12SQ_C count = 6
Initial. Via VIA23SQ_C count = 2
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 10:39:14 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  233  Alloctr  234  Proc 8719 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1197 Max = 5 GRCs =  1161 (3.09%)
phase1. H routing: Overflow =  1126 Max = 3 (GRCs =  3) GRCs =  1089 (5.80%)
phase1. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
phase1. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
phase1. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
phase1. M3         Overflow =   986 Max = 3 (GRCs =  3) GRCs =   866 (4.61%)
phase1. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
phase1. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
phase1. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
phase1. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
phase1. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
phase1. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
phase1. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
phase1. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
phase1. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
phase1. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
phase1. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
phase1. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
phase1. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
phase1. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
phase1. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
phase1. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 10.24
phase1. Layer M1 wire length = 1.58
phase1. Layer M2 wire length = 7.19
phase1. Layer M3 wire length = 1.47
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 8
phase1. Via VIA12SQ_C count = 6
phase1. Via VIA23SQ_C count = 2
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  184  Alloctr  185  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  233  Alloctr  234  Proc 8719 

Congestion utilization per direction:
Average vertical track utilization   = 31.27 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 39.10 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  182  Alloctr  182  Proc    0 
[End of Global Routing] Total (MB): Used  230  Alloctr  231  Proc 8719 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   77  Alloctr   78  Proc 8719 
[ECO: GR] Elapsed real time: 0:00:01 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: GR] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: GR] Total (MB): Used   77  Alloctr   78  Proc 8719 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: TA init] Total (MB): Used   45  Alloctr   46  Proc 8719 

Start initial assignment
Routed partition 1/1        

Number of wires with overlap after iteration 0 = 12 of 20


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   46  Alloctr   46  Proc 8719 

Reroute to fix overlaps (iter = 1)
Routed partition 1/1        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   46  Alloctr   46  Proc 8719 

Number of wires with overlap after iteration 1 = 12 of 17


Wire length and via report:
---------------------------
Number of M1 wires: 6             : 0
Number of M2 wires: 8            VIA12SQ_C: 6
Number of M3 wires: 3            VIA23SQ_C: 4
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 17                vias: 10

Total M1 wire length: 2.0
Total M2 wire length: 9.4
Total M3 wire length: 2.5
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 13.9

Longest M1 wire length: 1.4
Longest M2 wire length: 3.0
Longest M3 wire length: 1.4
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   40  Alloctr   42  Proc 8719 
[ECO: CDR] Elapsed real time: 0:00:03 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: CDR] Stage (MB): Used   37  Alloctr   38  Proc    0 
[ECO: CDR] Total (MB): Used   40  Alloctr   42  Proc 8719 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/16 Partitions, Violations =   0
Checked 2/16 Partitions, Violations =   0
Checked 3/16 Partitions, Violations =   0
Checked 4/16 Partitions, Violations =   2
Checked 5/16 Partitions, Violations =   2
Checked 6/16 Partitions, Violations =   2
Checked 7/16 Partitions, Violations =   4
Checked 8/16 Partitions, Violations =   4
Checked 9/16 Partitions, Violations =   12
Checked 10/16 Partitions, Violations =  12
Checked 11/16 Partitions, Violations =  12
Checked 12/16 Partitions, Violations =  12
Checked 13/16 Partitions, Violations =  12
Checked 14/16 Partitions, Violations =  13
Checked 15/16 Partitions, Violations =  13
Checked 16/16 Partitions, Violations =  13

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      13

[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  108  Alloctr  110  Proc 8719 

Total Wire Length =                    252150 micron
Total Number of Contacts =             80179
Total Number of Wires =                80255
Total Number of PtConns =              11166
Total Number of Routed Wires =       80255
Total Routed Wire Length =           250899 micron
Total Number of Routed Contacts =       80179
        Layer                 M1 :       4666 micron
        Layer                 M2 :      79568 micron
        Layer                 M3 :      70220 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33557
        Via            VIA12SQ_C :      30535
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80179 vias)
 
    Layer VIA1       =  0.03% (9      / 32170   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32161   vias)
    Layer VIA2       =  0.00% (0      / 33799   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33799   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80179 vias)
 
    Layer VIA1       =  0.03% (9      / 32170   vias)
    Layer VIA2       =  0.00% (0      / 33799   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80179 vias)
 
    Layer VIA1       =  0.03% (9      / 32170   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32161   vias)
    Layer VIA2       =  0.00% (0      / 33799   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33799   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Total number of nets = 8267, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 196 candidate regions.
Start DR iteration 0: non-uniform partition
Routed  1/5 Partitions, Violations =    12
Routed  2/5 Partitions, Violations =    10
Routed  3/5 Partitions, Violations =    9
Routed  4/5 Partitions, Violations =    8
Routed  5/5 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:13 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[Iter 0] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 0] Total (MB): Used  108  Alloctr  110  Proc 8719 

End DR iteration 0 with 5 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = n79
Net 2 = IRF/reg_file[26][27]
Net 3 = IRF/n3380
Net 4 = IRF/n2527
Net 5 = IRF/n3547
Net 6 = IRF/HFSNET_23
Net 7 = CSRF/n12
Net 8 = CSRF/mcycle[60]
Net 9 = CSRF/mcycle[5]
Net 10 = CSRF/minstret[15]
Net 11 = CSRF/minstret[12]
Net 12 = CSRF/minstret[6]
Net 13 = IRF/HFSNET_100
Net 14 = CSRF/MTVEC_REG/n93
Net 15 = CSRF/MC/n171
Net 16 = CSRF/MC/n182
Net 17 = CSRF/MC/n1255
Total number of changed nets = 17 (out of 8267)

[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   41  Alloctr   42  Proc 8719 
[ECO: DR] Elapsed real time: 0:00:17 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[ECO: DR] Stage (MB): Used   38  Alloctr   38  Proc    0 
[ECO: DR] Total (MB): Used   41  Alloctr   42  Proc 8719 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    252150 micron
Total Number of Contacts =             80179
Total Number of Wires =                80257
Total Number of PtConns =              11166
Total Number of Routed Wires =       80257
Total Routed Wire Length =           250899 micron
Total Number of Routed Contacts =       80179
        Layer                 M1 :       4665 micron
        Layer                 M2 :      79567 micron
        Layer                 M3 :      70221 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33558
        Via            VIA12SQ_C :      30534
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80179 vias)
 
    Layer VIA1       =  0.03% (9      / 32169   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32160   vias)
    Layer VIA2       =  0.00% (0      / 33800   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33800   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80179 vias)
 
    Layer VIA1       =  0.03% (9      / 32169   vias)
    Layer VIA2       =  0.00% (0      / 33800   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80179 vias)
 
    Layer VIA1       =  0.03% (9      / 32169   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32160   vias)
    Layer VIA2       =  0.00% (0      / 33800   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33800   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Total number of nets = 8267
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    252150 micron
Total Number of Contacts =             80179
Total Number of Wires =                80257
Total Number of PtConns =              11166
Total Number of Routed Wires =       80257
Total Routed Wire Length =           250899 micron
Total Number of Routed Contacts =       80179
        Layer                 M1 :       4665 micron
        Layer                 M2 :      79567 micron
        Layer                 M3 :      70221 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33558
        Via            VIA12SQ_C :      30534
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80179 vias)
 
    Layer VIA1       =  0.03% (9      / 32169   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32160   vias)
    Layer VIA2       =  0.00% (0      / 33800   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33800   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80179 vias)
 
    Layer VIA1       =  0.03% (9      / 32169   vias)
    Layer VIA2       =  0.00% (0      / 33800   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80179 vias)
 
    Layer VIA1       =  0.03% (9      / 32169   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32160   vias)
    Layer VIA2       =  0.00% (0      / 33800   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33800   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 17 nets
[ECO: End] Elapsed real time: 0:00:17 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 8719 
check_lvsInformation: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:04, CPU =    0:00:04
[Check Short] Stage 3   Elapsed =    0:00:04, CPU =    0:00:04
[Check Short] End       Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] Init        Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] 10%         Elapsed =    0:00:05, CPU =    0:00:05
[Check Net] 20%         Elapsed =    0:00:06, CPU =    0:00:05
[Check Net] 30%         Elapsed =    0:00:06, CPU =    0:00:05
[Check Net] 40%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 50%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 60%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 70%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 80%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 90%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:07, CPU =    0:00:06

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 8267.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:07, CPU =    0:00:06
1
check_pg_drcCommand check_pg_drc started  at Fri Apr 25 10:39:46 2025
Command check_pg_drc finished at Fri Apr 25 10:39:57 2025
CPU usage for check_pg_drc: 11.31 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 11.55 seconds ( 0.00 hours)
Total number of errors found: 1
   1 insufficient spacing on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_pg_missing_vias
Information: The command 'check_pg_missing_vias' cleared the undo history. (UNDO-016)
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 1 seconds.
Overall runtime: 1 seconds.
icc2_shell> gui_show_error_data
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {115.053 216.105} -scale 0.0144
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {114.218 216.263} -scale 0.0144
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
route_eco
Information: The command 'route_eco' cleared the undo history. (UNDO-016)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:02 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: DbIn With Extraction] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   39  Alloctr   40  Proc 8719 
[ECO: Analysis] Elapsed real time: 0:00:02 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Analysis] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: Analysis] Total (MB): Used   39  Alloctr   40  Proc 8719 
Num of eco nets = 8267
Num of open eco nets = 2
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Init] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: Init] Total (MB): Used   40  Alloctr   41  Proc 8719 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   45  Alloctr   45  Proc 8719 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   50  Proc 8719 
Net statistics:
Total number of nets     = 8267
Number of nets to route  = 2
Number of nets with min-layer-mode soft = 3
Number of nets with min-layer-mode soft-cost-low = 3
Number of nets with max-layer-mode hard = 1060
2 nets are partially connected,
 of which 2 are detail routed and 0 are global routed.
8265 nets are fully connected,
 of which 8265 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 2, Total Half Perimeter Wire Length (HPWL) 372 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        1     Total HPWL          125 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          247 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   54  Proc 8719 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.30     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   57  Alloctr   58  Proc 8719 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   57  Alloctr   58  Proc 8719 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   57  Alloctr   58  Proc 8719 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  233  Alloctr  234  Proc 8719 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  233  Alloctr  234  Proc 8719 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1197 Max = 5 GRCs =  1161 (3.09%)
Initial. H routing: Overflow =  1126 Max = 3 (GRCs =  3) GRCs =  1089 (5.80%)
Initial. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
Initial. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
Initial. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
Initial. M3         Overflow =   986 Max = 3 (GRCs =  3) GRCs =   866 (4.61%)
Initial. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
Initial. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
Initial. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
Initial. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
Initial. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
Initial. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
Initial. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
Initial. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
Initial. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
Initial. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
Initial. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
Initial. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
Initial. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
Initial. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
Initial. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
Initial. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.71
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.71
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 3
Initial. Via VIA12SQ_C count = 2
Initial. Via VIA23SQ_C count = 1
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 10:40:46 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  233  Alloctr  234  Proc 8719 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1197 Max = 5 GRCs =  1161 (3.09%)
phase1. H routing: Overflow =  1126 Max = 3 (GRCs =  3) GRCs =  1089 (5.80%)
phase1. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
phase1. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
phase1. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
phase1. M3         Overflow =   986 Max = 3 (GRCs =  3) GRCs =   866 (4.61%)
phase1. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
phase1. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
phase1. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
phase1. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
phase1. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
phase1. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
phase1. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
phase1. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
phase1. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
phase1. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
phase1. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
phase1. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
phase1. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
phase1. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
phase1. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
phase1. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.71
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.71
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 3
phase1. Via VIA12SQ_C count = 2
phase1. Via VIA23SQ_C count = 1
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  184  Alloctr  185  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  233  Alloctr  234  Proc 8719 

Congestion utilization per direction:
Average vertical track utilization   = 31.27 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 39.10 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  182  Alloctr  182  Proc    0 
[End of Global Routing] Total (MB): Used  230  Alloctr  231  Proc 8719 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   77  Alloctr   78  Proc 8719 
[ECO: GR] Elapsed real time: 0:00:01 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: GR] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: GR] Total (MB): Used   77  Alloctr   78  Proc 8719 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: TA init] Total (MB): Used   45  Alloctr   46  Proc 8719 

Start initial assignment
Routed partition 1/1        

Number of wires with overlap after iteration 0 = 0 of 5


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   46  Alloctr   46  Proc 8719 

Reroute to fix overlaps (iter = 1)
Routed partition 1/1        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   46  Alloctr   46  Proc 8719 

Number of wires with overlap after iteration 1 = 0 of 4


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 3            VIA12SQ_C: 2
Number of M3 wires: 1            VIA23SQ_C: 1
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 4                 vias: 3

Total M1 wire length: 0.0
Total M2 wire length: 1.8
Total M3 wire length: 0.4
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 2.2

Longest M1 wire length: 0.0
Longest M2 wire length: 1.1
Longest M3 wire length: 0.4
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   40  Alloctr   42  Proc 8719 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: CDR] Stage (MB): Used   37  Alloctr   38  Proc    0 
[ECO: CDR] Total (MB): Used   40  Alloctr   42  Proc 8719 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/16 Partitions, Violations =   0
Checked 2/16 Partitions, Violations =   0
Checked 3/16 Partitions, Violations =   0
Checked 4/16 Partitions, Violations =   2
Checked 5/16 Partitions, Violations =   2
Checked 6/16 Partitions, Violations =   2
Checked 7/16 Partitions, Violations =   4
Checked 8/16 Partitions, Violations =   4
Checked 9/16 Partitions, Violations =   4
Checked 10/16 Partitions, Violations =  4
Checked 11/16 Partitions, Violations =  4
Checked 12/16 Partitions, Violations =  4
Checked 13/16 Partitions, Violations =  4
Checked 14/16 Partitions, Violations =  5
Checked 15/16 Partitions, Violations =  6
Checked 16/16 Partitions, Violations =  6

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6

[DRC CHECK] Elapsed real time: 0:00:13 
[DRC CHECK] Elapsed cpu  time: sys=0:00:01 usr=0:00:12 total=0:00:13
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  108  Alloctr  110  Proc 8719 

Total Wire Length =                    252148 micron
Total Number of Contacts =             80178
Total Number of Wires =                80254
Total Number of PtConns =              11165
Total Number of Routed Wires =       80254
Total Routed Wire Length =           250897 micron
Total Number of Routed Contacts =       80178
        Layer                 M1 :       4664 micron
        Layer                 M2 :      79567 micron
        Layer                 M3 :      70221 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33557
        Via            VIA12SQ_C :      30534
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80178 vias)
 
    Layer VIA1       =  0.03% (9      / 32169   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32160   vias)
    Layer VIA2       =  0.00% (0      / 33799   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33799   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80178 vias)
 
    Layer VIA1       =  0.03% (9      / 32169   vias)
    Layer VIA2       =  0.00% (0      / 33799   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80178 vias)
 
    Layer VIA1       =  0.03% (9      / 32169   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32160   vias)
    Layer VIA2       =  0.00% (0      / 33799   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33799   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Total number of nets = 8267, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 196 candidate regions.
Start DR iteration 0: non-uniform partition
Routed  1/5 Partitions, Violations =    5
Routed  2/5 Partitions, Violations =    4
Routed  3/5 Partitions, Violations =    3
Routed  4/5 Partitions, Violations =    1
Routed  5/5 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:14 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:00:12 total=0:00:14
[Iter 0] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 0] Total (MB): Used  108  Alloctr  110  Proc 8719 

End DR iteration 0 with 5 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = ms_riscv32_mp_rst_in
Net 2 = IRF/n2399
Net 3 = IRF/n3547
Net 4 = IRF/HFSNET_23
Net 5 = CSRF/n12
Net 6 = CSRF/mcycle[60]
Net 7 = CSRF/mcycle[5]
Net 8 = CSRF/minstret[15]
Net 9 = CSRF/minstret[12]
Net 10 = CSRF/minstret[6]
Net 11 = CSRF/MTVEC_REG/n93
Net 12 = CSRF/MC/n171
Net 13 = CSRF/MC/n182
Net 14 = CSRF/MC/n1255
Total number of changed nets = 14 (out of 8267)

[DR: Done] Elapsed real time: 0:00:14 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:12 total=0:00:14
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   41  Alloctr   42  Proc 8719 
[ECO: DR] Elapsed real time: 0:00:18 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:16 total=0:00:17
[ECO: DR] Stage (MB): Used   38  Alloctr   38  Proc    0 
[ECO: DR] Total (MB): Used   41  Alloctr   42  Proc 8719 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    252149 micron
Total Number of Contacts =             80178
Total Number of Wires =                80257
Total Number of PtConns =              11166
Total Number of Routed Wires =       80257
Total Routed Wire Length =           250898 micron
Total Number of Routed Contacts =       80178
        Layer                 M1 :       4664 micron
        Layer                 M2 :      79568 micron
        Layer                 M3 :      70221 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33557
        Via            VIA12SQ_C :      30534
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80178 vias)
 
    Layer VIA1       =  0.03% (9      / 32169   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32160   vias)
    Layer VIA2       =  0.00% (0      / 33799   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33799   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80178 vias)
 
    Layer VIA1       =  0.03% (9      / 32169   vias)
    Layer VIA2       =  0.00% (0      / 33799   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80178 vias)
 
    Layer VIA1       =  0.03% (9      / 32169   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32160   vias)
    Layer VIA2       =  0.00% (0      / 33799   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33799   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Total number of nets = 8267
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    252149 micron
Total Number of Contacts =             80178
Total Number of Wires =                80257
Total Number of PtConns =              11166
Total Number of Routed Wires =       80257
Total Routed Wire Length =           250898 micron
Total Number of Routed Contacts =       80178
        Layer                 M1 :       4664 micron
        Layer                 M2 :      79568 micron
        Layer                 M3 :      70221 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33557
        Via            VIA12SQ_C :      30534
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80178 vias)
 
    Layer VIA1       =  0.03% (9      / 32169   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32160   vias)
    Layer VIA2       =  0.00% (0      / 33799   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33799   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80178 vias)
 
    Layer VIA1       =  0.03% (9      / 32169   vias)
    Layer VIA2       =  0.00% (0      / 33799   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80178 vias)
 
    Layer VIA1       =  0.03% (9      / 32169   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32160   vias)
    Layer VIA2       =  0.00% (0      / 33799   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33799   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 14 nets
[ECO: End] Elapsed real time: 0:00:18 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:16 total=0:00:18
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 8719 
check_lvsInformation: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:04, CPU =    0:00:04
[Check Short] Stage 3   Elapsed =    0:00:04, CPU =    0:00:04
[Check Short] End       Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] Init        Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] 10%         Elapsed =    0:00:06, CPU =    0:00:05
[Check Net] 20%         Elapsed =    0:00:06, CPU =    0:00:05
[Check Net] 30%         Elapsed =    0:00:06, CPU =    0:00:05
[Check Net] 40%         Elapsed =    0:00:06, CPU =    0:00:05
[Check Net] 50%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 60%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 70%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 80%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 90%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:07, CPU =    0:00:06

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 8267.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:07, CPU =    0:00:06
1
check_pg_drcCommand check_pg_drc started  at Fri Apr 25 10:41:58 2025
Command check_pg_drc finished at Fri Apr 25 10:42:09 2025
CPU usage for check_pg_drc: 10.59 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 11.71 seconds ( 0.00 hours)
No errors found.
check_pg_missing_vias
Information: The command 'check_pg_missing_vias' cleared the undo history. (UNDO-016)
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 1 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 1 seconds.
report_congestion****************************************
Report : congestion
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:42:19 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |    1323 |     5 |    1161  ( 3.09%) |       2
H routing |    1228 |     3 |    1089  ( 5.80%) |       3
V routing |      95 |     5 |      72  ( 0.38%) |       2

1
report_timingInformation: Deserialized np data
INFO: timer data loaded from /tmp/pns_done_3615656_571232928.timdat
Information: The RC mode used is DR for design 'msrv32_top'. (NEX-022)
Extracting design: pns_done 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 8218 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:42:32 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: CSRF/MC/mcycle_out_reg[12] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CSRF/MC/mcycle_out_reg[54] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  CSRF/MC/mcycle_out_reg[12]/CLK (DFFX1_HVT)       0.00      0.13 r
  CSRF/MC/mcycle_out_reg[12]/Q (DFFX1_HVT)         2.07      2.21 f
  CSRF/MC/ropt_d_inst_5269/Y (NBUFFX4_HVT)         0.31      2.52 f
  CSRF/MC/U1098/C1 (HADDX2_RVT)                    0.16      2.68 f
  CSRF/MC/U1092/C1 (HADDX2_RVT)                    0.13      2.81 f
  CSRF/MC/U1083/C1 (HADDX2_RVT)                    0.16      2.97 f
  CSRF/MC/U1080/C1 (HADDX2_RVT)                    0.17      3.14 f
  CSRF/MC/U1069/C1 (HADDX1_RVT)                    0.17      3.31 f
  CSRF/MC/U1066/C1 (HADDX1_RVT)                    0.16      3.47 f
  CSRF/MC/U1055/C1 (HADDX2_RVT)                    0.16      3.63 f
  CSRF/MC/U1052/C1 (HADDX1_RVT)                    0.16      3.79 f
  CSRF/MC/U1041/C1 (HADDX2_RVT)                    0.17      3.96 f
  CSRF/MC/U1038/C1 (HADDX2_RVT)                    0.16      4.11 f
  CSRF/MC/U1027/C1 (HADDX2_RVT)                    0.16      4.28 f
  CSRF/MC/U1024/C1 (HADDX1_RVT)                    0.16      4.43 f
  CSRF/MC/U1013/C1 (HADDX2_RVT)                    0.16      4.60 f
  CSRF/MC/U1010/C1 (HADDX1_RVT)                    0.17      4.76 f
  CSRF/MC/U998/C1 (HADDX2_RVT)                     0.17      4.93 f
  CSRF/MC/U995/C1 (HADDX2_RVT)                     0.16      5.09 f
  CSRF/MC/U983/C1 (HADDX2_RVT)                     0.17      5.27 f
  CSRF/MC/U980/C1 (HADDX2_RVT)                     0.17      5.44 f
  CSRF/MC/U969/C1 (HADDX2_RVT)                     0.20      5.64 f
  CSRF/MC/U966/C1 (HADDX2_RVT)                     0.20      5.84 f
  CSRF/MC/U1189/C1 (HADDX2_RVT)                    0.18      6.01 f
  CSRF/MC/U942/C1 (HADDX2_RVT)                     0.12      6.14 f
  CSRF/MC/U955/C1 (HADDX2_RVT)                     0.12      6.26 f
  CSRF/MC/U924/C1 (HADDX2_RVT)                     0.12      6.39 f
  CSRF/MC/U934/C1 (HADDX2_RVT)                     0.12      6.51 f
  CSRF/MC/U906/C1 (HADDX1_RVT)                     0.12      6.63 f
  CSRF/MC/U916/C1 (HADDX2_RVT)                     0.12      6.75 f
  CSRF/MC/U888/C1 (HADDX1_RVT)                     0.12      6.87 f
  CSRF/MC/U898/C1 (HADDX2_RVT)                     0.13      7.00 f
  CSRF/MC/U869/C1 (HADDX2_RVT)                     0.13      7.12 f
  CSRF/MC/U880/C1 (HADDX1_RVT)                     0.12      7.25 f
  CSRF/MC/U851/C1 (HADDX2_RVT)                     0.12      7.37 f
  CSRF/MC/U861/C1 (HADDX2_RVT)                     0.12      7.50 f
  CSRF/MC/U833/C1 (HADDX1_RVT)                     0.12      7.62 f
  CSRF/MC/U843/C1 (HADDX1_RVT)                     0.12      7.74 f
  CSRF/MC/U816/C1 (HADDX2_RVT)                     0.12      7.86 f
  CSRF/MC/U825/C1 (HADDX2_RVT)                     0.12      7.99 f
  CSRF/MC/U797/C1 (HADDX2_RVT)                     0.12      8.11 f
  CSRF/MC/U808/C1 (HADDX1_RVT)                     0.12      8.23 f
  CSRF/MC/U780/C1 (HADDX1_RVT)                     0.12      8.36 f
  CSRF/MC/U789/C1 (HADDX2_RVT)                     0.12      8.48 f
  CSRF/MC/U763/C1 (HADDX2_RVT)                     0.12      8.60 f
  CSRF/MC/U772/SO (HADDX1_RVT)                     0.20      8.80 r
  CSRF/MC/U773/Y (NAND2X0_RVT)                     0.06      8.86 f
  CSRF/MC/U778/Y (NAND4X0_RVT)                     0.11      8.97 r
  CSRF/MC/mcycle_out_reg[54]/D (DFFX1_HVT)         0.00      8.97 r
  data arrival time                                          8.97

  clock clk (rise edge)                           10.00     10.00
  clock network delay (propagated)                 0.13     10.13
  clock reconvergence pessimism                    0.01     10.14
  CSRF/MC/mcycle_out_reg[54]/CLK (DFFX1_HVT)       0.00     10.14 r
  library setup time                              -1.19      8.95
  data required time                                         8.95
  ------------------------------------------------------------------------
  data required time                                         8.95
  data arrival time                                         -8.97
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03


1
icc2_shell> set {worst.endpts.default.clk.setup.paths} [::get_timing_paths -report_by design -delay_type max -path_type full_clock_expanded -to [get_selection] -max_paths 999999 -nworst 1 -slack_lesser_than 0 -include_hierarchical_pins -groups {clk} -scenarios {default}]
{{path_to_CSRF/MC/mcycle_out_reg[54]/D_slack_-0.026907}}
icc2_shell> size_cell {CSRF/MC/mcycle_out_reg[12]} -lib_cell saed32_lvt|saed32_lvt_std/DFFX1_LVT
1
icc2_shell> size_cell {CSRF/MC/mcycle_out_reg[12]} -lib_cell saed32_lvt|saed32_lvt_std/DFFX1_LVT
Warning: Not relinking cell 'CSRF/MC/mcycle_out_reg[12]'. (ECOUI-106)
0
icc2_shell> update_timing -full
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-04-25 10:43:38 / Session: 1.18 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
Information: The command 'update_timing' cleared the undo history. (UNDO-016)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Warning: Corner default:  0 process number, 3 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 7923 cells affected for early, 7923 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8267 nets, 0 global routed, 8265 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: pns_done 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 8218 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8218, routed nets = 8218, across physical hierarchy nets = 0, parasitics cached nets = 8218, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2025-04-25 10:43:49 / Session: 1.18 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
1
icc2_shell> 
report_timing****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:44:00 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: REG2/imm_reg_out_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CSRF/MC/mcycle_out_reg[63] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  REG2/imm_reg_out_reg[3]/CLK (DFFX1_HVT)          0.00      0.17 r
  REG2/imm_reg_out_reg[3]/Q (DFFX1_HVT)            2.37      2.55 f
  CSRF/MPD/U10/Y (AO22X1_RVT)                      0.51      3.06 f
  CSRF/DRMU/U69/Y (OAI21X1_RVT)                    0.31      3.37 r
  CSRF/DRMU/U70/Y (AO22X2_RVT)                     0.21      3.58 r
  CSRF/U3/Y (NBUFFX4_HVT)                          0.26      3.83 r
  CSRF/MC/U632/Y (AND3X1_LVT)                      0.10      3.94 r
  CSRF/MC/U633/Y (AND3X1_LVT)                      0.09      4.03 r
  CSRF/MC/U634/Y (AND3X1_LVT)                      0.10      4.13 r
  CSRF/MC/U635/Y (AND3X1_LVT)                      0.10      4.22 r
  CSRF/MC/U636/Y (AND3X1_RVT)                      0.18      4.41 r
  CSRF/MC/U637/Y (AND3X1_LVT)                      0.09      4.50 r
  CSRF/MC/U638/Y (AND3X1_LVT)                      0.09      4.60 r
  CSRF/MC/U639/Y (AND3X1_RVT)                      0.15      4.75 r
  CSRF/MC/U640/Y (AND3X1_RVT)                      0.16      4.90 r
  CSRF/MC/U641/Y (AND3X1_RVT)                      0.16      5.06 r
  CSRF/MC/U642/Y (AND3X1_RVT)                      0.17      5.23 r
  CSRF/MC/U643/Y (AND3X1_RVT)                      0.16      5.39 r
  CSRF/MC/U644/Y (AND3X1_RVT)                      0.19      5.58 r
  CSRF/MC/U645/Y (NAND3X0_RVT)                     0.19      5.76 f
  CSRF/MC/U646/Y (INVX2_LVT)                       0.10      5.86 r
  CSRF/MC/U647/Y (NAND3X0_RVT)                     0.13      6.00 f
  CSRF/MC/U648/Y (INVX1_LVT)                       0.10      6.10 r
  CSRF/MC/U649/Y (NAND3X0_RVT)                     0.13      6.22 f
  CSRF/MC/U650/Y (INVX1_LVT)                       0.11      6.33 r
  CSRF/MC/U651/Y (NAND3X0_RVT)                     0.12      6.45 f
  CSRF/MC/U652/Y (INVX1_LVT)                       0.11      6.56 r
  CSRF/MC/U653/Y (NAND3X0_RVT)                     0.13      6.70 f
  CSRF/MC/U654/Y (INVX1_LVT)                       0.11      6.81 r
  CSRF/MC/U655/Y (NAND3X0_RVT)                     0.12      6.93 f
  CSRF/MC/U656/Y (INVX1_LVT)                       0.10      7.04 r
  CSRF/MC/U657/Y (NAND3X0_RVT)                     0.12      7.16 f
  CSRF/MC/U658/Y (INVX1_LVT)                       0.11      7.26 r
  CSRF/MC/U659/Y (NAND3X0_RVT)                     0.17      7.43 f
  CSRF/MC/U660/Y (INVX1_LVT)                       0.13      7.56 r
  CSRF/MC/U661/Y (NAND3X0_RVT)                     0.13      7.69 f
  CSRF/MC/U662/Y (INVX1_LVT)                       0.11      7.80 r
  CSRF/MC/U663/Y (NAND3X0_RVT)                     0.12      7.92 f
  CSRF/MC/U664/Y (INVX1_LVT)                       0.11      8.03 r
  CSRF/MC/U665/Y (NAND3X0_RVT)                     0.13      8.16 f
  CSRF/MC/U666/Y (INVX1_LVT)                       0.11      8.28 r
  CSRF/MC/U667/Y (NAND3X0_RVT)                     0.12      8.40 f
  CSRF/MC/U668/Y (INVX1_LVT)                       0.11      8.51 r
  CSRF/MC/U669/Y (NAND3X0_RVT)                     0.12      8.63 f
  CSRF/MC/U670/Y (INVX1_LVT)                       0.11      8.74 r
  CSRF/MC/U671/Y (NAND3X0_RVT)                     0.13      8.87 f
  CSRF/MC/U672/Y (INVX1_LVT)                       0.09      8.96 r
  CSRF/MC/U673/Y (NAND3X0_RVT)                     0.11      9.07 f
  CSRF/MC/U674/Y (INVX0_LVT)                       0.10      9.18 r
  CSRF/MC/U700/Y (AND3X1_RVT)                      0.14      9.32 r
  CSRF/MC/U701/Y (OAI21X1_RVT)                     0.23      9.55 f
  CSRF/MC/U711/Y (AO21X1_RVT)                      0.12      9.67 f
  CSRF/MC/U718/Y (AO21X1_RVT)                      0.11      9.78 f
  CSRF/MC/U722/Y (AOI22X1_LVT)                     0.13      9.91 r
  CSRF/MC/U725/Y (NAND3X0_RVT)                     0.09     10.00 f
  CSRF/MC/mcycle_out_reg[63]/D (DFFX1_RVT)         0.00     10.00 f
  data arrival time                                         10.00

  clock clk (rise edge)                           10.00     10.00
  clock network delay (propagated)                 0.11     10.11
  clock reconvergence pessimism                    0.00     10.11
  CSRF/MC/mcycle_out_reg[63]/CLK (DFFX1_RVT)       0.00     10.11 r
  library setup time                              -0.12      9.99
  data required time                                         9.99
  ------------------------------------------------------------------------
  data required time                                         9.99
  data arrival time                                        -10.00
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01


1
icc2_shell> set {worst.endpts.default.clk.setup.paths} [::get_timing_paths -report_by design -delay_type max -path_type full_clock_expanded -to [get_selection] -max_paths 999999 -nworst 1 -slack_lesser_than 0 -include_hierarchical_pins -groups {clk} -scenarios {default}]
{{path_to_CSRF/MC/mcycle_out_reg[63]/D_slack_-0.011137}}
icc2_shell> size_cell CSRF/MC/U722 -lib_cell saed32_rvt|saed32_rvt_std/AOI22X1_RVT
1
icc2_shell> size_cell CSRF/MC/U722 -lib_cell saed32_rvt|saed32_rvt_std/AOI22X1_RVT
Warning: Not relinking cell 'CSRF/MC/U722'. (ECOUI-106)
0
icc2_shell> update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-04-25 10:45:19 / Session: 1.21 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
Information: The command 'update_timing' cleared the undo history. (UNDO-016)
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2025-04-25 10:45:19 / Session: 1.21 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
1
icc2_shell> update_timing -full
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-04-25 10:45:21 / Session: 1.21 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Warning: Corner default:  0 process number, 3 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 7923 cells affected for early, 7923 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8267 nets, 0 global routed, 8265 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: pns_done 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 8218 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8218, routed nets = 8218, across physical hierarchy nets = 0, parasitics cached nets = 8218, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2025-04-25 10:45:30 / Session: 1.21 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
1
icc2_shell> 
report_timing****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:45:36 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: REG2/imm_reg_out_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CSRF/MC/mcycle_out_reg[63] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  REG2/imm_reg_out_reg[3]/CLK (DFFX1_HVT)          0.00      0.17 r
  REG2/imm_reg_out_reg[3]/Q (DFFX1_HVT)            2.37      2.55 f
  CSRF/MPD/U10/Y (AO22X1_RVT)                      0.51      3.06 f
  CSRF/DRMU/U69/Y (OAI21X1_RVT)                    0.31      3.37 r
  CSRF/DRMU/U70/Y (AO22X2_RVT)                     0.21      3.58 r
  CSRF/U3/Y (NBUFFX4_HVT)                          0.26      3.83 r
  CSRF/MC/U632/Y (AND3X1_LVT)                      0.10      3.94 r
  CSRF/MC/U633/Y (AND3X1_LVT)                      0.09      4.03 r
  CSRF/MC/U634/Y (AND3X1_LVT)                      0.10      4.13 r
  CSRF/MC/U635/Y (AND3X1_LVT)                      0.10      4.22 r
  CSRF/MC/U636/Y (AND3X1_RVT)                      0.18      4.41 r
  CSRF/MC/U637/Y (AND3X1_LVT)                      0.09      4.50 r
  CSRF/MC/U638/Y (AND3X1_LVT)                      0.09      4.60 r
  CSRF/MC/U639/Y (AND3X1_RVT)                      0.15      4.75 r
  CSRF/MC/U640/Y (AND3X1_RVT)                      0.16      4.90 r
  CSRF/MC/U641/Y (AND3X1_RVT)                      0.16      5.06 r
  CSRF/MC/U642/Y (AND3X1_RVT)                      0.17      5.23 r
  CSRF/MC/U643/Y (AND3X1_RVT)                      0.16      5.39 r
  CSRF/MC/U644/Y (AND3X1_RVT)                      0.19      5.58 r
  CSRF/MC/U645/Y (NAND3X0_RVT)                     0.19      5.76 f
  CSRF/MC/U646/Y (INVX2_LVT)                       0.10      5.86 r
  CSRF/MC/U647/Y (NAND3X0_RVT)                     0.13      6.00 f
  CSRF/MC/U648/Y (INVX1_LVT)                       0.10      6.10 r
  CSRF/MC/U649/Y (NAND3X0_RVT)                     0.13      6.22 f
  CSRF/MC/U650/Y (INVX1_LVT)                       0.11      6.33 r
  CSRF/MC/U651/Y (NAND3X0_RVT)                     0.12      6.45 f
  CSRF/MC/U652/Y (INVX1_LVT)                       0.11      6.56 r
  CSRF/MC/U653/Y (NAND3X0_RVT)                     0.13      6.70 f
  CSRF/MC/U654/Y (INVX1_LVT)                       0.11      6.81 r
  CSRF/MC/U655/Y (NAND3X0_RVT)                     0.12      6.93 f
  CSRF/MC/U656/Y (INVX1_LVT)                       0.10      7.04 r
  CSRF/MC/U657/Y (NAND3X0_RVT)                     0.12      7.16 f
  CSRF/MC/U658/Y (INVX1_LVT)                       0.11      7.26 r
  CSRF/MC/U659/Y (NAND3X0_RVT)                     0.17      7.43 f
  CSRF/MC/U660/Y (INVX1_LVT)                       0.13      7.56 r
  CSRF/MC/U661/Y (NAND3X0_RVT)                     0.13      7.69 f
  CSRF/MC/U662/Y (INVX1_LVT)                       0.11      7.80 r
  CSRF/MC/U663/Y (NAND3X0_RVT)                     0.12      7.92 f
  CSRF/MC/U664/Y (INVX1_LVT)                       0.11      8.03 r
  CSRF/MC/U665/Y (NAND3X0_RVT)                     0.13      8.16 f
  CSRF/MC/U666/Y (INVX1_LVT)                       0.11      8.28 r
  CSRF/MC/U667/Y (NAND3X0_RVT)                     0.12      8.40 f
  CSRF/MC/U668/Y (INVX1_LVT)                       0.11      8.51 r
  CSRF/MC/U669/Y (NAND3X0_RVT)                     0.12      8.63 f
  CSRF/MC/U670/Y (INVX1_LVT)                       0.11      8.74 r
  CSRF/MC/U671/Y (NAND3X0_RVT)                     0.13      8.87 f
  CSRF/MC/U672/Y (INVX1_LVT)                       0.09      8.96 r
  CSRF/MC/U673/Y (NAND3X0_RVT)                     0.11      9.07 f
  CSRF/MC/U674/Y (INVX0_LVT)                       0.10      9.18 r
  CSRF/MC/U700/Y (AND3X1_RVT)                      0.14      9.32 r
  CSRF/MC/U701/Y (OAI21X1_RVT)                     0.23      9.55 f
  CSRF/MC/U711/Y (AO21X1_RVT)                      0.12      9.67 f
  CSRF/MC/U718/Y (AO21X1_RVT)                      0.11      9.78 f
  CSRF/MC/U722/Y (AOI22X1_RVT)                     0.20      9.98 r
  CSRF/MC/U725/Y (NAND3X0_RVT)                     0.09     10.07 f
  CSRF/MC/mcycle_out_reg[63]/D (DFFX1_RVT)         0.00     10.07 f
  data arrival time                                         10.07

  clock clk (rise edge)                           10.00     10.00
  clock network delay (propagated)                 0.11     10.11
  clock reconvergence pessimism                    0.00     10.11
  CSRF/MC/mcycle_out_reg[63]/CLK (DFFX1_RVT)       0.00     10.11 r
  library setup time                              -0.12      9.99
  data required time                                         9.99
  ------------------------------------------------------------------------
  data required time                                         9.99
  data arrival time                                        -10.07
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09


1
icc2_shell> set {worst.endpts.default.clk.setup.paths} [::get_timing_paths -report_by design -delay_type max -path_type full_clock_expanded -to [get_selection] -max_paths 999999 -nworst 1 -slack_lesser_than 0 -include_hierarchical_pins -groups {clk} -scenarios {default}]
{{path_to_CSRF/MC/mcycle_out_reg[63]/D_slack_-0.0850086}}
icc2_shell> size_cell CSRF/DRMU/U69 -lib_cell saed32_lvt|saed32_lvt_std/OAI21X1_LVT
1
icc2_shell> size_cell CSRF/DRMU/U69 -lib_cell saed32_lvt|saed32_lvt_std/OAI21X1_LVT
Warning: Not relinking cell 'CSRF/DRMU/U69'. (ECOUI-106)
0
icc2_shell> update_timing -full
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-04-25 10:47:00 / Session: 1.24 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
Information: The command 'update_timing' cleared the undo history. (UNDO-016)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Warning: Corner default:  0 process number, 3 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 7923 cells affected for early, 7923 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8267 nets, 0 global routed, 8265 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: pns_done 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 8218 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8218, routed nets = 8218, across physical hierarchy nets = 0, parasitics cached nets = 8218, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2025-04-25 10:47:11 / Session: 1.24 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
1
icc2_shell> 
report_timing****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:47:17 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: REG2/imm_reg_out_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CSRF/MC/mcycle_out_reg[63] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  REG2/imm_reg_out_reg[1]/CLK (DFFX1_HVT)          0.00      0.17 r
  REG2/imm_reg_out_reg[1]/Q (DFFX1_HVT)            2.38      2.56 f
  CSRF/MPD/U7/Y (AO22X1_RVT)                       0.52      3.08 f
  CSRF/DRMU/U73/Y (OAI21X1_RVT)                    0.30      3.38 r
  CSRF/DRMU/U74/Y (AO22X1_RVT)                     0.13      3.51 r
  CSRF/U37/Y (NBUFFX4_HVT)                         0.22      3.73 r
  CSRF/MC/U631/Y (AND3X1_LVT)                      0.11      3.84 r
  CSRF/MC/U632/Y (AND3X1_LVT)                      0.09      3.93 r
  CSRF/MC/U633/Y (AND3X1_LVT)                      0.09      4.03 r
  CSRF/MC/U634/Y (AND3X1_LVT)                      0.10      4.12 r
  CSRF/MC/U635/Y (AND3X1_LVT)                      0.10      4.22 r
  CSRF/MC/U636/Y (AND3X1_RVT)                      0.18      4.40 r
  CSRF/MC/U637/Y (AND3X1_LVT)                      0.09      4.50 r
  CSRF/MC/U638/Y (AND3X1_LVT)                      0.09      4.59 r
  CSRF/MC/U639/Y (AND3X1_RVT)                      0.15      4.74 r
  CSRF/MC/U640/Y (AND3X1_RVT)                      0.16      4.90 r
  CSRF/MC/U641/Y (AND3X1_RVT)                      0.16      5.06 r
  CSRF/MC/U642/Y (AND3X1_RVT)                      0.17      5.22 r
  CSRF/MC/U643/Y (AND3X1_RVT)                      0.16      5.38 r
  CSRF/MC/U644/Y (AND3X1_RVT)                      0.19      5.57 r
  CSRF/MC/U645/Y (NAND3X0_RVT)                     0.19      5.76 f
  CSRF/MC/U646/Y (INVX2_LVT)                       0.10      5.86 r
  CSRF/MC/U647/Y (NAND3X0_RVT)                     0.13      5.99 f
  CSRF/MC/U648/Y (INVX1_LVT)                       0.10      6.09 r
  CSRF/MC/U649/Y (NAND3X0_RVT)                     0.13      6.22 f
  CSRF/MC/U650/Y (INVX1_LVT)                       0.11      6.33 r
  CSRF/MC/U651/Y (NAND3X0_RVT)                     0.12      6.45 f
  CSRF/MC/U652/Y (INVX1_LVT)                       0.11      6.56 r
  CSRF/MC/U653/Y (NAND3X0_RVT)                     0.13      6.69 f
  CSRF/MC/U654/Y (INVX1_LVT)                       0.11      6.80 r
  CSRF/MC/U655/Y (NAND3X0_RVT)                     0.12      6.93 f
  CSRF/MC/U656/Y (INVX1_LVT)                       0.10      7.03 r
  CSRF/MC/U657/Y (NAND3X0_RVT)                     0.12      7.15 f
  CSRF/MC/U658/Y (INVX1_LVT)                       0.11      7.26 r
  CSRF/MC/U659/Y (NAND3X0_RVT)                     0.17      7.43 f
  CSRF/MC/U660/Y (INVX1_LVT)                       0.13      7.56 r
  CSRF/MC/U661/Y (NAND3X0_RVT)                     0.13      7.68 f
  CSRF/MC/U662/Y (INVX1_LVT)                       0.11      7.80 r
  CSRF/MC/U663/Y (NAND3X0_RVT)                     0.12      7.92 f
  CSRF/MC/U664/Y (INVX1_LVT)                       0.11      8.03 r
  CSRF/MC/U665/Y (NAND3X0_RVT)                     0.13      8.16 f
  CSRF/MC/U666/Y (INVX1_LVT)                       0.11      8.27 r
  CSRF/MC/U667/Y (NAND3X0_RVT)                     0.12      8.39 f
  CSRF/MC/U668/Y (INVX1_LVT)                       0.11      8.50 r
  CSRF/MC/U669/Y (NAND3X0_RVT)                     0.12      8.63 f
  CSRF/MC/U670/Y (INVX1_LVT)                       0.11      8.74 r
  CSRF/MC/U671/Y (NAND3X0_RVT)                     0.13      8.86 f
  CSRF/MC/U672/Y (INVX1_LVT)                       0.09      8.96 r
  CSRF/MC/U673/Y (NAND3X0_RVT)                     0.11      9.07 f
  CSRF/MC/U674/Y (INVX0_LVT)                       0.10      9.17 r
  CSRF/MC/U700/Y (AND3X1_RVT)                      0.14      9.31 r
  CSRF/MC/U701/Y (OAI21X1_RVT)                     0.23      9.54 f
  CSRF/MC/U711/Y (AO21X1_RVT)                      0.12      9.67 f
  CSRF/MC/U718/Y (AO21X1_RVT)                      0.11      9.78 f
  CSRF/MC/U722/Y (AOI22X1_RVT)                     0.20      9.97 r
  CSRF/MC/U725/Y (NAND3X0_RVT)                     0.09     10.07 f
  CSRF/MC/mcycle_out_reg[63]/D (DFFX1_RVT)         0.00     10.07 f
  data arrival time                                         10.07

  clock clk (rise edge)                           10.00     10.00
  clock network delay (propagated)                 0.11     10.11
  clock reconvergence pessimism                    0.00     10.11
  CSRF/MC/mcycle_out_reg[63]/CLK (DFFX1_RVT)       0.00     10.11 r
  library setup time                              -0.12      9.99
  data required time                                         9.99
  ------------------------------------------------------------------------
  data required time                                         9.99
  data arrival time                                        -10.07
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08


1
icc2_shell> set {worst.endpts.default.clk.setup.paths} [::get_timing_paths -report_by design -delay_type max -path_type full_clock_expanded -to [get_selection] -max_paths 999999 -nworst 1 -slack_lesser_than 0 -include_hierarchical_pins -groups {clk} -scenarios {default}]
{{path_to_CSRF/MC/mcycle_out_reg[63]/D_slack_-0.0806599}}
icc2_shell> size_cell CSRF/MC/U701 -lib_cell saed32_lvt|saed32_lvt_std/OAI21X1_LVT
1
icc2_shell> size_cell CSRF/MC/U701 -lib_cell saed32_lvt|saed32_lvt_std/OAI21X1_LVT
Warning: Not relinking cell 'CSRF/MC/U701'. (ECOUI-106)
0
icc2_shell> update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-04-25 10:48:51 / Session: 1.27 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
Information: The command 'update_timing' cleared the undo history. (UNDO-016)
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2025-04-25 10:48:51 / Session: 1.27 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
1
icc2_shell> set {worst.endpts.default.clk.setup.paths} [::get_timing_paths -report_by design -delay_type max -path_type full_clock_expanded -to [get_selection] -max_paths 999999 -nworst 1 -slack_lesser_than 0 -include_hierarchical_pins -groups {clk} -scenarios {default}]
{{path_to_CSRF/MC/mcycle_out_reg[63]/D_slack_-0.0494556}}
icc2_shell> size_cell CSRF/MC/U916 -lib_cell saed32_lvt|saed32_lvt_std/HADDX2_LVT
1
icc2_shell> size_cell CSRF/MC/U916 -lib_cell saed32_lvt|saed32_lvt_std/HADDX2_LVT
Warning: Not relinking cell 'CSRF/MC/U916'. (ECOUI-106)
0
icc2_shell> update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-04-25 10:50:26 / Session: 1.29 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
Information: The command 'update_timing' cleared the undo history. (UNDO-016)
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2025-04-25 10:50:26 / Session: 1.29 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
1
icc2_shell> set {worst.endpts.default.clk.setup.paths} [::get_timing_paths -report_by design -delay_type max -path_type full_clock_expanded -to [get_selection] -max_paths 999999 -nworst 1 -slack_lesser_than 0 -include_hierarchical_pins -groups {clk} -scenarios {default}]
{{path_to_CSRF/MC/minstret_out_reg[61]/D_slack_-0.00812149} {path_to_CSRF/MC/mcycle_out_reg[47]/D_slack_-0.00584507} {path_to_REG1/pc_out_reg[20]/D_slack_-0.00579071} {path_to_CSRF/MC/minstret_out_reg[58]/D_slack_-0.00399685} {path_to_CSRF/MC/mcycle_out_reg[63]/D_slack_-0.00294685} {path_to_REG1/pc_out_reg[31]/D_slack_-0.000197411}}
icc2_shell> size_cell CSRF/CDMU/U137 -lib_cell saed32_lvt|saed32_lvt_std/AO22X1_LVT
1
icc2_shell> size_cell CSRF/CDMU/U137 -lib_cell saed32_lvt|saed32_lvt_std/AO22X1_LVT
Warning: Not relinking cell 'CSRF/CDMU/U137'. (ECOUI-106)
0
icc2_shell> update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-04-25 10:51:24 / Session: 1.31 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
Information: The command 'update_timing' cleared the undo history. (UNDO-016)
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2025-04-25 10:51:24 / Session: 1.31 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
1
icc2_shell> set {worst.endpts.default.clk.setup.paths} [::get_timing_paths -report_by design -delay_type max -path_type full_clock_expanded -to [get_selection] -max_paths 999999 -nworst 1 -slack_lesser_than 0 -include_hierarchical_pins -groups {clk} -scenarios {default}]
{{path_to_CSRF/MC/minstret_out_reg[61]/D_slack_-0.00604248} {path_to_REG1/pc_out_reg[20]/D_slack_-0.00579071} {path_to_CSRF/MC/mcycle_out_reg[63]/D_slack_-0.00294685} {path_to_CSRF/MC/minstret_out_reg[58]/D_slack_-0.00191784} {path_to_REG1/pc_out_reg[31]/D_slack_-0.000197411}}
icc2_shell> size_cell CSRF/CDMU/U100 -lib_cell saed32_lvt|saed32_lvt_std/AO22X1_LVT
1
icc2_shell> size_cell CSRF/CDMU/U100 -lib_cell saed32_lvt|saed32_lvt_std/AO22X1_LVT
Warning: Not relinking cell 'CSRF/CDMU/U100'. (ECOUI-106)
0
icc2_shell> update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-04-25 10:52:36 / Session: 1.33 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
Information: The command 'update_timing' cleared the undo history. (UNDO-016)
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2025-04-25 10:52:37 / Session: 1.33 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
1
icc2_shell> set {worst.endpts.default.clk.setup.paths} [::get_timing_paths -report_by design -delay_type max -path_type full_clock_expanded -to [get_selection] -max_paths 999999 -nworst 1 -slack_lesser_than 0 -include_hierarchical_pins -groups {clk} -scenarios {default}]
{{path_to_REG1/pc_out_reg[20]/D_slack_-0.00579071} {path_to_CSRF/MC/mcycle_out_reg[63]/D_slack_-0.00294685} {path_to_REG1/pc_out_reg[31]/D_slack_-0.000197411}}
icc2_shell> size_cell IRF/U1803 -lib_cell saed32_lvt|saed32_lvt_std/AO22X1_LVT
1
icc2_shell> size_cell IRF/U1803 -lib_cell saed32_lvt|saed32_lvt_std/AO22X1_LVT
Warning: Not relinking cell 'IRF/U1803'. (ECOUI-106)
0
icc2_shell> size_cell IRF/U1804 -lib_cell saed32_lvt|saed32_lvt_std/INVX0_LVT
1
icc2_shell> size_cell IRF/U1804 -lib_cell saed32_lvt|saed32_lvt_std/INVX0_LVT
Warning: Not relinking cell 'IRF/U1804'. (ECOUI-106)
0
icc2_shell> update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-04-25 10:53:51 / Session: 1.35 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
Information: The command 'update_timing' cleared the undo history. (UNDO-016)
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2025-04-25 10:53:51 / Session: 1.35 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
1
icc2_shell> set {worst.endpts.default.clk.setup.paths} [::get_timing_paths -report_by design -delay_type max -path_type full_clock_expanded -to [get_selection] -max_paths 999999 -nworst 1 -slack_lesser_than 0 -include_hierarchical_pins -groups {clk} -scenarios {default}]
{{path_to_CSRF/MC/mcycle_out_reg[63]/D_slack_-0.00294685} {path_to_REG1/pc_out_reg[31]/D_slack_-0.000197411}}
icc2_shell> size_cell CSRF/MC/U5 -lib_cell saed32_lvt|saed32_lvt_std/NAND4X0_LVT
1
icc2_shell> size_cell CSRF/MC/U5 -lib_cell saed32_lvt|saed32_lvt_std/NAND4X0_LVT
Warning: Not relinking cell 'CSRF/MC/U5'. (ECOUI-106)
0
icc2_shell> update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-04-25 10:55:08 / Session: 1.37 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
Information: The command 'update_timing' cleared the undo history. (UNDO-016)
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2025-04-25 10:55:09 / Session: 1.37 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
1
icc2_shell> set {worst.endpts.default.clk.setup.paths} [::get_timing_paths -report_by design -delay_type max -path_type full_clock_expanded -to [get_selection] -max_paths 999999 -nworst 1 -slack_lesser_than 0 -include_hierarchical_pins -groups {clk} -scenarios {default}]
{{path_to_CSRF/MC/mcycle_out_reg[63]/D_slack_-0.00105858} {path_to_REG1/pc_out_reg[31]/D_slack_-0.000197411}}
icc2_shell> size_cell CSRF/MC/U1113 -lib_cell saed32_lvt|saed32_lvt_std/HADDX1_LVT
1
icc2_shell> size_cell CSRF/MC/U1113 -lib_cell saed32_lvt|saed32_lvt_std/HADDX1_LVT
Warning: Not relinking cell 'CSRF/MC/U1113'. (ECOUI-106)
0
icc2_shell> update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-04-25 10:56:14 / Session: 1.39 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
Information: The command 'update_timing' cleared the undo history. (UNDO-016)
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2025-04-25 10:56:14 / Session: 1.39 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
1
icc2_shell> set {worst.endpts.default.clk.setup.paths} [::get_timing_paths -report_by design -delay_type max -path_type full_clock_expanded -to [get_selection] -max_paths 999999 -nworst 1 -slack_lesser_than 0 -include_hierarchical_pins -groups {clk} -scenarios {default}]
{{path_to_REG1/pc_out_reg[31]/D_slack_-0.000197411}}
icc2_shell> size_cell CSRF/CDMU/U127 -lib_cell saed32_lvt|saed32_lvt_std/AO22X1_LVT
1
icc2_shell> size_cell CSRF/CDMU/U127 -lib_cell saed32_lvt|saed32_lvt_std/AO22X1_LVT
Warning: Not relinking cell 'CSRF/CDMU/U127'. (ECOUI-106)
0
icc2_shell> update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-04-25 10:56:42 / Session: 1.40 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
Information: The command 'update_timing' cleared the undo history. (UNDO-016)
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2025-04-25 10:56:43 / Session: 1.40 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
1
icc2_shell> 
report_timing****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:56:51 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: IRF/reg_file_reg[14][20] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REG1/pc_out_reg[20] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  IRF/reg_file_reg[14][20]/CLK (DFFARX1_HVT)       0.00      0.17 r
  IRF/reg_file_reg[14][20]/Q (DFFARX1_HVT)         2.51      2.68 f
  IRF/U1817/Y (AO22X1_RVT)                         0.47      3.15 f
  IRF/U1818/Y (NOR4X1_RVT)                         0.23      3.38 r
  IRF/U1824/Y (NAND3X0_RVT)                        0.10      3.48 f
  IRF/U1825/Y (OR3X2_HVT)                          0.76      4.24 f
  IRF/U1826/Y (AO22X1_RVT)                         0.34      4.58 f
  BU/U91/Y (INVX0_RVT)                             0.12      4.70 r
  BU/U92/Y (NAND2X1_HVT)                           1.06      5.76 f
  BU/U131/Y (AO222X1_RVT)                          0.34      6.10 f
  BU/U136/Y (OA22X1_RVT)                           0.25      6.34 f
  BU/U157/Y (NAND4X0_RVT)                          0.10      6.45 r
  BU/U158/Y (AOI222X1_RVT)                         0.28      6.73 f
  BU/U161/Y (AO221X1_RVT)                          0.23      6.95 f
  BU/U163/Y (NAND2X0_RVT)                          0.09      7.05 r
  BU/U165/Y (AO222X1_RVT)                          0.26      7.31 r
  BU/U166/SO (HADDX1_RVT)                          0.22      7.53 f
  BU/U168/Y (OA222X2_RVT)                          0.27      7.80 f
  BU/U169/Y (NAND2X0_RVT)                          0.15      7.95 r
  BU/U170/Y (NAND3X2_RVT)                          0.25      8.20 f
  PC/U5/Y (INVX0_HVT)                              0.09      8.29 r
  PC/U6/Y (AND3X4_LVT)                             0.19      8.47 r
  PC/U178/Y (AO22X1_RVT)                           0.16      8.63 r
  PC/U180/Y (OR2X1_RVT)                            0.21      8.84 r
  REG1/U25/Y (AND2X1_RVT)                          0.13      8.97 r
  REG1/pc_out_reg[20]/D (DFFX1_HVT)                0.00      8.97 r
  data arrival time                                          8.97

  clock clk (rise edge)                           10.00     10.00
  clock network delay (propagated)                 0.12     10.12
  clock reconvergence pessimism                    0.00     10.12
  REG1/pc_out_reg[20]/CLK (DFFX1_HVT)              0.00     10.12 r
  library setup time                              -1.15      8.97
  data required time                                         8.97
  ------------------------------------------------------------------------
  data required time                                         8.97
  data arrival time                                         -8.97
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
check_lvsInformation: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:04, CPU =    0:00:04
[Check Short] Stage 3   Elapsed =    0:00:04, CPU =    0:00:04
[Check Short] End       Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] Init        Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] 10%         Elapsed =    0:00:05, CPU =    0:00:05
[Check Net] 20%         Elapsed =    0:00:06, CPU =    0:00:05
[Check Net] 30%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 40%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 50%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 60%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 70%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 80%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 90%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:07, CPU =    0:00:06
Information: Detected open violation for Net CSRF/MC/n869. BBox: (180.0590 51.5060)(182.0530 52.3260). (RT-585)

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 8267.
Total number of short violations is 0.
Total number of open nets is 1.
Open nets are CSRF/MC/n869 
Total number of floating route violations is 0.

Elapsed =    0:00:07, CPU =    0:00:06
1
report_timing -delay_type min
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:57:13 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: REG1/pc_out_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REG2/pc_reg_out_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  REG1/pc_out_reg[17]/CLK (DFFX1_RVT)              0.00      0.12 r
  REG1/pc_out_reg[17]/Q (DFFX1_RVT)                0.34      0.46 f
  REG2/pc_reg_out_reg[17]/D (DFFX1_HVT)            0.00      0.46 f
  data arrival time                                          0.46

  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  clock reconvergence pessimism                   -0.01      0.14
  REG2/pc_reg_out_reg[17]/CLK (DFFX1_HVT)          0.00      0.14 r
  library hold time                                0.19      0.33
  data required time                                         0.33
  ------------------------------------------------------------------------
  data required time                                         0.33
  data arrival time                                         -0.46
  ------------------------------------------------------------------------
  slack (MET)                                                0.13


1
check_pg_drc 
Command check_pg_drc started  at Fri Apr 25 10:57:17 2025
Command check_pg_drc finished at Fri Apr 25 10:57:30 2025
CPU usage for check_pg_drc: 11.91 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 13.33 seconds ( 0.00 hours)
No errors found.
check_pg_missing_vias
Information: The command 'check_pg_missing_vias' cleared the undo history. (UNDO-016)
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 1 seconds.
Overall runtime: 1 seconds.
check_lvsInformation: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:01
[Check Short] Stage 2-2 Elapsed =    0:00:05, CPU =    0:00:04
[Check Short] Stage 3   Elapsed =    0:00:05, CPU =    0:00:04
[Check Short] End       Elapsed =    0:00:05, CPU =    0:00:04
[Check Net] Init        Elapsed =    0:00:05, CPU =    0:00:04
[Check Net] 10%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 20%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 30%         Elapsed =    0:00:08, CPU =    0:00:06
[Check Net] 40%         Elapsed =    0:00:08, CPU =    0:00:06
[Check Net] 50%         Elapsed =    0:00:08, CPU =    0:00:06
[Check Net] 60%         Elapsed =    0:00:08, CPU =    0:00:06
[Check Net] 70%         Elapsed =    0:00:08, CPU =    0:00:07
[Check Net] 80%         Elapsed =    0:00:08, CPU =    0:00:07
[Check Net] 90%         Elapsed =    0:00:08, CPU =    0:00:07
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:09, CPU =    0:00:07
Information: Detected open violation for Net CSRF/MC/n869. BBox: (180.0590 51.5060)(182.0530 52.3260). (RT-585)

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 8267.
Total number of short violations is 0.
Total number of open nets is 1.
Open nets are CSRF/MC/n869 
Total number of floating route violations is 0.

Elapsed =    0:00:09, CPU =    0:00:07
1
route_auto -max_detail_route_iterations 30
Information: The command 'route_auto' cleared the undo history. (UNDO-016)
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2025-04-25 10:58:28 / Session: 1.43 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: TA init] Total (MB): Used   40  Alloctr   41  Proc 8718 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Dr init] Total (MB): Used   52  Alloctr   53  Proc 8718 
Total number of nets = 8267, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 196 candidate regions.
Start DR iteration 0: uniform partition
Routed  2/196 Partitions, Violations =  0
Routed  3/196 Partitions, Violations =  0
Routed  4/196 Partitions, Violations =  0
Routed  5/196 Partitions, Violations =  0
Routed  6/196 Partitions, Violations =  0
Routed  7/196 Partitions, Violations =  0
Routed  8/196 Partitions, Violations =  0
Routed  9/196 Partitions, Violations =  0
Routed  10/196 Partitions, Violations = 0
Routed  11/196 Partitions, Violations = 0
Routed  12/196 Partitions, Violations = 0
Routed  13/196 Partitions, Violations = 0
Routed  14/196 Partitions, Violations = 0
Routed  15/196 Partitions, Violations = 0
Routed  16/196 Partitions, Violations = 0
Routed  17/196 Partitions, Violations = 0
Routed  18/196 Partitions, Violations = 0
Routed  19/196 Partitions, Violations = 0
Routed  20/196 Partitions, Violations = 0
Routed  21/196 Partitions, Violations = 0
Routed  22/196 Partitions, Violations = 0
Routed  23/196 Partitions, Violations = 0
Routed  24/196 Partitions, Violations = 0
Routed  25/196 Partitions, Violations = 0
Routed  26/196 Partitions, Violations = 0
Routed  27/196 Partitions, Violations = 0
Routed  28/196 Partitions, Violations = 0
Routed  29/196 Partitions, Violations = 0
Routed  30/196 Partitions, Violations = 0
Routed  31/196 Partitions, Violations = 0
Routed  32/196 Partitions, Violations = 0
Routed  33/196 Partitions, Violations = 0
Routed  34/196 Partitions, Violations = 0
Routed  35/196 Partitions, Violations = 0
Routed  36/196 Partitions, Violations = 0
Routed  37/196 Partitions, Violations = 0
Routed  38/196 Partitions, Violations = 0
Routed  39/196 Partitions, Violations = 0
Routed  40/196 Partitions, Violations = 0
Routed  41/196 Partitions, Violations = 0
Routed  42/196 Partitions, Violations = 0
Routed  43/196 Partitions, Violations = 0
Routed  44/196 Partitions, Violations = 0
Routed  45/196 Partitions, Violations = 0
Routed  46/196 Partitions, Violations = 0
Routed  47/196 Partitions, Violations = 0
Routed  48/196 Partitions, Violations = 0
Routed  49/196 Partitions, Violations = 0
Routed  50/196 Partitions, Violations = 0
Routed  51/196 Partitions, Violations = 0
Routed  52/196 Partitions, Violations = 0
Routed  53/196 Partitions, Violations = 0
Routed  54/196 Partitions, Violations = 0
Routed  55/196 Partitions, Violations = 0
Routed  56/196 Partitions, Violations = 0
Routed  57/196 Partitions, Violations = 0
Routed  58/196 Partitions, Violations = 0
Routed  59/196 Partitions, Violations = 0
Routed  60/196 Partitions, Violations = 0
Routed  61/196 Partitions, Violations = 0
Routed  62/196 Partitions, Violations = 0
Routed  63/196 Partitions, Violations = 0
Routed  64/196 Partitions, Violations = 0
Routed  65/196 Partitions, Violations = 0
Routed  66/196 Partitions, Violations = 0
Routed  67/196 Partitions, Violations = 0
Routed  68/196 Partitions, Violations = 0
Routed  69/196 Partitions, Violations = 0
Routed  70/196 Partitions, Violations = 0
Routed  71/196 Partitions, Violations = 0
Routed  72/196 Partitions, Violations = 0
Routed  73/196 Partitions, Violations = 0
Routed  74/196 Partitions, Violations = 0
Routed  75/196 Partitions, Violations = 0
Routed  76/196 Partitions, Violations = 0
Routed  77/196 Partitions, Violations = 0
Routed  78/196 Partitions, Violations = 0
Routed  79/196 Partitions, Violations = 0
Routed  80/196 Partitions, Violations = 0
Routed  81/196 Partitions, Violations = 0
Routed  82/196 Partitions, Violations = 0
Routed  83/196 Partitions, Violations = 0
Routed  84/196 Partitions, Violations = 0
Routed  85/196 Partitions, Violations = 0
Routed  86/196 Partitions, Violations = 0
Routed  87/196 Partitions, Violations = 0
Routed  88/196 Partitions, Violations = 0
Routed  89/196 Partitions, Violations = 0
Routed  90/196 Partitions, Violations = 0
Routed  91/196 Partitions, Violations = 0
Routed  92/196 Partitions, Violations = 0
Routed  93/196 Partitions, Violations = 0
Routed  94/196 Partitions, Violations = 0
Routed  95/196 Partitions, Violations = 0
Routed  96/196 Partitions, Violations = 0
Routed  97/196 Partitions, Violations = 0
Routed  98/196 Partitions, Violations = 0
Routed  99/196 Partitions, Violations = 0
Routed  100/196 Partitions, Violations =        0
Routed  101/196 Partitions, Violations =        0
Routed  102/196 Partitions, Violations =        0
Routed  103/196 Partitions, Violations =        0
Routed  104/196 Partitions, Violations =        0
Routed  105/196 Partitions, Violations =        0
Routed  106/196 Partitions, Violations =        0
Routed  107/196 Partitions, Violations =        0
Routed  108/196 Partitions, Violations =        0
Routed  109/196 Partitions, Violations =        0
Routed  110/196 Partitions, Violations =        0
Routed  111/196 Partitions, Violations =        0
Routed  112/196 Partitions, Violations =        0
Routed  113/196 Partitions, Violations =        0
Routed  114/196 Partitions, Violations =        0
Routed  115/196 Partitions, Violations =        0
Routed  116/196 Partitions, Violations =        0
Routed  117/196 Partitions, Violations =        0
Routed  118/196 Partitions, Violations =        0
Routed  119/196 Partitions, Violations =        0
Routed  120/196 Partitions, Violations =        0
Routed  121/196 Partitions, Violations =        0
Routed  122/196 Partitions, Violations =        0
Routed  123/196 Partitions, Violations =        0
Routed  124/196 Partitions, Violations =        0
Routed  125/196 Partitions, Violations =        0
Routed  126/196 Partitions, Violations =        0
Routed  127/196 Partitions, Violations =        0
Routed  128/196 Partitions, Violations =        0
Routed  129/196 Partitions, Violations =        0
Routed  130/196 Partitions, Violations =        0
Routed  131/196 Partitions, Violations =        0
Routed  132/196 Partitions, Violations =        0
Routed  133/196 Partitions, Violations =        0
Routed  134/196 Partitions, Violations =        0
Routed  135/196 Partitions, Violations =        0
Routed  136/196 Partitions, Violations =        0
Routed  137/196 Partitions, Violations =        0
Routed  138/196 Partitions, Violations =        0
Routed  139/196 Partitions, Violations =        0
Routed  140/196 Partitions, Violations =        0
Routed  141/196 Partitions, Violations =        0
Routed  142/196 Partitions, Violations =        0
Routed  143/196 Partitions, Violations =        0
Routed  144/196 Partitions, Violations =        0
Routed  145/196 Partitions, Violations =        0
Routed  146/196 Partitions, Violations =        0
Routed  147/196 Partitions, Violations =        0
Routed  148/196 Partitions, Violations =        0
Routed  149/196 Partitions, Violations =        0
Routed  150/196 Partitions, Violations =        0
Routed  151/196 Partitions, Violations =        0
Routed  152/196 Partitions, Violations =        0
Routed  153/196 Partitions, Violations =        0
Routed  154/196 Partitions, Violations =        0
Routed  155/196 Partitions, Violations =        0
Routed  156/196 Partitions, Violations =        0
Routed  157/196 Partitions, Violations =        0
Routed  158/196 Partitions, Violations =        0
Routed  159/196 Partitions, Violations =        0
Routed  160/196 Partitions, Violations =        0
Routed  161/196 Partitions, Violations =        0
Routed  162/196 Partitions, Violations =        0
Routed  163/196 Partitions, Violations =        0
Routed  164/196 Partitions, Violations =        0
Routed  165/196 Partitions, Violations =        0
Routed  166/196 Partitions, Violations =        0
Routed  167/196 Partitions, Violations =        0
Routed  168/196 Partitions, Violations =        0
Routed  169/196 Partitions, Violations =        0
Routed  170/196 Partitions, Violations =        0
Routed  171/196 Partitions, Violations =        0
Routed  172/196 Partitions, Violations =        0
Routed  173/196 Partitions, Violations =        0
Routed  174/196 Partitions, Violations =        0
Routed  175/196 Partitions, Violations =        0
Routed  176/196 Partitions, Violations =        0
Routed  177/196 Partitions, Violations =        0
Routed  178/196 Partitions, Violations =        0
Routed  179/196 Partitions, Violations =        0
Routed  180/196 Partitions, Violations =        0
Routed  181/196 Partitions, Violations =        0
Routed  182/196 Partitions, Violations =        0
Routed  183/196 Partitions, Violations =        0
Routed  184/196 Partitions, Violations =        0
Routed  185/196 Partitions, Violations =        0
Routed  186/196 Partitions, Violations =        0
Routed  187/196 Partitions, Violations =        0
Routed  188/196 Partitions, Violations =        0
Routed  189/196 Partitions, Violations =        0
Routed  190/196 Partitions, Violations =        0
Routed  191/196 Partitions, Violations =        0
Routed  192/196 Partitions, Violations =        0
Routed  193/196 Partitions, Violations =        0
Routed  194/196 Partitions, Violations =        0
Routed  195/196 Partitions, Violations =        0
Routed  196/196 Partitions, Violations =        0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:23 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:00:20 total=0:00:21
[Iter 0] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 0] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 0 with 196 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:23 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:20 total=0:00:21
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used   41  Alloctr   42  Proc 8718 
[DR: Done] Elapsed real time: 0:00:23 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:20 total=0:00:21
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   41  Alloctr   42  Proc 8718 

DR finished with 1 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    252148 micron
Total Number of Contacts =             80172
Total Number of Wires =                80258
Total Number of PtConns =              11165
Total Number of Routed Wires =       80258
Total Routed Wire Length =           250897 micron
Total Number of Routed Contacts =       80172
        Layer                 M1 :       4666 micron
        Layer                 M2 :      79568 micron
        Layer                 M3 :      70218 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33553
        Via            VIA12SQ_C :      30532
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80172 vias)
 
    Layer VIA1       =  0.03% (9      / 32167   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32158   vias)
    Layer VIA2       =  0.00% (0      / 33795   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33795   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80172 vias)
 
    Layer VIA1       =  0.03% (9      / 32167   vias)
    Layer VIA2       =  0.00% (0      / 33795   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80172 vias)
 
    Layer VIA1       =  0.03% (9      / 32167   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32158   vias)
    Layer VIA2       =  0.00% (0      / 33795   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33795   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Total number of nets = 8267
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2025-04-25 10:58:56 / Session: 1.44 hr / Command: 0.01 hr / Memory: 1766 MB (FLW-8100)
route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-04-25 10:58:56 / Session: 1.44 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:  2101 s (  0.58 hr )  ELAPSE:  5167 s (  1.44 hr )  MEM-PEAK:  1766 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8267 nets, 0 global routed, 8264 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: pns_done 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 8217 nets are successfully extracted. (NEX-028)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063427 ohm/um, via_r = 0.465063 ohm/cut, c = 0.075336 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.088464 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8218, routed nets = 8217, across physical hierarchy nets = 0, parasitics cached nets = 8218, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:  2110 s (  0.59 hr )  ELAPSE:  5177 s (  1.44 hr )  MEM-PEAK:  1766 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00006 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0003     0.0003      1   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0003     0.0003   0.0003      1   0.0000     0.0000      0        2     0.0121       11  298790144
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0003     0.0003   0.0003      1   0.0000     0.0000      0        2     0.0121       11  298790144     30838.92       7925
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0003     0.0003   0.0003      1   0.0000     0.0000      0        2       11  298790144     30838.92       7925
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Route-opt initialization complete         CPU:  2121 s (  0.59 hr )  ELAPSE:  5190 s (  1.44 hr )  MEM-PEAK:  1766 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7379 total shapes.
Layer M2: cached 27 shapes out of 46052 total shapes.
Cached 1967 vias out of 85549 total vias.
Total 0.2170 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.3330 seconds to load 7923 cell instances into cellmap
Moveable cells: 7886; Application fixed cells: 37; Macro cells: 0; User fixed cells: 0
8226 out of 8227 data nets are detail routed, 38 out of 38 clock nets are detail routed and total 8265 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 2.0348, cell height 1.6720, cell area 3.4021 for total 7923 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Total 1 nets have their routing open (data: 1 nets, clock: 0 nets). This will cause problems for extraction, timing and post-route optimization. Some examples of open nets are listed below. (ROPT-004)
  CSRF/MC/n869
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


INFO: New Levelizer turned on
Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00        91      30838.92  298790144.00        7925              1.44      1766
Route-opt optimization Phase 2 Iter  2          0.00        0.00      0.00        49      30844.51  298875872.00        7925              1.44      1766
Route-opt optimization Phase 2 Iter  3          0.00        0.00      0.00        49      30844.51  298875872.00        7925              1.44      1766


Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00        42      30844.51  298875872.00        7926              1.44      1766
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00        42      30844.51  298875872.00        7926              1.44      1766
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00        42      30844.51  298875872.00        7926              1.44      1766
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00        42      30844.51  298875872.00        7926              1.44      1766
Route-opt optimization Phase 4 Iter  5          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766
Route-opt optimization Phase 4 Iter  6          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766
Route-opt optimization Phase 4 Iter  7          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766
Route-opt optimization Phase 4 Iter  8          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766

Route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766
Route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766
Route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766
Route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766
Route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766
Route-opt optimization Phase 5 Iter  6          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766
Route-opt optimization Phase 5 Iter  7          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766
Route-opt optimization Phase 5 Iter  8          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766
Route-opt optimization Phase 5 Iter  9          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766
Route-opt optimization Phase 5 Iter 10          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766
Route-opt optimization Phase 5 Iter 11          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766
Route-opt optimization Phase 5 Iter 12          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766
Route-opt optimization Phase 5 Iter 13          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766
Route-opt optimization Phase 5 Iter 14          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766

Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00        42      30844.77  298876704.00        7926              1.44      1766
INFO: New Levelizer turned on

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        42      30844.77  298494784.00        7926              1.45      1766
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00        42      30844.77  298494784.00        7926              1.45      1766

Route-opt optimization complete                 0.00        0.00      0.00        42      30844.77  298494784.00        7926              1.45      1766

Route-opt route preserve complete         CPU:  2137 s (  0.59 hr )  ELAPSE:  5208 s (  1.45 hr )  MEM-PEAK:  1766 MB
INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/pns_done_3615656_571232928.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7379 total shapes.
Layer M2: cached 27 shapes out of 46054 total shapes.
Cached 1967 vias out of 85553 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0856 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 159 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         7924        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7924
number of references:               159
number of site rows:                123
number of locations attempted:   178791
number of locations failed:       22581  (12.6%)

Legality of references at locations:
117 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2504      36226      4790 ( 13.2%)      21441      3359 ( 15.7%)  AO22X1_RVT
   899      13385      2008 ( 15.0%)       3400       714 ( 21.0%)  DFFARX1_HVT
   497       7526      1084 ( 14.4%)       1652       336 ( 20.3%)  DFFX1_HVT
   214       3360       480 ( 14.3%)       1764       325 ( 18.4%)  NOR4X1_RVT
   424       6401       434 (  6.8%)       3355       268 (  8.0%)  INVX0_HVT
    94       1493       257 ( 17.2%)        998       187 ( 18.7%)  AO222X1_RVT
   138       2200       242 ( 11.0%)       1216       164 ( 13.5%)  NAND3X0_RVT
   145       2295       230 ( 10.0%)       1295       152 ( 11.7%)  NAND2X1_HVT
   215       3373       246 (  7.3%)       1520       122 (  8.0%)  NBUFFX4_HVT
   168       2654       217 (  8.2%)       1494       145 (  9.7%)  NAND2X0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        10 ( 62.5%)         16        10 ( 62.5%)  NOR3X0_RVT
     5         80        30 ( 37.5%)         64        21 ( 32.8%)  AO222X1_LVT
     2         32        11 ( 34.4%)          0         0 (  0.0%)  OR3X1_LVT
     1         16         6 ( 37.5%)         16         5 ( 31.2%)  NOR4X1_LVT
     1         16         4 ( 25.0%)         16         5 ( 31.2%)  OAI21X1_LVT
     1         16         4 ( 25.0%)         16         5 ( 31.2%)  NOR2X2_HVT
    25        400       114 ( 28.5%)        336        88 ( 26.2%)  AO222X2_RVT
     1         16         4 ( 25.0%)          0         0 (  0.0%)  OR4X1_LVT
     1         16         2 ( 12.5%)          8         4 ( 50.0%)  NAND3X2_RVT
     1         16         5 ( 31.2%)         16         3 ( 18.8%)  NAND2X4_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7887 (105595 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.002 um ( 0.00 row height)
rms weighted cell displacement:   0.002 um ( 0.00 row height)
max cell displacement:            0.152 um ( 0.09 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                1
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: CSRF/MC/U105 (MUX21X1_RVT)
  Input location: (92.776,11)
  Legal location: (92.928,11)
  Displacement:   0.152 um ( 0.09 row height)
Cell: PC/U215 (AND2X1_HVT)
  Input location: (209.968,99.616)
  Legal location: (209.968,99.616)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U216 (AND2X1_HVT)
  Input location: (208.144,101.288)
  Legal location: (208.144,101.288)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U214 (AND2X1_HVT)
  Input location: (211.336,97.944)
  Legal location: (211.336,97.944)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U213 (AND2X1_HVT)
  Input location: (210.272,96.272)
  Legal location: (210.272,96.272)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U210 (AND2X1_HVT)
  Input location: (202.824,92.928)
  Legal location: (202.824,92.928)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U212 (AND2X1_HVT)
  Input location: (208.752,91.256)
  Legal location: (208.752,91.256)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U211 (AND2X1_HVT)
  Input location: (209.968,91.256)
  Legal location: (209.968,91.256)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U209 (AND2X1_HVT)
  Input location: (202.52,91.256)
  Legal location: (202.52,91.256)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U217 (AND2X1_HVT)
  Input location: (210.88,101.288)
  Legal location: (210.88,101.288)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 3.369
Total Legalizer Wall Time: 3.920
----------------------------------------------------------------

Route-opt legalization complete           CPU:  2141 s (  0.59 hr )  ELAPSE:  5212 s (  1.45 hr )  MEM-PEAK:  1766 MB
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 10:59:42 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 7923/7924
Ground net VSS                7923/7924
--------------------------------------------------------------------------------
Information: connections of 2 power/ground pin(s) are created or changed.
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:03 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[ECO: DbIn With Extraction] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   39  Alloctr   40  Proc 8718 
[ECO: Analysis] Elapsed real time: 0:00:03 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[ECO: Analysis] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: Analysis] Total (MB): Used   39  Alloctr   40  Proc 8718 
Num of eco nets = 8268
Num of open eco nets = 3
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[ECO: Init] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: Init] Total (MB): Used   40  Alloctr   41  Proc 8718 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   45  Alloctr   46  Proc 8718 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   50  Proc 8718 
Net statistics:
Total number of nets     = 8268
Number of nets to route  = 3
Number of nets with min-layer-mode soft = 3
Number of nets with min-layer-mode soft-cost-low = 3
Number of nets with max-layer-mode hard = 1061
2 nets are partially connected,
 of which 2 are detail routed and 0 are global routed.
8265 nets are fully connected,
 of which 8263 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 3, Total Half Perimeter Wire Length (HPWL) 15 microns
HPWL   0 ~   50 microns: Net Count        3     Total HPWL           15 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   55  Proc 8718 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.30     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   57  Alloctr   58  Proc 8718 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   57  Alloctr   58  Proc 8718 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   57  Alloctr   58  Proc 8718 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  233  Alloctr  234  Proc 8718 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  233  Alloctr  234  Proc 8718 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1200 Max = 5 GRCs =  1163 (3.10%)
Initial. H routing: Overflow =  1129 Max = 3 (GRCs =  4) GRCs =  1091 (5.81%)
Initial. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
Initial. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
Initial. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
Initial. M3         Overflow =   989 Max = 3 (GRCs =  4) GRCs =   868 (4.62%)
Initial. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
Initial. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
Initial. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
Initial. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
Initial. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
Initial. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
Initial. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
Initial. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
Initial. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
Initial. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
Initial. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
Initial. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
Initial. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
Initial. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
Initial. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
Initial. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2.35
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.24
Initial. Layer M3 wire length = 2.11
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 8
Initial. Via VIA12SQ_C count = 4
Initial. Via VIA23SQ_C count = 4
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 10:59:47 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  233  Alloctr  234  Proc 8718 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1200 Max = 5 GRCs =  1163 (3.10%)
phase1. H routing: Overflow =  1129 Max = 3 (GRCs =  4) GRCs =  1091 (5.81%)
phase1. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
phase1. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
phase1. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
phase1. M3         Overflow =   989 Max = 3 (GRCs =  4) GRCs =   868 (4.62%)
phase1. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
phase1. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
phase1. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
phase1. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
phase1. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
phase1. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
phase1. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
phase1. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
phase1. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
phase1. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
phase1. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
phase1. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
phase1. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
phase1. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
phase1. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
phase1. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2.35
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.24
phase1. Layer M3 wire length = 2.11
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 8
phase1. Via VIA12SQ_C count = 4
phase1. Via VIA23SQ_C count = 4
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  184  Alloctr  185  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  233  Alloctr  234  Proc 8718 

Congestion utilization per direction:
Average vertical track utilization   = 31.25 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 39.10 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  182  Alloctr  182  Proc    0 
[End of Global Routing] Total (MB): Used  230  Alloctr  231  Proc 8718 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   77  Alloctr   78  Proc 8718 
[ECO: GR] Elapsed real time: 0:00:01 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: GR] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: GR] Total (MB): Used   77  Alloctr   78  Proc 8718 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: TA init] Total (MB): Used   46  Alloctr   46  Proc 8718 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 21 of 29


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   46  Alloctr   46  Proc 8718 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   46  Alloctr   46  Proc 8718 

Number of wires with overlap after iteration 1 = 5 of 15


Wire length and via report:
---------------------------
Number of M1 wires: 3             : 0
Number of M2 wires: 2            VIA12SQ_C: 4
Number of M3 wires: 8            VIA23SQ_C: 2
Number of M4 wires: 2            VIA34SQ_C: 2
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 15                vias: 8

Total M1 wire length: 1.2
Total M2 wire length: 0.6
Total M3 wire length: 1.6
Total M4 wire length: 0.3
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 3.8

Longest M1 wire length: 1.0
Longest M2 wire length: 0.5
Longest M3 wire length: 0.5
Longest M4 wire length: 0.2
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   40  Alloctr   42  Proc 8718 
[ECO: CDR] Elapsed real time: 0:00:05 
[ECO: CDR] Elapsed cpu  time: sys=0:00:01 usr=0:00:04 total=0:00:05
[ECO: CDR] Stage (MB): Used   37  Alloctr   38  Proc    0 
[ECO: CDR] Total (MB): Used   40  Alloctr   42  Proc 8718 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/16 Partitions, Violations =   0
Checked 2/16 Partitions, Violations =   14
Checked 3/16 Partitions, Violations =   14
Checked 4/16 Partitions, Violations =   20
Checked 5/16 Partitions, Violations =   20
Checked 6/16 Partitions, Violations =   20
Checked 7/16 Partitions, Violations =   22
Checked 8/16 Partitions, Violations =   22
Checked 9/16 Partitions, Violations =   22
Checked 10/16 Partitions, Violations =  22
Checked 11/16 Partitions, Violations =  22
Checked 12/16 Partitions, Violations =  23
Checked 13/16 Partitions, Violations =  23
Checked 14/16 Partitions, Violations =  29
Checked 15/16 Partitions, Violations =  29
Checked 16/16 Partitions, Violations =  36

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      36

[DRC CHECK] Elapsed real time: 0:00:14 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  108  Alloctr  110  Proc 8718 

Total Wire Length =                    252151 micron
Total Number of Contacts =             80180
Total Number of Wires =                80266
Total Number of PtConns =              11166
Total Number of Routed Wires =       80266
Total Routed Wire Length =           250900 micron
Total Number of Routed Contacts =       80180
        Layer                 M1 :       4666 micron
        Layer                 M2 :      79568 micron
        Layer                 M3 :      70220 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7800
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33555
        Via            VIA12SQ_C :      30536
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          8
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (36 / 80180 vias)
 
    Layer VIA1       =  0.03% (9      / 32171   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32162   vias)
    Layer VIA2       =  0.00% (0      / 33797   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33797   vias)
    Layer VIA3       =  0.00% (0      / 7832    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7832    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.04% (36 / 80180 vias)
 
    Layer VIA1       =  0.03% (9      / 32171   vias)
    Layer VIA2       =  0.00% (0      / 33797   vias)
    Layer VIA3       =  0.00% (0      / 7832    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (36 / 80180 vias)
 
    Layer VIA1       =  0.03% (9      / 32171   vias)
        Weight 1     =  0.03% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32162   vias)
    Layer VIA2       =  0.00% (0      / 33797   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33797   vias)
    Layer VIA3       =  0.00% (0      / 7832    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7832    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Total number of nets = 8268, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 196 candidate regions.
Start DR iteration 0: non-uniform partition
Routed  1/9 Partitions, Violations =    35
Routed  2/9 Partitions, Violations =    34
Routed  3/9 Partitions, Violations =    27
Routed  4/9 Partitions, Violations =    23
Routed  5/9 Partitions, Violations =    22
Routed  6/9 Partitions, Violations =    21
Routed  7/9 Partitions, Violations =    16
Routed  8/9 Partitions, Violations =    14
Routed  9/9 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:15 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 0] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 0] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 0 with 9 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = CSRF/ropt_net_93
Net 2 = csr_addr_reg[0]
Net 3 = BU/n54
Net 4 = IRF/n1585
Net 5 = IRF/n3547
Net 6 = IRF/n3605
Net 7 = IRF/HFSNET_23
Net 8 = CSRF/n12
Net 9 = CSRF/mcycle[60]
Net 10 = CSRF/mcycle[5]
Net 11 = CSRF/minstret[15]
Net 12 = CSRF/minstret[12]
Net 13 = CSRF/minstret[6]
Net 14 = IRF/ropt_net_78
Net 15 = CSRF/MTVEC_REG/n93
Net 16 = CSRF/MC/n22
Net 17 = CSRF/MC/n31
Net 18 = CSRF/MC/n171
Net 19 = CSRF/MC/n182
Net 20 = CSRF/MC/n869
Net 21 = CSRF/MC/n904
Net 22 = CSRF/MC/n1255
Total number of changed nets = 22 (out of 8268)

[DR: Done] Elapsed real time: 0:00:15 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   41  Alloctr   42  Proc 8718 
[ECO: DR] Elapsed real time: 0:00:20 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:19
[ECO: DR] Stage (MB): Used   38  Alloctr   38  Proc    0 
[ECO: DR] Total (MB): Used   41  Alloctr   42  Proc 8718 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    252148 micron
Total Number of Contacts =             80169
Total Number of Wires =                80261
Total Number of PtConns =              11163
Total Number of Routed Wires =       80261
Total Routed Wire Length =           250897 micron
Total Number of Routed Contacts =       80169
        Layer                 M1 :       4666 micron
        Layer                 M2 :      79567 micron
        Layer                 M3 :      70218 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33548
        Via            VIA12SQ_C :      30533
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80169 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33790   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33790   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80169 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
    Layer VIA2       =  0.00% (0      / 33790   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80169 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33790   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33790   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Total number of nets = 8268
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    252148 micron
Total Number of Contacts =             80169
Total Number of Wires =                80261
Total Number of PtConns =              11163
Total Number of Routed Wires =       80261
Total Routed Wire Length =           250897 micron
Total Number of Routed Contacts =       80169
        Layer                 M1 :       4666 micron
        Layer                 M2 :      79567 micron
        Layer                 M3 :      70218 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33548
        Via            VIA12SQ_C :      30533
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80169 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33790   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33790   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80169 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
    Layer VIA2       =  0.00% (0      / 33790   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80169 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33790   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33790   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 22 nets
[ECO: End] Elapsed real time: 0:00:20 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:19
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 8718 

Route-opt ECO routing complete            CPU:  2160 s (  0.60 hr )  ELAPSE:  5233 s (  1.45 hr )  MEM-PEAK:  1766 MB
Co-efficient Ratio Summary:
4.193421607746  6.578038178311  2.479639282858  7.744187240401  0.485050000353  3.179565833784  5.567214754587  2.894454587461  6.565921218067  9.017938605874  50.536366809339  8.637378889408  0.781921140852
7.442083411260  3.181156049001  6.992250260864  4.646239600641  3.823702212269  3.871840296193  1.424294066690  9.687527099646  6.131807233149  1.465788032247  06.404805211221  9.116593150591  6.373106609427
0.014844388160  4.045006444069  5.020605316908  6.345884329962  1.220116795077  5.967847396778  6.224305671704  0.238797915000  3.284509580900  9.611152337147  20.056300292720  5.138595950719  8.351080768118
3.725190997365  4.436408244518  7.609731622749  3.894385464966  9.819999761759  1.487347087763  2.106393266767  9.078063326983  1.314288630187  8.805817628323  29.500912591226  2.703357617927  4.504639402403
9.281736316161  8.525440544132  2.100661101206  7.185896654570  7.466530635624  8.788088207826  8.572536784759  1.334182635409  0.279263772609  8.236528040626  33.030344663816  7.668275341741  7.402931105136
5.679662150275  7.061856261198  1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234294724  77.789079736848  4.397978855274  1.549712286014
9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451868271  89.905457573433  7.188183305025  7.083425217852
7.726838946772  6.376521169969  5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252547515947  4.176900649322  2.093711717031  23.190726515196  6.629932633861  8.334935093832
9.243502162169  1.831796121424  2.252773111567  8.210408235191  4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354775634  70.040658812347  7.511100906568  2.200733376031
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8268 nets, 0 global routed, 8266 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: pns_done 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 8219 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8219, routed nets = 8219, across physical hierarchy nets = 0, parasitics cached nets = 8219, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        7  298494784
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        7  298494784     30844.77       7926
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        7  298494784     30844.77       7926

Route-opt command complete                CPU:  2169 s (  0.60 hr )  ELAPSE:  5243 s (  1.46 hr )  MEM-PEAK:  1766 MB
Route-opt command statistics  CPU=68 sec (0.02 hr) ELAPSED=76 sec (0.02 hr) MEM-PEAK=1.725 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2025-04-25 11:00:13 / Session: 1.46 hr / Command: 0.02 hr / Memory: 1766 MB (FLW-8100)
1
route_ecoInformation: Serialized np data
INFO: timer data saved to /tmp/pns_done_3615656_571232928.timdat
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:03 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: DbIn With Extraction] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   39  Alloctr   40  Proc 8718 
[ECO: Analysis] Elapsed real time: 0:00:03 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: Analysis] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: Analysis] Total (MB): Used   39  Alloctr   40  Proc 8718 
Num of eco nets = 8268
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: Init] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: Init] Total (MB): Used   40  Alloctr   41  Proc 8718 
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/16 Partitions, Violations =   0
Checked 2/16 Partitions, Violations =   0
Checked 3/16 Partitions, Violations =   0
Checked 4/16 Partitions, Violations =   0
Checked 5/16 Partitions, Violations =   0
Checked 6/16 Partitions, Violations =   0
Checked 7/16 Partitions, Violations =   0
Checked 8/16 Partitions, Violations =   0
Checked 9/16 Partitions, Violations =   0
Checked 10/16 Partitions, Violations =  0
Checked 11/16 Partitions, Violations =  0
Checked 12/16 Partitions, Violations =  0
Checked 13/16 Partitions, Violations =  0
Checked 14/16 Partitions, Violations =  0
Checked 15/16 Partitions, Violations =  0
Checked 16/16 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:14 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  108  Alloctr  110  Proc 8718 

Total Wire Length =                    252148 micron
Total Number of Contacts =             80169
Total Number of Wires =                80261
Total Number of PtConns =              11163
Total Number of Routed Wires =       80261
Total Routed Wire Length =           250897 micron
Total Number of Routed Contacts =       80169
        Layer                 M1 :       4666 micron
        Layer                 M2 :      79567 micron
        Layer                 M3 :      70218 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33548
        Via            VIA12SQ_C :      30533
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80169 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33790   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33790   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80169 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
    Layer VIA2       =  0.00% (0      / 33790   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80169 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33790   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33790   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Nets that have been changed:
Total number of changed nets = 0 (out of 8268)

[DR: Done] Elapsed real time: 0:00:15 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   41  Alloctr   42  Proc 8718 
[ECO: DR] Elapsed real time: 0:00:18 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:16 total=0:00:18
[ECO: DR] Stage (MB): Used   38  Alloctr   38  Proc    0 
[ECO: DR] Total (MB): Used   41  Alloctr   42  Proc 8718 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    252148 micron
Total Number of Contacts =             80169
Total Number of Wires =                80261
Total Number of PtConns =              11163
Total Number of Routed Wires =       80261
Total Routed Wire Length =           250897 micron
Total Number of Routed Contacts =       80169
        Layer                 M1 :       4666 micron
        Layer                 M2 :      79567 micron
        Layer                 M3 :      70218 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33548
        Via            VIA12SQ_C :      30533
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80169 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33790   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33790   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80169 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
    Layer VIA2       =  0.00% (0      / 33790   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80169 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33790   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33790   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Total number of nets = 8268
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    252148 micron
Total Number of Contacts =             80169
Total Number of Wires =                80261
Total Number of PtConns =              11163
Total Number of Routed Wires =       80261
Total Routed Wire Length =           250897 micron
Total Number of Routed Contacts =       80169
        Layer                 M1 :       4666 micron
        Layer                 M2 :      79567 micron
        Layer                 M3 :      70218 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33548
        Via            VIA12SQ_C :      30533
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80169 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33790   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33790   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80169 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
    Layer VIA2       =  0.00% (0      / 33790   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80169 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33790   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33790   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:18 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:16 total=0:00:18
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 8718 
check_lvsInformation: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:04, CPU =    0:00:04
[Check Short] Stage 3   Elapsed =    0:00:04, CPU =    0:00:04
[Check Short] End       Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] Init        Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] 10%         Elapsed =    0:00:05, CPU =    0:00:05
[Check Net] 20%         Elapsed =    0:00:06, CPU =    0:00:05
[Check Net] 30%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 40%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 50%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 60%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 70%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 80%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 90%         Elapsed =    0:00:07, CPU =    0:00:07
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:07, CPU =    0:00:07

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 8268.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:07, CPU =    0:00:07
1
report_timingInformation: Deserialized np data
INFO: timer data loaded from /tmp/pns_done_3615656_571232928.timdat
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:00:52 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: IRF/reg_file_reg[8][25] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REG1/pc_out_reg[20] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  IRF/reg_file_reg[8][25]/CLK (DFFARX1_HVT)        0.00      0.17 r
  IRF/reg_file_reg[8][25]/Q (DFFARX1_HVT)          2.44      2.61 f
  IRF/U1932/Y (AO22X1_RVT)                         0.42      3.03 f
  IRF/U1933/Y (INVX0_HVT)                          0.13      3.16 r
  IRF/U1935/Y (NAND3X1_HVT)                        1.50      4.66 f
  IRF/U1952/Y (OR3X2_RVT)                          0.34      5.00 f
  IRF/U1953/Y (AO22X2_HVT)                         0.68      5.68 f
  BU/U39/Y (INVX0_RVT)                             0.26      5.94 r
  BU/U69/Y (OA22X1_RVT)                            0.20      6.14 r
  BU/U71/Y (NAND2X0_RVT)                           0.13      6.27 f
  BU/U72/Y (AOI21X1_RVT)                           0.22      6.49 r
  BU/U158/Y (AOI222X1_RVT)                         0.24      6.73 f
  BU/U161/Y (AO221X1_RVT)                          0.23      6.95 f
  BU/U163/Y (NAND2X0_RVT)                          0.09      7.05 r
  BU/U165/Y (AO222X1_RVT)                          0.26      7.31 r
  BU/U166/SO (HADDX1_RVT)                          0.22      7.53 f
  BU/U168/Y (OA222X2_RVT)                          0.27      7.80 f
  BU/U169/Y (NAND2X0_RVT)                          0.15      7.95 r
  BU/U170/Y (NAND3X2_RVT)                          0.25      8.20 f
  PC/U5/Y (INVX0_HVT)                              0.09      8.28 r
  PC/U6/Y (AND3X4_LVT)                             0.19      8.47 r
  PC/U178/Y (AO22X1_RVT)                           0.16      8.63 r
  PC/U180/Y (OR2X1_RVT)                            0.21      8.84 r
  REG1/U25/Y (AND2X1_RVT)                          0.13      8.97 r
  REG1/pc_out_reg[20]/D (DFFX1_HVT)                0.00      8.97 r
  data arrival time                                          8.97

  clock clk (rise edge)                           10.00     10.00
  clock network delay (propagated)                 0.12     10.12
  clock reconvergence pessimism                    0.00     10.12
  REG1/pc_out_reg[20]/CLK (DFFX1_HVT)              0.00     10.12 r
  library setup time                              -1.15      8.97
  data required time                                         8.97
  ------------------------------------------------------------------------
  data required time                                         8.97
  data arrival time                                         -8.97
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
report_timing -delay_type min
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:00:56 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: REG1/pc_out_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REG2/pc_reg_out_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  REG1/pc_out_reg[17]/CLK (DFFX1_RVT)              0.00      0.12 r
  REG1/pc_out_reg[17]/Q (DFFX1_RVT)                0.34      0.46 f
  REG2/pc_reg_out_reg[17]/D (DFFX1_HVT)            0.00      0.46 f
  data arrival time                                          0.46

  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  clock reconvergence pessimism                   -0.01      0.14
  REG2/pc_reg_out_reg[17]/CLK (DFFX1_HVT)          0.00      0.14 r
  library hold time                                0.19      0.33
  data required time                                         0.33
  ------------------------------------------------------------------------
  data required time                                         0.33
  data arrival time                                         -0.46
  ------------------------------------------------------------------------
  slack (MET)                                                0.13


1
check_pg_connectivity
Information: The command 'check_pg_connectivity' cleared the undo history. (UNDO-016)
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 7924
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 119
Number of VDD Vias: 2548
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 130
Number of VSS Vias: 2840
Number of VSS Terminals: 12
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_drcCommand check_pg_drc started  at Fri Apr 25 11:01:03 2025
Command check_pg_drc finished at Fri Apr 25 11:01:17 2025
CPU usage for check_pg_drc: 11.77 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 13.99 seconds ( 0.00 hours)
No errors found.
check_pg_missing_viasCheck net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 1 seconds.
Overall runtime: 1 seconds.
report_constraints -all_violators
****************************************
Report : constraint
        -all_violators
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:01:27 2025
****************************************

   late_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   ZBUF_316_6                  32.00          32.05          -0.05  (VIOLATED) 
     PIN : ZBUF_316_inst_3537/Y
                               32.00          32.05          -0.05  (VIOLATED) 

   CSRF/minstret[45]            8.00           8.04          -0.04  (VIOLATED) 
     PIN : CSRF/MC/minstret_out_reg[45]/Q
                                8.00           8.04          -0.04  (VIOLATED) 

   IRF/n2454                   32.00          32.04          -0.04  (VIOLATED) 
     PIN : IRF/U122/Y          32.00          32.04          -0.04  (VIOLATED) 

   IRF/HFSNET_21               32.00          32.03          -0.03  (VIOLATED) 
     PIN : IRF/HFSBUF_443_2080/Y
                               32.00          32.03          -0.03  (VIOLATED) 

   CSRF/minstret[37]            8.00           8.03          -0.03  (VIOLATED) 
     PIN : CSRF/MC/minstret_out_reg[37]/Q
                                8.00           8.03          -0.03  (VIOLATED) 

   PC/ropt_net_87              16.00          16.01          -0.01  (VIOLATED) 
     PIN : PC/ropt_mt_inst_5265/Y
                               16.00          16.01          -0.01  (VIOLATED) 

   CSRF/minstret[52]            8.00           8.01          -0.01  (VIOLATED) 
     PIN : CSRF/MC/minstret_out_reg[52]/Q
                                8.00           8.01          -0.01  (VIOLATED) 

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 7


   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 7
1
icc2_shell> save_block -as report_constarints_7
Information: Saving 'riscv_final_block:pns_done.design' to 'riscv_final_block:report_constarints_7.design'. (DES-028)
1
icc2_shell> change_selection [get_pin ZBUF_316_inst_3537/Y]
icc2_shell> size_cell ZBUF_316_inst_3537 -lib_cell saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
1
icc2_shell> size_cell ZBUF_316_inst_3537 -lib_cell saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
Warning: Not relinking cell 'ZBUF_316_inst_3537'. (ECOUI-106)
0
icc2_shell> 
route_opt
Information: The command 'route_opt' cleared the undo history. (UNDO-016)
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-04-25 11:04:29 / Session: 1.53 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:  2217 s (  0.62 hr )  ELAPSE:  5499 s (  1.53 hr )  MEM-PEAK:  1766 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Info: update em.

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt timing update complete          CPU:  2217 s (  0.62 hr )  ELAPSE:  5499 s (  1.53 hr )  MEM-PEAK:  1766 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        6  298517472
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        6  298517472     30846.04       7926
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        6  298517472     30846.04       7926
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Route-opt initialization complete         CPU:  2228 s (  0.62 hr )  ELAPSE:  5511 s (  1.53 hr )  MEM-PEAK:  1766 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7380 total shapes.
Layer M2: cached 27 shapes out of 46049 total shapes.
Cached 1967 vias out of 85546 total vias.
Total 0.1976 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.2586 seconds to load 7924 cell instances into cellmap
Moveable cells: 7887; Application fixed cells: 37; Macro cells: 0; User fixed cells: 0
8228 out of 8228 data nets are detail routed, 38 out of 38 clock nets are detail routed and total 8266 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 2.0350, cell height 1.6720, cell area 3.4026 for total 7924 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


INFO: New Levelizer turned on
Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00        42      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 2 Iter  2          0.00        0.00      0.00        42      30846.04  298517472.00        7926              1.53      1766


Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 4 Iter  5          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 4 Iter  6          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 4 Iter  7          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 4 Iter  8          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766

Route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 5 Iter  6          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 5 Iter  7          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 5 Iter  8          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 5 Iter  9          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 5 Iter 10          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 5 Iter 11          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 5 Iter 12          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 5 Iter 13          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 5 Iter 14          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766


Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766

Route-opt optimization complete                 0.00        0.00      0.00        35      30846.04  298517472.00        7926              1.53      1766

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt route preserve complete         CPU:  2235 s (  0.62 hr )  ELAPSE:  5519 s (  1.53 hr )  MEM-PEAK:  1766 MB
INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/pns_done_3615656_571232928.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7380 total shapes.
Layer M2: cached 27 shapes out of 46049 total shapes.
Cached 1967 vias out of 85546 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0750 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 159 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         7924        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7924
number of references:               159
number of site rows:                123
number of locations attempted:   178799
number of locations failed:       22584  (12.6%)

Legality of references at locations:
117 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2504      36226      4790 ( 13.2%)      21441      3359 ( 15.7%)  AO22X1_RVT
   899      13385      2008 ( 15.0%)       3400       714 ( 21.0%)  DFFARX1_HVT
   497       7526      1084 ( 14.4%)       1652       336 ( 20.3%)  DFFX1_HVT
   214       3360       480 ( 14.3%)       1764       325 ( 18.4%)  NOR4X1_RVT
   424       6401       434 (  6.8%)       3355       268 (  8.0%)  INVX0_HVT
    94       1493       257 ( 17.2%)        998       187 ( 18.7%)  AO222X1_RVT
   138       2200       242 ( 11.0%)       1216       164 ( 13.5%)  NAND3X0_RVT
   145       2295       230 ( 10.0%)       1295       152 ( 11.7%)  NAND2X1_HVT
   214       3357       244 (  7.3%)       1504       121 (  8.0%)  NBUFFX4_HVT
   168       2654       217 (  8.2%)       1494       145 (  9.7%)  NAND2X0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        10 ( 62.5%)         16        10 ( 62.5%)  NOR3X0_RVT
     5         80        30 ( 37.5%)         64        21 ( 32.8%)  AO222X1_LVT
     2         32        11 ( 34.4%)          0         0 (  0.0%)  OR3X1_LVT
     1         16         6 ( 37.5%)         16         5 ( 31.2%)  NOR4X1_LVT
     1         16         4 ( 25.0%)         16         5 ( 31.2%)  OAI21X1_LVT
     1         16         4 ( 25.0%)         16         5 ( 31.2%)  NOR2X2_HVT
    25        400       114 ( 28.5%)        336        88 ( 26.2%)  AO222X2_RVT
     1         16         4 ( 25.0%)          0         0 (  0.0%)  OR4X1_LVT
     1         16         2 ( 12.5%)          8         4 ( 50.0%)  NAND3X2_RVT
     1         16         5 ( 31.2%)         16         3 ( 18.8%)  NAND2X4_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7887 (105600 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.004 um ( 0.00 row height)
rms weighted cell displacement:   0.004 um ( 0.00 row height)
max cell displacement:            0.152 um ( 0.09 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                4
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: CSRF/MC/mtime_out_reg[6] (DFFX1_HVT)
  Input location: (204.04,92.928)
  Legal location: (203.888,92.928)
  Displacement:   0.152 um ( 0.09 row height)
Cell: ZBUF_316_inst_3537 (NBUFFX8_HVT)
  Input location: (211.64,92.928)
  Legal location: (211.792,92.928)
  Displacement:   0.152 um ( 0.09 row height)
Cell: PC/U210 (AND2X1_HVT)
  Input location: (202.824,92.928)
  Legal location: (202.672,92.928)
  Displacement:   0.152 um ( 0.09 row height)
Cell: REG2/csr_addr_reg_out_reg[4] (DFFX1_RVT)
  Input location: (207.992,92.928)
  Legal location: (207.84,92.928)
  Displacement:   0.152 um ( 0.09 row height)
Cell: PC/U216 (AND2X1_HVT)
  Input location: (208.144,101.288)
  Legal location: (208.144,101.288)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U215 (AND2X1_HVT)
  Input location: (209.968,99.616)
  Legal location: (209.968,99.616)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U217 (AND2X1_HVT)
  Input location: (210.88,101.288)
  Legal location: (210.88,101.288)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U214 (AND2X1_HVT)
  Input location: (211.336,97.944)
  Legal location: (211.336,97.944)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U213 (AND2X1_HVT)
  Input location: (210.272,96.272)
  Legal location: (210.272,96.272)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U212 (AND2X1_HVT)
  Input location: (208.752,91.256)
  Legal location: (208.752,91.256)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 3.238
Total Legalizer Wall Time: 3.381
----------------------------------------------------------------

Route-opt legalization complete           CPU:  2238 s (  0.62 hr )  ELAPSE:  5523 s (  1.53 hr )  MEM-PEAK:  1766 MB
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:04:53 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 7924/7924
Ground net VSS                7924/7924
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:02 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: DbIn With Extraction] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   39  Alloctr   40  Proc 8718 
[ECO: Analysis] Elapsed real time: 0:00:02 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Analysis] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: Analysis] Total (MB): Used   39  Alloctr   40  Proc 8718 
Num of eco nets = 8268
Num of open eco nets = 6
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Init] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: Init] Total (MB): Used   40  Alloctr   41  Proc 8718 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   45  Alloctr   46  Proc 8718 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   50  Proc 8718 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 8268
Number of nets to route  = 6
Number of nets with min-layer-mode soft = 3
Number of nets with min-layer-mode soft-cost-low = 3
Number of nets with max-layer-mode hard = 1061
6 nets are partially connected,
 of which 6 are detail routed and 0 are global routed.
8262 nets are fully connected,
 of which 8262 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 6, Total Half Perimeter Wire Length (HPWL) 323 microns
HPWL   0 ~   50 microns: Net Count        5     Total HPWL           76 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          247 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   55  Proc 8718 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.30     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   57  Alloctr   58  Proc 8718 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   57  Alloctr   58  Proc 8718 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   57  Alloctr   58  Proc 8718 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  233  Alloctr  234  Proc 8718 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  233  Alloctr  234  Proc 8718 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1197 Max = 5 GRCs =  1166 (3.11%)
Initial. H routing: Overflow =  1126 Max = 3 (GRCs =  3) GRCs =  1094 (5.83%)
Initial. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
Initial. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
Initial. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
Initial. M3         Overflow =   986 Max = 3 (GRCs =  3) GRCs =   871 (4.64%)
Initial. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
Initial. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
Initial. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
Initial. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
Initial. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
Initial. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
Initial. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
Initial. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
Initial. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
Initial. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
Initial. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
Initial. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
Initial. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
Initial. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
Initial. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
Initial. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.48
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.48
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 3
Initial. Via VIA12SQ_C count = 2
Initial. Via VIA23SQ_C count = 1
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 11:04:57 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  233  Alloctr  234  Proc 8718 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1197 Max = 5 GRCs =  1166 (3.11%)
phase1. H routing: Overflow =  1126 Max = 3 (GRCs =  3) GRCs =  1094 (5.83%)
phase1. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
phase1. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
phase1. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
phase1. M3         Overflow =   986 Max = 3 (GRCs =  3) GRCs =   871 (4.64%)
phase1. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
phase1. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
phase1. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
phase1. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
phase1. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
phase1. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
phase1. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
phase1. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
phase1. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
phase1. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
phase1. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
phase1. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
phase1. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
phase1. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
phase1. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
phase1. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.48
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.48
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 3
phase1. Via VIA12SQ_C count = 2
phase1. Via VIA23SQ_C count = 1
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  184  Alloctr  185  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  233  Alloctr  234  Proc 8718 

Congestion utilization per direction:
Average vertical track utilization   = 31.26 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 39.10 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  182  Alloctr  182  Proc    0 
[End of Global Routing] Total (MB): Used  230  Alloctr  231  Proc 8718 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   77  Alloctr   78  Proc 8718 
[ECO: GR] Elapsed real time: 0:00:01 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: GR] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: GR] Total (MB): Used   77  Alloctr   78  Proc 8718 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: TA init] Total (MB): Used   46  Alloctr   46  Proc 8718 

Start initial assignment
Routed partition 1/1        

Number of wires with overlap after iteration 0 = 7 of 15


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   46  Alloctr   46  Proc 8718 

Reroute to fix overlaps (iter = 1)
Routed partition 1/1        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   46  Alloctr   46  Proc 8718 

Number of wires with overlap after iteration 1 = 5 of 7


Wire length and via report:
---------------------------
Number of M1 wires: 5             : 0
Number of M2 wires: 1            VIA12SQ_C: 2
Number of M3 wires: 1            VIA23SQ_C: 1
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 7                 vias: 3

Total M1 wire length: 0.6
Total M2 wire length: 0.5
Total M3 wire length: 0.2
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1.2

Longest M1 wire length: 0.1
Longest M2 wire length: 0.5
Longest M3 wire length: 0.2
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   40  Alloctr   42  Proc 8718 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: CDR] Stage (MB): Used   37  Alloctr   38  Proc    0 
[ECO: CDR] Total (MB): Used   40  Alloctr   42  Proc 8718 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/16 Partitions, Violations =   0
Checked 2/16 Partitions, Violations =   23
Checked 3/16 Partitions, Violations =   23
Checked 4/16 Partitions, Violations =   25
Checked 5/16 Partitions, Violations =   25
Checked 6/16 Partitions, Violations =   25
Checked 7/16 Partitions, Violations =   27
Checked 8/16 Partitions, Violations =   27
Checked 9/16 Partitions, Violations =   27
Checked 10/16 Partitions, Violations =  27
Checked 11/16 Partitions, Violations =  27
Checked 12/16 Partitions, Violations =  27
Checked 13/16 Partitions, Violations =  27
Checked 14/16 Partitions, Violations =  28
Checked 15/16 Partitions, Violations =  28
Checked 16/16 Partitions, Violations =  28

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28

[DRC CHECK] Elapsed real time: 0:00:14 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  108  Alloctr  110  Proc 8718 

Total Wire Length =                    252148 micron
Total Number of Contacts =             80168
Total Number of Wires =                80260
Total Number of PtConns =              11165
Total Number of Routed Wires =       80260
Total Routed Wire Length =           250897 micron
Total Number of Routed Contacts =       80168
        Layer                 M1 :       4666 micron
        Layer                 M2 :      79567 micron
        Layer                 M3 :      70218 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33547
        Via            VIA12SQ_C :      30533
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80168 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33789   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33789   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80168 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
    Layer VIA2       =  0.00% (0      / 33789   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80168 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33789   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33789   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Total number of nets = 8268, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 196 candidate regions.
Start DR iteration 0: non-uniform partition
Routed  1/5 Partitions, Violations =    27
Routed  2/5 Partitions, Violations =    26
Routed  3/5 Partitions, Violations =    24
Routed  4/5 Partitions, Violations =    1
Routed  5/5 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:14 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[Iter 0] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 0] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 0 with 5 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = funct7[6]
Net 2 = rs2_addr[4]
Net 3 = csr_addr_reg[4]
Net 4 = PC/N22
Net 5 = PC/n151
Net 6 = IRF/n3547
Net 7 = ZBUF_316_6
Net 8 = IRF/HFSNET_23
Net 9 = CSRF/n12
Net 10 = CSRF/mcycle[60]
Net 11 = CSRF/mcycle[5]
Net 12 = CSRF/mtime[6]
Net 13 = CSRF/minstret[15]
Net 14 = CSRF/minstret[12]
Net 15 = CSRF/minstret[6]
Net 16 = CSRF/MTVEC_REG/n93
Net 17 = CSRF/MC/N801
Net 18 = CSRF/MC/n171
Net 19 = CSRF/MC/n182
Net 20 = CSRF/MC/n1255
Total number of changed nets = 20 (out of 8268)

[DR: Done] Elapsed real time: 0:00:14 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   41  Alloctr   42  Proc 8718 
[ECO: DR] Elapsed real time: 0:00:18 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:18
[ECO: DR] Stage (MB): Used   38  Alloctr   38  Proc    0 
[ECO: DR] Total (MB): Used   41  Alloctr   42  Proc 8718 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    252146 micron
Total Number of Contacts =             80168
Total Number of Wires =                80263
Total Number of PtConns =              11164
Total Number of Routed Wires =       80263
Total Routed Wire Length =           250895 micron
Total Number of Routed Contacts =       80168
        Layer                 M1 :       4668 micron
        Layer                 M2 :      79565 micron
        Layer                 M3 :      70216 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33547
        Via            VIA12SQ_C :      30533
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80168 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33789   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33789   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80168 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
    Layer VIA2       =  0.00% (0      / 33789   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80168 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33789   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33789   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Total number of nets = 8268
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    252146 micron
Total Number of Contacts =             80168
Total Number of Wires =                80263
Total Number of PtConns =              11164
Total Number of Routed Wires =       80263
Total Routed Wire Length =           250895 micron
Total Number of Routed Contacts =       80168
        Layer                 M1 :       4668 micron
        Layer                 M2 :      79565 micron
        Layer                 M3 :      70216 micron
        Layer                 M4 :      36590 micron
        Layer                 M5 :      35918 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4191
        Via            VIA34SQ_C :       7798
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33547
        Via            VIA12SQ_C :      30533
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80168 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33789   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33789   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80168 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
    Layer VIA2       =  0.00% (0      / 33789   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80168 vias)
 
    Layer VIA1       =  0.03% (10     / 32169   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32159   vias)
    Layer VIA2       =  0.00% (0      / 33789   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33789   vias)
    Layer VIA3       =  0.00% (0      / 7830    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7830    vias)
    Layer VIA4       =  0.00% (0      / 4192    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4192    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 20 nets
[ECO: End] Elapsed real time: 0:00:19 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:18
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 8718 

Route-opt ECO routing complete            CPU:  2256 s (  0.63 hr )  ELAPSE:  5542 s (  1.54 hr )  MEM-PEAK:  1766 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937205874  50.885176409339  8.637379464079  0.781921240852
7.442083411238  3.181156049079  6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787532247  06.486538011221  9.116594962115  6.373106709427
0.014844388138  4.045006444037  5.020605316976  6.345884229962  1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151837147  20.038033092720  5.138596762333  8.351080868118
3.725190997333  4.436408244586  7.609731622717  3.894385364966  9.819999761759  1.487347087763  2.106393266767  9.078063326983  1.314288630187  8.805817528323  29.574172591226  2.703357860566  4.504639402403
9.281736316139  8.525440544100  2.100661101274  7.185896554570  7.466530635624  8.788088207826  8.572536784759  1.334182635409  0.279263772609  8.236528940626  33.004504663816  7.668275594380  7.402931105136
5.679662150275  7.061856261198  1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234194724  77.753146536848  4.397978082227  1.549712286014
9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451768271  89.979524373433  7.188183532078  7.083425217852
7.726838946772  6.376521169969  5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252547515947  4.176900649322  2.093711617031  23.102095315196  6.629932860814  8.334935093832
9.243502162169  1.831796121424  2.252773111567  8.210408235191  4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354675634  70.052927612347  7.511100133511  2.200733376031
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8268 nets, 0 global routed, 8266 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: pns_done 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 8219 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8219, routed nets = 8219, across physical hierarchy nets = 0, parasitics cached nets = 8219, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        6  298517472
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        6  298517472     30846.04       7926
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        6  298517472     30846.04       7926

Route-opt command complete                CPU:  2265 s (  0.63 hr )  ELAPSE:  5552 s (  1.54 hr )  MEM-PEAK:  1766 MB
Route-opt command statistics  CPU=48 sec (0.01 hr) ELAPSED=52 sec (0.01 hr) MEM-PEAK=1.725 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2025-04-25 11:05:22 / Session: 1.54 hr / Command: 0.01 hr / Memory: 1766 MB (FLW-8100)
1
report_constraints -all_violators
****************************************
Report : constraint
        -all_violators
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:05:41 2025
****************************************

   late_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   CSRF/minstret[45]            8.00           8.04          -0.04  (VIOLATED) 
     PIN : CSRF/MC/minstret_out_reg[45]/Q
                                8.00           8.04          -0.04  (VIOLATED) 

   IRF/n2454                   32.00          32.04          -0.04  (VIOLATED) 
     PIN : IRF/U122/Y          32.00          32.04          -0.04  (VIOLATED) 

   IRF/HFSNET_21               32.00          32.03          -0.03  (VIOLATED) 
     PIN : IRF/HFSBUF_443_2080/Y
                               32.00          32.03          -0.03  (VIOLATED) 

   CSRF/minstret[37]            8.00           8.03          -0.03  (VIOLATED) 
     PIN : CSRF/MC/minstret_out_reg[37]/Q
                                8.00           8.03          -0.03  (VIOLATED) 

   PC/ropt_net_87              16.00          16.01          -0.01  (VIOLATED) 
     PIN : PC/ropt_mt_inst_5265/Y
                               16.00          16.01          -0.01  (VIOLATED) 

   CSRF/minstret[52]            8.00           8.01          -0.01  (VIOLATED) 
     PIN : CSRF/MC/minstret_out_reg[52]/Q
                                8.00           8.01          -0.01  (VIOLATED) 

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 6


   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 6
1
icc2_shell> change_selection [get_pins CSRF/MC/minstret_out_reg[45]/Q]
icc2_shell> size_cell {CSRF/MC/minstret_out_reg[45]} -lib_cell saed32_hvt|saed32_hvt_std/DFFX2_HVT
1
icc2_shell> size_cell {CSRF/MC/minstret_out_reg[45]} -lib_cell saed32_hvt|saed32_hvt_std/DFFX2_HVT
Warning: Not relinking cell 'CSRF/MC/minstret_out_reg[45]'. (ECOUI-106)
0
icc2_shell> 
report_constraints -all_violators
****************************************
Report : constraint
        -all_violators
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:07:04 2025
****************************************

   late_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   IRF/n2454                   32.00          32.04          -0.04  (VIOLATED) 
     PIN : IRF/U122/Y          32.00          32.04          -0.04  (VIOLATED) 

   IRF/HFSNET_21               32.00          32.03          -0.03  (VIOLATED) 
     PIN : IRF/HFSBUF_443_2080/Y
                               32.00          32.03          -0.03  (VIOLATED) 

   CSRF/minstret[37]            8.00           8.03          -0.03  (VIOLATED) 
     PIN : CSRF/MC/minstret_out_reg[37]/Q
                                8.00           8.03          -0.03  (VIOLATED) 

   PC/ropt_net_87              16.00          16.01          -0.01  (VIOLATED) 
     PIN : PC/ropt_mt_inst_5265/Y
                               16.00          16.01          -0.01  (VIOLATED) 

   CSRF/minstret[52]            8.00           8.01          -0.01  (VIOLATED) 
     PIN : CSRF/MC/minstret_out_reg[52]/Q
                                8.00           8.01          -0.01  (VIOLATED) 

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 5


   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 5
1
icc2_shell> change_selection [get_pins IRF/U122/Y]
icc2_shell> size_cell IRF/U122 -lib_cell saed32_hvt|saed32_hvt_std/INVX8_HVT
1
icc2_shell> size_cell IRF/U122 -lib_cell saed32_hvt|saed32_hvt_std/INVX8_HVT
Warning: Not relinking cell 'IRF/U122'. (ECOUI-106)
0
icc2_shell> 
report_constraints -all_violators
****************************************
Report : constraint
        -all_violators
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:08:10 2025
****************************************

   late_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   IRF/HFSNET_21               32.00          32.03          -0.03  (VIOLATED) 
     PIN : IRF/HFSBUF_443_2080/Y
                               32.00          32.03          -0.03  (VIOLATED) 

   CSRF/minstret[37]            8.00           8.03          -0.03  (VIOLATED) 
     PIN : CSRF/MC/minstret_out_reg[37]/Q
                                8.00           8.03          -0.03  (VIOLATED) 

   PC/ropt_net_87              16.00          16.01          -0.01  (VIOLATED) 
     PIN : PC/ropt_mt_inst_5265/Y
                               16.00          16.01          -0.01  (VIOLATED) 

   CSRF/minstret[52]            8.00           8.01          -0.01  (VIOLATED) 
     PIN : CSRF/MC/minstret_out_reg[52]/Q
                                8.00           8.01          -0.01  (VIOLATED) 

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 4


   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 4
1
icc2_shell> change_selection [get_pins IRF/HFSBUF_443_2080/Y]
icc2_shell> size_cell IRF/HFSBUF_443_2080 -lib_cell saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
1
icc2_shell> size_cell IRF/HFSBUF_443_2080 -lib_cell saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
Warning: Not relinking cell 'IRF/HFSBUF_443_2080'. (ECOUI-106)
0
icc2_shell> change_selection [get_pins CSRF/MC/minstret_out_reg[37]/Q]
icc2_shell> size_cell {CSRF/MC/minstret_out_reg[37]} -lib_cell saed32_hvt|saed32_hvt_std/DFFX2_HVT
1
icc2_shell> 
report_constraints -all_violators
****************************************
Report : constraint
        -all_violators
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:09:57 2025
****************************************

   late_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   PC/ropt_net_87              16.00          16.01          -0.01  (VIOLATED) 
     PIN : PC/ropt_mt_inst_5265/Y
                               16.00          16.01          -0.01  (VIOLATED) 

   CSRF/minstret[52]            8.00           8.01          -0.01  (VIOLATED) 
     PIN : CSRF/MC/minstret_out_reg[52]/Q
                                8.00           8.01          -0.01  (VIOLATED) 

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 2


   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 2
1
icc2_shell> change_selection [get_pins CSRF/MC/minstret_out_reg[52]/Q]
icc2_shell> size_cell {CSRF/MC/minstret_out_reg[52]} -lib_cell saed32_rvt|saed32_rvt_std/DFFX2_RVT
1
icc2_shell> change_selection [get_pins PC/ropt_mt_inst_5265/Y]
icc2_shell> size_cell PC/ropt_mt_inst_5265 -lib_cell saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
1
icc2_shell> 
report_constraints -all_violators
****************************************
Report : constraint
        -all_violators
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:10:58 2025
****************************************

   late_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   PC/ropt_net_87              16.00          16.01          -0.01  (VIOLATED) 
     PIN : PC/ropt_mt_inst_5265/Y
                               16.00          16.01          -0.01  (VIOLATED) 

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 1


   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 1
1
icc2_shell> change_selection [get_pins PC/ropt_mt_inst_5265/Y]
icc2_shell> size_cell PC/ropt_mt_inst_5265 -lib_cell saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
1
icc2_shell> size_cell PC/ropt_mt_inst_5265 -lib_cell saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
Warning: Not relinking cell 'PC/ropt_mt_inst_5265'. (ECOUI-106)
0
icc2_shell> 
report_constraints -all_violators
****************************************
Report : constraint
        -all_violators
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:11:36 2025
****************************************

   late_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   PC/ropt_net_87              16.00          16.01          -0.01  (VIOLATED) 
     PIN : PC/ropt_mt_inst_5265/Y
                               16.00          16.01          -0.01  (VIOLATED) 

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 1


   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 1
1
report_constraints -all_violators
****************************************
Report : constraint
        -all_violators
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:11:38 2025
****************************************

   late_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   PC/ropt_net_87              16.00          16.01          -0.01  (VIOLATED) 
     PIN : PC/ropt_mt_inst_5265/Y
                               16.00          16.01          -0.01  (VIOLATED) 

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 1


   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 1
1
icc2_shell> change_selection [add_buffer [get_pins -design [current_block] {PC/ropt_mt_inst_5265/Y}] -lib_cell saed32_hvt|saed32_hvt_std/NBUFFX32_HVT]
Cell is added at (159.9600 86.0680).
icc2_shell> change_selection [add_buffer [get_pins -design [current_block] {PC/ropt_mt_inst_5265/Y}] -lib_cell saed32_hvt|saed32_hvt_std/NBUFFX32_HVT]
Cell is added at (159.9600 86.0680).
icc2_shell> 
report_constraints -all_violators
****************************************
Report : constraint
        -all_violators
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:11:59 2025
****************************************

   late_timing
   -----------

Information: The RC mode used is DR for design 'msrv32_top'. (NEX-022)
Extracting design: pns_done 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 8219 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Design Average RC for design pns_done  (NEX-011)
Information: r = 1.063427 ohm/um, via_r = 0.465063 ohm/cut, c = 0.075336 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384996 ohm/um, via_r = 0.578090 ohm/cut, c = 0.088464 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 0


   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 0
1
route_eco
Information: The command 'route_eco' cleared the undo history. (UNDO-016)
Information: Serialized np data
INFO: timer data saved to /tmp/pns_done_3615656_571232928.timdat
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:02 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: DbIn With Extraction] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   39  Alloctr   40  Proc 8718 
[ECO: Analysis] Elapsed real time: 0:00:02 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: Analysis] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: Analysis] Total (MB): Used   39  Alloctr   40  Proc 8718 
Num of eco nets = 8270
Num of open eco nets = 6
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: Init] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: Init] Total (MB): Used   40  Alloctr   41  Proc 8718 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   45  Alloctr   46  Proc 8718 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   50  Proc 8718 
Net statistics:
Total number of nets     = 8270
Number of nets to route  = 6
Number of nets with min-layer-mode soft = 3
Number of nets with min-layer-mode soft-cost-low = 3
Number of nets with max-layer-mode hard = 1061
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
8264 nets are fully connected,
 of which 8264 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 6, Total Half Perimeter Wire Length (HPWL) 230 microns
HPWL   0 ~   50 microns: Net Count        3     Total HPWL           51 microns
HPWL  50 ~  100 microns: Net Count        3     Total HPWL          179 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   55  Proc 8718 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.29     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   57  Alloctr   58  Proc 8718 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   57  Alloctr   58  Proc 8718 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   57  Alloctr   58  Proc 8718 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  233  Alloctr  234  Proc 8718 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  233  Alloctr  234  Proc 8718 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1198 Max = 5 GRCs =  1162 (3.10%)
Initial. H routing: Overflow =  1127 Max = 3 (GRCs =  3) GRCs =  1090 (5.81%)
Initial. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
Initial. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
Initial. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
Initial. M3         Overflow =   987 Max = 3 (GRCs =  3) GRCs =   867 (4.62%)
Initial. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
Initial. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
Initial. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
Initial. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
Initial. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
Initial. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
Initial. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
Initial. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
Initial. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
Initial. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
Initial. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
Initial. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
Initial. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
Initial. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
Initial. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
Initial. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 15.55
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 2.45
Initial. Layer M3 wire length = 13.10
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 10
Initial. Via VIA12SQ_C count = 6
Initial. Via VIA23SQ_C count = 4
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 11:12:19 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  233  Alloctr  234  Proc 8718 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1197 Max = 5 GRCs =  1161 (3.09%)
phase1. H routing: Overflow =  1126 Max = 3 (GRCs =  3) GRCs =  1089 (5.80%)
phase1. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
phase1. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
phase1. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
phase1. M3         Overflow =   986 Max = 3 (GRCs =  3) GRCs =   866 (4.61%)
phase1. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
phase1. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
phase1. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
phase1. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
phase1. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
phase1. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
phase1. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
phase1. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
phase1. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
phase1. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
phase1. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
phase1. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
phase1. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
phase1. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
phase1. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
phase1. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 15.55
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1.08
phase1. Layer M3 wire length = 6.34
phase1. Layer M4 wire length = 1.37
phase1. Layer M5 wire length = 6.76
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 14
phase1. Via VIA12SQ_C count = 6
phase1. Via VIA23SQ_C count = 4
phase1. Via VIA34SQ_C count = 2
phase1. Via VIA45SQ_C count = 2
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri Apr 25 11:12:20 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  233  Alloctr  234  Proc 8718 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1197 Max = 5 GRCs =  1161 (3.09%)
phase2. H routing: Overflow =  1126 Max = 3 (GRCs =  3) GRCs =  1089 (5.80%)
phase2. V routing: Overflow =    71 Max = 5 (GRCs =  2) GRCs =    72 (0.38%)
phase2. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
phase2. M2         Overflow =    42 Max = 5 (GRCs =  2) GRCs =    28 (0.15%)
phase2. M3         Overflow =   986 Max = 3 (GRCs =  3) GRCs =   866 (4.61%)
phase2. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
phase2. M5         Overflow =   114 Max = 2 (GRCs =  3) GRCs =   116 (0.62%)
phase2. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
phase2. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
phase2. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
phase2. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
phase2. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
phase2. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
phase2. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
phase2. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
phase2. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
phase2. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
phase2. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
phase2. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
phase2. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
phase2. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
phase2. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 15.55
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 1.08
phase2. Layer M3 wire length = 6.34
phase2. Layer M4 wire length = 1.37
phase2. Layer M5 wire length = 6.76
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 14
phase2. Via VIA12SQ_C count = 6
phase2. Via VIA23SQ_C count = 4
phase2. Via VIA34SQ_C count = 2
phase2. Via VIA45SQ_C count = 2
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:01 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  184  Alloctr  185  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  233  Alloctr  234  Proc 8718 

Congestion utilization per direction:
Average vertical track utilization   = 31.26 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 39.11 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:01 total=0:00:02
[End of Global Routing] Stage (MB): Used  182  Alloctr  182  Proc    0 
[End of Global Routing] Total (MB): Used  230  Alloctr  231  Proc 8718 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   77  Alloctr   78  Proc 8718 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:01 usr=0:00:01 total=0:00:03
[ECO: GR] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: GR] Total (MB): Used   77  Alloctr   78  Proc 8718 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: TA init] Total (MB): Used   46  Alloctr   46  Proc 8718 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 11 of 23


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   46  Alloctr   47  Proc 8718 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   46  Alloctr   47  Proc 8718 

Number of wires with overlap after iteration 1 = 8 of 20


Wire length and via report:
---------------------------
Number of M1 wires: 3             : 0
Number of M2 wires: 9            VIA12SQ_C: 10
Number of M3 wires: 5            VIA23SQ_C: 8
Number of M4 wires: 2            VIA34SQ_C: 2
Number of M5 wires: 1            VIA45SQ_C: 2
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 20                vias: 22

Total M1 wire length: 0.3
Total M2 wire length: 5.3
Total M3 wire length: 9.2
Total M4 wire length: 1.8
Total M5 wire length: 7.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 23.6

Longest M1 wire length: 0.2
Longest M2 wire length: 1.1
Longest M3 wire length: 5.8
Longest M4 wire length: 0.9
Longest M5 wire length: 7.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   40  Alloctr   42  Proc 8718 
[ECO: CDR] Elapsed real time: 0:00:05 
[ECO: CDR] Elapsed cpu  time: sys=0:00:02 usr=0:00:04 total=0:00:06
[ECO: CDR] Stage (MB): Used   37  Alloctr   38  Proc    0 
[ECO: CDR] Total (MB): Used   40  Alloctr   42  Proc 8718 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/16 Partitions, Violations =   123
Checked 2/16 Partitions, Violations =   123
Checked 3/16 Partitions, Violations =   123
Checked 4/16 Partitions, Violations =   125
Checked 5/16 Partitions, Violations =   125
Checked 6/16 Partitions, Violations =   125
Checked 7/16 Partitions, Violations =   130
Checked 8/16 Partitions, Violations =   136
Checked 9/16 Partitions, Violations =   140
Checked 10/16 Partitions, Violations =  140
Checked 11/16 Partitions, Violations =  140
Checked 12/16 Partitions, Violations =  140
Checked 13/16 Partitions, Violations =  140
Checked 14/16 Partitions, Violations =  141
Checked 15/16 Partitions, Violations =  141
Checked 16/16 Partitions, Violations =  141

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      141

[DRC CHECK] Elapsed real time: 0:00:13 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  108  Alloctr  110  Proc 8718 

Total Wire Length =                    252166 micron
Total Number of Contacts =             80182
Total Number of Wires =                80274
Total Number of PtConns =              11163
Total Number of Routed Wires =       80274
Total Routed Wire Length =           250915 micron
Total Number of Routed Contacts =       80182
        Layer                 M1 :       4668 micron
        Layer                 M2 :      79569 micron
        Layer                 M3 :      70224 micron
        Layer                 M4 :      36592 micron
        Layer                 M5 :      35925 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4193
        Via            VIA34SQ_C :       7800
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        242
        Via       VIA23SQ_C(rot) :      33552
        Via            VIA12SQ_C :      30538
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          3
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80182 vias)
 
    Layer VIA1       =  0.03% (10     / 32174   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32164   vias)
    Layer VIA2       =  0.00% (0      / 33794   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33794   vias)
    Layer VIA3       =  0.00% (0      / 7832    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7832    vias)
    Layer VIA4       =  0.00% (0      / 4194    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4194    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80182 vias)
 
    Layer VIA1       =  0.03% (10     / 32174   vias)
    Layer VIA2       =  0.00% (0      / 33794   vias)
    Layer VIA3       =  0.00% (0      / 7832    vias)
    Layer VIA4       =  0.00% (0      / 4194    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80182 vias)
 
    Layer VIA1       =  0.03% (10     / 32174   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32164   vias)
    Layer VIA2       =  0.00% (0      / 33794   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33794   vias)
    Layer VIA3       =  0.00% (0      / 7832    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7832    vias)
    Layer VIA4       =  0.00% (0      / 4194    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4194    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Total number of nets = 8270, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 196 candidate regions.
Start DR iteration 0: non-uniform partition
Routed  1/8 Partitions, Violations =    140
Routed  2/8 Partitions, Violations =    146
Routed  3/8 Partitions, Violations =    145
Routed  4/8 Partitions, Violations =    105
Routed  5/8 Partitions, Violations =    101
Routed  6/8 Partitions, Violations =    95
Routed  7/8 Partitions, Violations =    93
Routed  8/8 Partitions, Violations =    92

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      92
        Diff net spacing : 35
        Same net spacing : 5
        Short : 52

[Iter 0] Elapsed real time: 0:00:15 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 0] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 0] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 0 with 8 parts

Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    85
Routed  2/2 Partitions, Violations =    87

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      87
        Diff net spacing : 28
        Same net spacing : 4
        Short : 55

[Iter 1] Elapsed real time: 0:00:16 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 1] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 1] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 1 with 2 parts

Start DR iteration 2: non-uniform partition
Routed  1/2 Partitions, Violations =    87
Routed  2/2 Partitions, Violations =    83

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      83
        Diff net spacing : 35
        Same net spacing : 7
        Short : 41

[Iter 2] Elapsed real time: 0:00:17 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 2] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 2] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 2 with 2 parts

Start DR iteration 3: non-uniform partition
Routed  1/2 Partitions, Violations =    83
Routed  2/2 Partitions, Violations =    78

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      78
        Diff net spacing : 22
        Same net spacing : 2
        Short : 54

[Iter 3] Elapsed real time: 0:00:19 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:18
[Iter 3] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 3] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 3 with 2 parts

Start DR iteration 4: non-uniform partition
Routed  1/2 Partitions, Violations =    78
Routed  2/2 Partitions, Violations =    71

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      71
        Diff net spacing : 25
        Less than minimum width : 1
        Same net spacing : 2
        Short : 43

[Iter 4] Elapsed real time: 0:00:21 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:20
[Iter 4] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 4] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 4 with 2 parts

Start DR iteration 5: non-uniform partition
Routed  1/2 Partitions, Violations =    71
Routed  2/2 Partitions, Violations =    75

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      75
        Diff net spacing : 21
        Same net spacing : 5
        Short : 49

[Iter 5] Elapsed real time: 0:00:23 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[Iter 5] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 5] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 5 with 2 parts

Start DR iteration 6: non-uniform partition
Routed  1/2 Partitions, Violations =    86
Routed  2/2 Partitions, Violations =    88

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      88
        Diff net spacing : 29
        Short : 59

[Iter 6] Elapsed real time: 0:00:26 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[Iter 6] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 6] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 6 with 2 parts

Start DR iteration 7: non-uniform partition
Routed  1/2 Partitions, Violations =    99
Routed  2/2 Partitions, Violations =    88

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      88
        Diff net spacing : 35
        Same net spacing : 4
        Short : 49

[Iter 7] Elapsed real time: 0:00:29 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:27
[Iter 7] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 7] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 7 with 2 parts

Start DR iteration 8: non-uniform partition
Routed  1/2 Partitions, Violations =    94
Routed  2/2 Partitions, Violations =    84

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      84
        Diff net spacing : 25
        Same net spacing : 1
        Short : 58

[Iter 8] Elapsed real time: 0:00:31 
[Iter 8] Elapsed cpu  time: sys=0:00:01 usr=0:00:29 total=0:00:30
[Iter 8] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 8] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 8 with 2 parts

Start DR iteration 9: non-uniform partition
Routed  1/2 Partitions, Violations =    78
Routed  2/2 Partitions, Violations =    63

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      63
        Diff net spacing : 20
        Same net spacing : 2
        Short : 41

[Iter 9] Elapsed real time: 0:00:34 
[Iter 9] Elapsed cpu  time: sys=0:00:01 usr=0:00:32 total=0:00:33
[Iter 9] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 9] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 9 with 2 parts

Start DR iteration 10: non-uniform partition
Routed  1/2 Partitions, Violations =    65
Routed  2/2 Partitions, Violations =    73

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      73
        Diff net spacing : 17
        Short : 56

[Iter 10] Elapsed real time: 0:00:37 
[Iter 10] Elapsed cpu  time: sys=0:00:01 usr=0:00:35 total=0:00:36
[Iter 10] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 10] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 10 with 2 parts

Start DR iteration 11: non-uniform partition
Routed  1/2 Partitions, Violations =    71
Routed  2/2 Partitions, Violations =    69

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      69
        Diff net spacing : 22
        Short : 47

[Iter 11] Elapsed real time: 0:00:40 
[Iter 11] Elapsed cpu  time: sys=0:00:01 usr=0:00:38 total=0:00:39
[Iter 11] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 11] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 11 with 2 parts

Start DR iteration 12: non-uniform partition
Routed  1/2 Partitions, Violations =    76
Routed  2/2 Partitions, Violations =    76

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      76
        Diff net spacing : 17
        Same net spacing : 3
        Short : 56

[Iter 12] Elapsed real time: 0:00:44 
[Iter 12] Elapsed cpu  time: sys=0:00:01 usr=0:00:42 total=0:00:43
[Iter 12] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 12] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 12 with 2 parts

Start DR iteration 13: non-uniform partition
Routed  1/2 Partitions, Violations =    76
Routed  2/2 Partitions, Violations =    59

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      59
        Diff net spacing : 17
        Short : 42

[Iter 13] Elapsed real time: 0:00:47 
[Iter 13] Elapsed cpu  time: sys=0:00:01 usr=0:00:45 total=0:00:46
[Iter 13] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 13] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 13 with 2 parts

Start DR iteration 14: non-uniform partition
Routed  1/2 Partitions, Violations =    66
Routed  2/2 Partitions, Violations =    66

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      66
        Diff net spacing : 28
        Short : 38

[Iter 14] Elapsed real time: 0:00:53 
[Iter 14] Elapsed cpu  time: sys=0:00:01 usr=0:00:49 total=0:00:50
[Iter 14] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 14] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 14 with 2 parts

Start DR iteration 15: non-uniform partition
Routed  1/2 Partitions, Violations =    76
Routed  2/2 Partitions, Violations =    76

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      76
        Diff net spacing : 21
        Short : 55

[Iter 15] Elapsed real time: 0:00:56 
[Iter 15] Elapsed cpu  time: sys=0:00:01 usr=0:00:52 total=0:00:53
[Iter 15] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 15] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 15 with 2 parts

Start DR iteration 16: non-uniform partition
Routed  1/2 Partitions, Violations =    76
Routed  2/2 Partitions, Violations =    91

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      91
        Diff net spacing : 36
        Less than minimum width : 1
        Same net spacing : 5
        Short : 49

[Iter 16] Elapsed real time: 0:01:01 
[Iter 16] Elapsed cpu  time: sys=0:00:01 usr=0:00:56 total=0:00:58
[Iter 16] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 16] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 16 with 2 parts

Start DR iteration 17: non-uniform partition
Routed  1/2 Partitions, Violations =    92
Routed  2/2 Partitions, Violations =    70

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      70
        Diff net spacing : 29
        Same net spacing : 2
        Short : 39

[Iter 17] Elapsed real time: 0:01:05 
[Iter 17] Elapsed cpu  time: sys=0:00:02 usr=0:01:01 total=0:01:03
[Iter 17] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 17] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 17 with 2 parts

Start DR iteration 18: non-uniform partition
Routed  1/2 Partitions, Violations =    74
Routed  2/2 Partitions, Violations =    80

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      80
        Diff net spacing : 27
        Less than minimum width : 1
        Same net spacing : 6
        Short : 46

[Iter 18] Elapsed real time: 0:01:12 
[Iter 18] Elapsed cpu  time: sys=0:00:02 usr=0:01:07 total=0:01:09
[Iter 18] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 18] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 18 with 2 parts

Stop DR since not converging


Nets that have been changed:
Net 1 = trap_address[10]
Net 2 = trap_address[9]
Net 3 = trap_address[8]
Net 4 = pc[30]
Net 5 = pc_plus_4[30]
Net 6 = pc_mux[26]
Net 7 = pc_mux[25]
Net 8 = IRF/HFSNET_21
Net 9 = csr_data[8]
Net 10 = PC/eco_net
Net 11 = PC/n4
Net 12 = PC/n16
Net 13 = PC/n17
Net 14 = PC/n25
Net 15 = PC/n71
Net 16 = PC/n114
Net 17 = PC/n115
Net 18 = PC/n128
Net 19 = PC/n129
Net 20 = PC/ZBUF_218_12
Net 21 = IRF/reg_file[19][8]
Net 22 = IRF/reg_file[10][8]
Net 23 = IRF/n992
Net 24 = IRF/n1005
Net 25 = IRF/n1011
Net 26 = IRF/n1020
Net 27 = IRF/n1029
Net 28 = IRF/n1030
Net 29 = IRF/n1048
Net 30 = IRF/n1049
Net 31 = IRF/n1050
Net 32 = IRF/n1051
Net 33 = IRF/n1052
Net 34 = IRF/n1282
Net 35 = IRF/n2454
Net 36 = IRF/n2504
Net 37 = IRF/n3547
Net 38 = IRF/HFSNET_92
Net 39 = PC/eco_net_0
Net 40 = IRF/HFSNET_23
Net 41 = IRF/HFSNET_68
Net 42 = CSRF/n12
Net 43 = CSRF/mcycle[60]
Net 44 = CSRF/mcycle[5]
Net 45 = CSRF/minstret[52]
Net 46 = CSRF/minstret[45]
Net 47 = CSRF/minstret[37]
Net 48 = CSRF/minstret[15]
Net 49 = CSRF/minstret[12]
Net 50 = CSRF/minstret[6]
Net 51 = IRF/HFSNET_26
Net 52 = WBMUX/HFSNET_5
Net 53 = CSRF/MTVEC_REG/n93
Net 54 = CSRF/MM_REG/n28
Net 55 = ropt_2
Net 56 = PC/ropt_net_87
Net 57 = CSRF/MC/n171
Net 58 = CSRF/MC/n182
Net 59 = CSRF/MC/n1255
Total number of changed nets = 59 (out of 8270)

[DR: Done] Elapsed real time: 0:01:12 
[DR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:01:07 total=0:01:09
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   41  Alloctr   42  Proc 8718 
[ECO: DR] Elapsed real time: 0:01:17 
[ECO: DR] Elapsed cpu  time: sys=0:00:04 usr=0:01:12 total=0:01:16
[ECO: DR] Stage (MB): Used   38  Alloctr   38  Proc    0 
[ECO: DR] Total (MB): Used   41  Alloctr   42  Proc 8718 

ECO Route finished with 0 open nets, of which 0 are frozen
Information: Merged away 41 aligned/redundant DRCs. (ZRT-305)

ECO Route finished with 39 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      39
        Diff net spacing : 9
        Less than minimum width : 1
        Same net spacing : 4
        Short : 25



Total Wire Length =                    252144 micron
Total Number of Contacts =             80155
Total Number of Wires =                80282
Total Number of PtConns =              11159
Total Number of Routed Wires =       80282
Total Routed Wire Length =           250894 micron
Total Number of Routed Contacts =       80155
        Layer                 M1 :       4670 micron
        Layer                 M2 :      79578 micron
        Layer                 M3 :      70221 micron
        Layer                 M4 :      36571 micron
        Layer                 M5 :      35916 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4187
        Via            VIA34SQ_C :       7794
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        243
        Via       VIA23SQ_C(rot) :      33535
        Via            VIA12SQ_C :      30539
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via      VIA12BAR_C(rot) :          1
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          2
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80155 vias)
 
    Layer VIA1       =  0.03% (10     / 32175   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32165   vias)
    Layer VIA2       =  0.00% (0      / 33778   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33778   vias)
    Layer VIA3       =  0.00% (0      / 7826    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7826    vias)
    Layer VIA4       =  0.00% (0      / 4188    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4188    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80155 vias)
 
    Layer VIA1       =  0.03% (10     / 32175   vias)
    Layer VIA2       =  0.00% (0      / 33778   vias)
    Layer VIA3       =  0.00% (0      / 7826    vias)
    Layer VIA4       =  0.00% (0      / 4188    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80155 vias)
 
    Layer VIA1       =  0.03% (10     / 32175   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32165   vias)
    Layer VIA2       =  0.00% (0      / 33778   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33778   vias)
    Layer VIA3       =  0.00% (0      / 7826    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7826    vias)
    Layer VIA4       =  0.00% (0      / 4188    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4188    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Total number of nets = 8270
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 39
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    252144 micron
Total Number of Contacts =             80155
Total Number of Wires =                80282
Total Number of PtConns =              11159
Total Number of Routed Wires =       80282
Total Routed Wire Length =           250894 micron
Total Number of Routed Contacts =       80155
        Layer                 M1 :       4670 micron
        Layer                 M2 :      79578 micron
        Layer                 M3 :      70221 micron
        Layer                 M4 :      36571 micron
        Layer                 M5 :      35916 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4187
        Via            VIA34SQ_C :       7794
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        243
        Via       VIA23SQ_C(rot) :      33535
        Via            VIA12SQ_C :      30539
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via      VIA12BAR_C(rot) :          1
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          2
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80155 vias)
 
    Layer VIA1       =  0.03% (10     / 32175   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32165   vias)
    Layer VIA2       =  0.00% (0      / 33778   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33778   vias)
    Layer VIA3       =  0.00% (0      / 7826    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7826    vias)
    Layer VIA4       =  0.00% (0      / 4188    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4188    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80155 vias)
 
    Layer VIA1       =  0.03% (10     / 32175   vias)
    Layer VIA2       =  0.00% (0      / 33778   vias)
    Layer VIA3       =  0.00% (0      / 7826    vias)
    Layer VIA4       =  0.00% (0      / 4188    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80155 vias)
 
    Layer VIA1       =  0.03% (10     / 32175   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32165   vias)
    Layer VIA2       =  0.00% (0      / 33778   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33778   vias)
    Layer VIA3       =  0.00% (0      / 7826    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7826    vias)
    Layer VIA4       =  0.00% (0      / 4188    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4188    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 59 nets
[ECO: End] Elapsed real time: 0:01:17 
[ECO: End] Elapsed cpu  time: sys=0:00:04 usr=0:01:12 total=0:01:16
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 8718 
check_lvsInformation: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
Detected more than 20 short violations. Skip checking short violations
[Check Short] Stage 3   Elapsed =    0:00:02, CPU =    0:00:02
[Check Short] End       Elapsed =    0:00:02, CPU =    0:00:02
[Check Net] Init        Elapsed =    0:00:02, CPU =    0:00:02
[Check Net] 10%         Elapsed =    0:00:03, CPU =    0:00:03
[Check Net] 20%         Elapsed =    0:00:03, CPU =    0:00:03
[Check Net] 30%         Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] 40%         Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] 50%         Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] 60%         Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] 70%         Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] 80%         Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] 90%         Elapsed =    0:00:04, CPU =    0:00:04
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:05, CPU =    0:00:04
[Check Net] 100%        Elapsed =    0:00:05, CPU =    0:00:04
Information: Detected short violation. Cell1: PC/U76. Net2: PC/n17. BBox: (159.3270 85.1510)(159.3770 85.2010). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/U77. Cell2: PC/eco_cell. BBox: (160.4160 86.2100)(161.3280 86.4780). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/U77. Cell2: PC/eco_cell. BBox: (161.1510 86.2100)(161.2010 86.2700). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/U77. Cell2: PC/eco_cell_0. BBox: (160.6950 86.3460)(160.7450 86.4780). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/U77. Cell2: PC/eco_cell. BBox: (160.6950 86.3460)(160.7450 86.4780). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/ropt_mt_inst_5265. Net2: PC/n71. BBox: (160.3150 85.3030)(160.3450 85.3530). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/eco_cell_0. Net2: VSS. BBox: (160.3910 86.2100)(165.9130 86.2700). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/eco_cell_0. Net2: VSS. BBox: (161.1510 86.2100)(166.0650 86.2700). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/eco_cell. Net2: VSS. BBox: (160.3910 86.2100)(165.9130 86.2700). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/eco_cell. Net2: VSS. BBox: (161.1510 86.2100)(166.0650 86.2700). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/U184. Cell2: PC/ropt_mt_inst_5265. BBox: (158.7190 85.6820)(158.7690 86.0410). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/U184. Cell2: PC/ropt_mt_inst_5265. BBox: (158.7190 84.6960)(158.7690 85.4240). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/U184. Cell2: PC/ropt_mt_inst_5265. BBox: (158.4550 85.4250)(158.4950 85.5980). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/U184. Cell2: PC/ropt_mt_inst_5265. BBox: (158.3340 85.5910)(158.4050 85.5980). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/U184. Cell2: PC/ropt_mt_inst_5265. BBox: (158.1110 85.2730)(158.2370 85.5980). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/U76. Cell2: PC/ropt_mt_inst_5265. BBox: (159.3270 84.6680)(159.3770 85.3120). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/U76. Cell2: PC/ropt_mt_inst_5265. BBox: (159.6310 85.6930)(159.6810 85.7030). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/U76. Cell2: PC/ropt_mt_inst_5265. BBox: (159.3670 85.4250)(159.4170 85.5600). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/ropt_mt_inst_5265. Net2: pc_mux[25]. BBox: (158.7680 84.9980)(158.7700 85.0500). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: PC/ropt_mt_inst_5265. Net2: PC/n17. BBox: (159.3670 85.1510)(159.4170 85.2010). Layer: M1. (RT-586)

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 8270.
Total number of short violations is 20.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:05, CPU =    0:00:04
1
report_timingInformation: Deserialized np data
INFO: timer data loaded from /tmp/pns_done_3615656_571232928.timdat
Information: The RC mode used is DR for design 'msrv32_top'. (NEX-022)
Extracting design: pns_done 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 8221 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:14:22 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: REG1/pc_out_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REG2/pc_plus_4_reg_out_reg[31] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  REG1/pc_out_reg[2]/CLK (DFFX2_HVT)               0.00      0.14 r
  REG1/pc_out_reg[2]/Q (DFFX2_HVT)                 2.64      2.78 f
  PC/U13/Y (NAND4X0_RVT)                           0.36      3.14 r
  PC/U14/Y (INVX0_LVT)                             0.02      3.16 f
  PC/U15/Y (NAND2X0_RVT)                           0.17      3.33 r
  PC/U16/Y (INVX0_LVT)                             0.02      3.35 f
  PC/U17/Y (NAND2X0_RVT)                           0.16      3.51 r
  PC/U18/Y (INVX0_LVT)                             0.03      3.54 f
  PC/U19/Y (NAND2X0_RVT)                           0.16      3.70 r
  PC/U20/Y (INVX0_LVT)                             0.04      3.74 f
  PC/U21/Y (NAND2X0_RVT)                           0.16      3.90 r
  PC/U22/Y (INVX0_LVT)                             0.03      3.93 f
  PC/U23/Y (NAND2X0_RVT)                           0.14      4.06 r
  PC/U24/Y (INVX0_LVT)                             0.01      4.08 f
  PC/U25/Y (NAND2X0_RVT)                           0.18      4.26 r
  PC/U26/Y (INVX0_LVT)                             0.02      4.28 f
  PC/U27/Y (NAND2X0_RVT)                           0.17      4.46 r
  PC/U28/Y (INVX0_LVT)                             0.06      4.52 f
  PC/U29/Y (NAND2X0_RVT)                           0.15      4.67 r
  PC/U30/Y (INVX0_LVT)                             0.02      4.69 f
  PC/U31/Y (NAND2X0_RVT)                           0.19      4.88 r
  PC/U32/Y (INVX0_LVT)                             0.03      4.91 f
  PC/U33/Y (NAND2X0_RVT)                           0.18      5.09 r
  PC/U34/Y (INVX0_LVT)                             0.03      5.12 f
  PC/U35/Y (NAND2X0_RVT)                           0.11      5.24 r
  PC/U36/Y (INVX0_LVT)                             0.04      5.28 f
  PC/U37/Y (NAND2X0_RVT)                           0.12      5.40 r
  PC/U38/Y (INVX0_RVT)                             0.08      5.47 f
  PC/U39/Y (NAND2X0_RVT)                           0.12      5.60 r
  PC/U40/Y (INVX0_LVT)                             0.03      5.63 f
  PC/U41/Y (NAND2X0_RVT)                           0.17      5.80 r
  PC/U42/Y (INVX0_RVT)                             0.12      5.91 f
  PC/U43/Y (NAND2X0_RVT)                           0.16      6.08 r
  PC/U44/Y (INVX0_LVT)                             0.02      6.10 f
  PC/U45/Y (NAND2X0_RVT)                           0.16      6.26 r
  PC/U46/Y (INVX0_LVT)                             0.02      6.28 f
  PC/U47/Y (NAND2X0_RVT)                           0.16      6.45 r
  PC/U48/Y (INVX0_LVT)                             0.03      6.48 f
  PC/U49/Y (NAND2X0_RVT)                           0.15      6.63 r
  PC/U50/Y (INVX0_RVT)                             0.11      6.74 f
  PC/U51/Y (NAND2X0_RVT)                           0.17      6.92 r
  PC/U52/Y (INVX0_RVT)                             0.13      7.05 f
  PC/U53/Y (NAND2X0_RVT)                           0.18      7.23 r
  PC/U54/Y (INVX0_RVT)                             0.09      7.32 f
  PC/U55/Y (NAND2X0_RVT)                           0.13      7.45 r
  PC/U56/Y (INVX0_RVT)                             0.07      7.52 f
  PC/U57/Y (NAND2X0_RVT)                           0.12      7.64 r
  PC/U58/Y (INVX0_RVT)                             0.08      7.72 f
  PC/U59/Y (NAND2X0_RVT)                           0.13      7.86 r
  PC/U60/Y (INVX0_RVT)                             0.09      7.94 f
  PC/U61/Y (NAND2X0_RVT)                           0.13      8.08 r
  PC/U76/Y (INVX0_RVT)                             0.08      8.16 f
  PC/U77/Y (NAND2X0_RVT)                           0.12      8.28 r
  PC/U193/Y (INVX0_HVT)                            0.33      8.61 f
  PC/U194/SO (HADDX1_RVT)                          0.36      8.96 r
  REG2/pc_plus_4_reg_out_reg[31]/D (DFFX1_HVT)     0.00      8.96 r
  data arrival time                                          8.96

  clock clk (rise edge)                           10.00     10.00
  clock network delay (propagated)                 0.13     10.13
  clock reconvergence pessimism                    0.01     10.14
  REG2/pc_plus_4_reg_out_reg[31]/CLK (DFFX1_HVT)   0.00     10.14 r
  library setup time                              -1.18      8.96
  data required time                                         8.96
  ------------------------------------------------------------------------
  data required time                                         8.96
  data arrival time                                         -8.96
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01


1
icc2_shell> set {worst.endpts.default.clk.setup.paths} [::get_timing_paths -report_by design -delay_type max -path_type full_clock_expanded -to [get_selection] -max_paths 999999 -nworst 1 -slack_lesser_than 0 -include_hierarchical_pins -groups {clk} -scenarios {default}]
{{path_to_REG2/pc_plus_4_reg_out_reg[31]/D_slack_-0.00770569}}
icc2_shell> size_cell PC/U13 -lib_cell saed32_lvt|saed32_lvt_std/NAND4X0_LVT
1
icc2_shell> size_cell PC/U13 -lib_cell saed32_lvt|saed32_lvt_std/NAND4X0_LVT
Warning: Not relinking cell 'PC/U13'. (ECOUI-106)
0
icc2_shell> update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-04-25 11:14:50 / Session: 1.70 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
Information: The command 'update_timing' cleared the undo history. (UNDO-016)
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2025-04-25 11:14:51 / Session: 1.70 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
1
icc2_shell> 
report_timing****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:14:55 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: REG2/csr_addr_reg_out_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CSRF/MC/mcycle_out_reg[63] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  REG2/csr_addr_reg_out_reg[0]/CLK (DFFX1_RVT)     0.00      0.14 r
  REG2/csr_addr_reg_out_reg[0]/Q (DFFX1_RVT)       0.32      0.45 r
  CSRF/ropt_mt_inst_5270/Y (NBUFFX4_HVT)           0.17      0.62 r
  CSRF/MC/U4/Y (NOR2X0_LVT)                        0.09      0.72 f
  CSRF/MC/U5/Y (NAND4X0_LVT)                       0.06      0.78 r
  CSRF/MC/U8/Y (OR3X1_LVT)                         0.12      0.90 r
  CSRF/MC/U570/Y (NOR2X2_LVT)                      0.10      1.00 f
  CSRF/MC/U571/Y (NAND2X0_RVT)                     0.10      1.09 r
  CSRF/MC/U444/Y (INVX1_LVT)                       0.04      1.13 f
  CSRF/MC/U582/Y (OA21X1_LVT)                      0.11      1.24 f
  CSRF/MC/U1174/C1 (HADDX1_LVT)                    0.08      1.32 f
  CSRF/MC/U1170/C1 (HADDX2_RVT)                    0.12      1.44 f
  CSRF/MC/U1162/C1 (HADDX2_RVT)                    0.12      1.56 f
  CSRF/MC/U1155/C1 (HADDX2_RVT)                    0.12      1.68 f
  CSRF/MC/U1148/C1 (HADDX1_RVT)                    0.12      1.81 f
  CSRF/MC/U1141/C1 (HADDX2_RVT)                    0.12      1.93 f
  CSRF/MC/U1134/C1 (HADDX2_RVT)                    0.12      2.05 f
  CSRF/MC/U1127/C1 (HADDX2_RVT)                    0.13      2.19 f
  CSRF/MC/U1120/C1 (HADDX2_RVT)                    0.13      2.31 f
  CSRF/MC/U1113/C1 (HADDX1_LVT)                    0.08      2.39 f
  CSRF/MC/U1106/C1 (HADDX2_RVT)                    0.12      2.51 f
  CSRF/MC/U1098/C1 (HADDX2_RVT)                    0.14      2.65 f
  CSRF/MC/U1092/C1 (HADDX2_RVT)                    0.13      2.79 f
  CSRF/MC/U1083/C1 (HADDX2_RVT)                    0.16      2.95 f
  CSRF/MC/U1080/C1 (HADDX2_RVT)                    0.17      3.11 f
  CSRF/MC/U1069/C1 (HADDX1_RVT)                    0.17      3.28 f
  CSRF/MC/U1066/C1 (HADDX1_RVT)                    0.16      3.44 f
  CSRF/MC/U1055/C1 (HADDX2_RVT)                    0.16      3.60 f
  CSRF/MC/U1052/C1 (HADDX1_RVT)                    0.16      3.76 f
  CSRF/MC/U1041/C1 (HADDX2_RVT)                    0.17      3.93 f
  CSRF/MC/U1038/C1 (HADDX2_RVT)                    0.16      4.09 f
  CSRF/MC/U1027/C1 (HADDX2_RVT)                    0.16      4.25 f
  CSRF/MC/U1024/C1 (HADDX1_RVT)                    0.16      4.41 f
  CSRF/MC/U1013/C1 (HADDX2_RVT)                    0.16      4.57 f
  CSRF/MC/U1010/C1 (HADDX1_RVT)                    0.17      4.73 f
  CSRF/MC/U998/C1 (HADDX2_RVT)                     0.17      4.90 f
  CSRF/MC/U995/C1 (HADDX2_RVT)                     0.16      5.07 f
  CSRF/MC/U983/C1 (HADDX2_RVT)                     0.17      5.24 f
  CSRF/MC/U980/C1 (HADDX2_RVT)                     0.17      5.41 f
  CSRF/MC/U969/C1 (HADDX2_RVT)                     0.20      5.61 f
  CSRF/MC/U966/C1 (HADDX2_RVT)                     0.20      5.81 f
  CSRF/MC/U1189/C1 (HADDX2_RVT)                    0.18      5.99 f
  CSRF/MC/U942/C1 (HADDX2_RVT)                     0.12      6.11 f
  CSRF/MC/U955/C1 (HADDX2_RVT)                     0.12      6.24 f
  CSRF/MC/U924/C1 (HADDX2_RVT)                     0.12      6.36 f
  CSRF/MC/U934/C1 (HADDX2_RVT)                     0.12      6.48 f
  CSRF/MC/U906/C1 (HADDX1_RVT)                     0.12      6.60 f
  CSRF/MC/U916/C1 (HADDX2_LVT)                     0.08      6.68 f
  CSRF/MC/U888/C1 (HADDX1_RVT)                     0.11      6.80 f
  CSRF/MC/U898/C1 (HADDX2_RVT)                     0.13      6.92 f
  CSRF/MC/U869/C1 (HADDX2_RVT)                     0.13      7.05 f
  CSRF/MC/U880/C1 (HADDX1_RVT)                     0.12      7.17 f
  CSRF/MC/U851/C1 (HADDX2_RVT)                     0.12      7.30 f
  CSRF/MC/U861/C1 (HADDX2_RVT)                     0.12      7.42 f
  CSRF/MC/U833/C1 (HADDX1_RVT)                     0.12      7.55 f
  CSRF/MC/U843/C1 (HADDX1_RVT)                     0.12      7.67 f
  CSRF/MC/U816/C1 (HADDX2_RVT)                     0.12      7.79 f
  CSRF/MC/U825/C1 (HADDX2_RVT)                     0.12      7.91 f
  CSRF/MC/U797/C1 (HADDX2_RVT)                     0.12      8.04 f
  CSRF/MC/U808/C1 (HADDX1_RVT)                     0.12      8.16 f
  CSRF/MC/U780/C1 (HADDX1_RVT)                     0.12      8.28 f
  CSRF/MC/U789/C1 (HADDX2_RVT)                     0.12      8.40 f
  CSRF/MC/U763/C1 (HADDX2_RVT)                     0.12      8.53 f
  CSRF/MC/U772/C1 (HADDX1_RVT)                     0.12      8.65 f
  CSRF/MC/U746/C1 (HADDX2_RVT)                     0.12      8.77 f
  CSRF/MC/U755/C1 (HADDX2_RVT)                     0.13      8.90 f
  CSRF/MC/U727/C1 (HADDX1_RVT)                     0.12      9.02 f
  CSRF/MC/U736/C1 (HADDX2_RVT)                     0.12      9.15 f
  CSRF/MC/U691/C1 (HADDX2_RVT)                     0.13      9.27 f
  CSRF/MC/U702/C1 (HADDX2_RVT)                     0.12      9.40 f
  CSRF/MC/U709/C1 (HADDX1_RVT)                     0.12      9.52 f
  CSRF/MC/U719/C1 (HADDX1_RVT)                     0.13      9.65 f
  CSRF/MC/U721/Y (XOR2X1_LVT)                      0.13      9.78 r
  CSRF/MC/U722/Y (AOI22X1_RVT)                     0.15      9.93 f
  CSRF/MC/U725/Y (NAND3X0_RVT)                     0.07     10.00 r
  CSRF/MC/mcycle_out_reg[63]/D (DFFX1_RVT)         0.00     10.00 r
  data arrival time                                         10.00

  clock clk (rise edge)                           10.00     10.00
  clock network delay (propagated)                 0.11     10.11
  clock reconvergence pessimism                    0.01     10.12
  CSRF/MC/mcycle_out_reg[63]/CLK (DFFX1_RVT)       0.00     10.12 r
  library setup time                              -0.12     10.00
  data required time                                        10.00
  ------------------------------------------------------------------------
  data required time                                        10.00
  data arrival time                                        -10.00
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
report_timing -delay_type min
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:14:59 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: REG1/pc_out_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REG2/pc_reg_out_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  REG1/pc_out_reg[17]/CLK (DFFX1_RVT)              0.00      0.12 r
  REG1/pc_out_reg[17]/Q (DFFX1_RVT)                0.34      0.46 f
  REG2/pc_reg_out_reg[17]/D (DFFX1_HVT)            0.00      0.46 f
  data arrival time                                          0.46

  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  clock reconvergence pessimism                   -0.01      0.14
  REG2/pc_reg_out_reg[17]/CLK (DFFX1_HVT)          0.00      0.14 r
  library hold time                                0.19      0.33
  data required time                                         0.33
  ------------------------------------------------------------------------
  data required time                                         0.33
  data arrival time                                         -0.46
  ------------------------------------------------------------------------
  slack (MET)                                                0.13


1
check_pg_connectivity
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 7926
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 119
Number of VDD Vias: 2548
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 130
Number of VSS Vias: 2840
Number of VSS Terminals: 12
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_drcCommand check_pg_drc started  at Fri Apr 25 11:15:08 2025
Command check_pg_drc finished at Fri Apr 25 11:15:21 2025
CPU usage for check_pg_drc: 12.31 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 12.94 seconds ( 0.00 hours)
Total number of errors found: 403
   53 shorts on CO
   153 shorts on M1
   186 insufficient spacings on CO
   8 insufficient spacings on M1
   3 minimal metal area errors on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_pg_missing_viasCheck net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
report_constraints -all_violators
****************************************
Report : constraint
        -all_violators
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:15:38 2025
****************************************

   late_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 0


   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 0
1
route_auto
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2025-04-25 11:15:46 / Session: 1.72 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: TA init] Total (MB): Used   40  Alloctr   41  Proc 8718 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Dr init] Total (MB): Used   52  Alloctr   53  Proc 8718 
Total number of nets = 8270, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 196 candidate regions.
Start DR iteration 0: uniform partition
Routed  2/196 Partitions, Violations =  0
Routed  3/196 Partitions, Violations =  0
Routed  4/196 Partitions, Violations =  0
Routed  5/196 Partitions, Violations =  0
Routed  6/196 Partitions, Violations =  0
Routed  7/196 Partitions, Violations =  0
Routed  8/196 Partitions, Violations =  0
Routed  9/196 Partitions, Violations =  0
Routed  10/196 Partitions, Violations = 0
Routed  11/196 Partitions, Violations = 0
Routed  12/196 Partitions, Violations = 0
Routed  13/196 Partitions, Violations = 0
Routed  14/196 Partitions, Violations = 0
Routed  15/196 Partitions, Violations = 0
Routed  16/196 Partitions, Violations = 0
Routed  17/196 Partitions, Violations = 0
Routed  18/196 Partitions, Violations = 0
Routed  19/196 Partitions, Violations = 0
Routed  20/196 Partitions, Violations = 0
Routed  21/196 Partitions, Violations = 0
Routed  22/196 Partitions, Violations = 0
Routed  23/196 Partitions, Violations = 0
Routed  24/196 Partitions, Violations = 0
Routed  25/196 Partitions, Violations = 0
Routed  26/196 Partitions, Violations = 0
Routed  27/196 Partitions, Violations = 0
Routed  28/196 Partitions, Violations = 0
Routed  29/196 Partitions, Violations = 0
Routed  30/196 Partitions, Violations = 0
Routed  31/196 Partitions, Violations = 0
Routed  32/196 Partitions, Violations = 0
Routed  33/196 Partitions, Violations = 0
Routed  34/196 Partitions, Violations = 0
Routed  35/196 Partitions, Violations = 0
Routed  36/196 Partitions, Violations = 0
Routed  37/196 Partitions, Violations = 0
Routed  38/196 Partitions, Violations = 0
Routed  39/196 Partitions, Violations = 0
Routed  40/196 Partitions, Violations = 0
Routed  41/196 Partitions, Violations = 0
Routed  42/196 Partitions, Violations = 0
Routed  43/196 Partitions, Violations = 0
Routed  44/196 Partitions, Violations = 0
Routed  45/196 Partitions, Violations = 0
Routed  46/196 Partitions, Violations = 0
Routed  47/196 Partitions, Violations = 0
Routed  48/196 Partitions, Violations = 0
Routed  49/196 Partitions, Violations = 0
Routed  50/196 Partitions, Violations = 0
Routed  51/196 Partitions, Violations = 0
Routed  52/196 Partitions, Violations = 0
Routed  53/196 Partitions, Violations = 0
Routed  54/196 Partitions, Violations = 0
Routed  55/196 Partitions, Violations = 0
Routed  56/196 Partitions, Violations = 0
Routed  57/196 Partitions, Violations = 0
Routed  58/196 Partitions, Violations = 0
Routed  59/196 Partitions, Violations = 0
Routed  60/196 Partitions, Violations = 0
Routed  61/196 Partitions, Violations = 0
Routed  62/196 Partitions, Violations = 0
Routed  63/196 Partitions, Violations = 0
Routed  64/196 Partitions, Violations = 81
Routed  65/196 Partitions, Violations = 81
Routed  66/196 Partitions, Violations = 81
Routed  67/196 Partitions, Violations = 81
Routed  68/196 Partitions, Violations = 81
Routed  69/196 Partitions, Violations = 81
Routed  70/196 Partitions, Violations = 81
Routed  71/196 Partitions, Violations = 81
Routed  72/196 Partitions, Violations = 81
Routed  73/196 Partitions, Violations = 81
Routed  74/196 Partitions, Violations = 81
Routed  75/196 Partitions, Violations = 81
Routed  76/196 Partitions, Violations = 81
Routed  77/196 Partitions, Violations = 81
Routed  78/196 Partitions, Violations = 81
Routed  79/196 Partitions, Violations = 81
Routed  80/196 Partitions, Violations = 81
Routed  81/196 Partitions, Violations = 81
Routed  82/196 Partitions, Violations = 81
Routed  83/196 Partitions, Violations = 81
Routed  84/196 Partitions, Violations = 81
Routed  85/196 Partitions, Violations = 81
Routed  86/196 Partitions, Violations = 81
Routed  87/196 Partitions, Violations = 81
Routed  88/196 Partitions, Violations = 81
Routed  89/196 Partitions, Violations = 81
Routed  90/196 Partitions, Violations = 81
Routed  91/196 Partitions, Violations = 81
Routed  92/196 Partitions, Violations = 81
Routed  93/196 Partitions, Violations = 81
Routed  94/196 Partitions, Violations = 81
Routed  95/196 Partitions, Violations = 81
Routed  96/196 Partitions, Violations = 81
Routed  97/196 Partitions, Violations = 81
Routed  98/196 Partitions, Violations = 81
Routed  99/196 Partitions, Violations = 81
Routed  100/196 Partitions, Violations =        81
Routed  101/196 Partitions, Violations =        81
Routed  102/196 Partitions, Violations =        81
Routed  103/196 Partitions, Violations =        81
Routed  104/196 Partitions, Violations =        81
Routed  105/196 Partitions, Violations =        81
Routed  106/196 Partitions, Violations =        81
Routed  107/196 Partitions, Violations =        81
Routed  108/196 Partitions, Violations =        81
Routed  109/196 Partitions, Violations =        81
Routed  110/196 Partitions, Violations =        81
Routed  111/196 Partitions, Violations =        81
Routed  112/196 Partitions, Violations =        81
Routed  113/196 Partitions, Violations =        81
Routed  114/196 Partitions, Violations =        81
Routed  115/196 Partitions, Violations =        81
Routed  116/196 Partitions, Violations =        81
Routed  117/196 Partitions, Violations =        81
Routed  118/196 Partitions, Violations =        81
Routed  119/196 Partitions, Violations =        81
Routed  120/196 Partitions, Violations =        81
Routed  121/196 Partitions, Violations =        81
Routed  122/196 Partitions, Violations =        81
Routed  123/196 Partitions, Violations =        81
Routed  124/196 Partitions, Violations =        81
Routed  125/196 Partitions, Violations =        81
Routed  126/196 Partitions, Violations =        81
Routed  127/196 Partitions, Violations =        81
Routed  128/196 Partitions, Violations =        81
Routed  129/196 Partitions, Violations =        81
Routed  130/196 Partitions, Violations =        81
Routed  131/196 Partitions, Violations =        81
Routed  132/196 Partitions, Violations =        81
Routed  133/196 Partitions, Violations =        81
Routed  134/196 Partitions, Violations =        81
Routed  135/196 Partitions, Violations =        81
Routed  136/196 Partitions, Violations =        81
Routed  137/196 Partitions, Violations =        81
Routed  138/196 Partitions, Violations =        81
Routed  139/196 Partitions, Violations =        81
Routed  140/196 Partitions, Violations =        81
Routed  141/196 Partitions, Violations =        81
Routed  142/196 Partitions, Violations =        81
Routed  143/196 Partitions, Violations =        81
Routed  144/196 Partitions, Violations =        81
Routed  145/196 Partitions, Violations =        81
Routed  146/196 Partitions, Violations =        81
Routed  147/196 Partitions, Violations =        81
Routed  148/196 Partitions, Violations =        81
Routed  149/196 Partitions, Violations =        81
Routed  150/196 Partitions, Violations =        81
Routed  151/196 Partitions, Violations =        81
Routed  152/196 Partitions, Violations =        81
Routed  153/196 Partitions, Violations =        81
Routed  154/196 Partitions, Violations =        81
Routed  155/196 Partitions, Violations =        81
Routed  156/196 Partitions, Violations =        81
Routed  157/196 Partitions, Violations =        81
Routed  158/196 Partitions, Violations =        81
Routed  159/196 Partitions, Violations =        81
Routed  160/196 Partitions, Violations =        81
Routed  161/196 Partitions, Violations =        81
Routed  162/196 Partitions, Violations =        81
Routed  163/196 Partitions, Violations =        81
Routed  164/196 Partitions, Violations =        81
Routed  165/196 Partitions, Violations =        81
Routed  166/196 Partitions, Violations =        81
Routed  167/196 Partitions, Violations =        81
Routed  168/196 Partitions, Violations =        81
Routed  169/196 Partitions, Violations =        81
Routed  170/196 Partitions, Violations =        81
Routed  171/196 Partitions, Violations =        81
Routed  172/196 Partitions, Violations =        81
Routed  173/196 Partitions, Violations =        81
Routed  174/196 Partitions, Violations =        81
Routed  175/196 Partitions, Violations =        81
Routed  176/196 Partitions, Violations =        81
Routed  177/196 Partitions, Violations =        81
Routed  178/196 Partitions, Violations =        81
Routed  179/196 Partitions, Violations =        81
Routed  180/196 Partitions, Violations =        81
Routed  181/196 Partitions, Violations =        81
Routed  182/196 Partitions, Violations =        81
Routed  183/196 Partitions, Violations =        81
Routed  184/196 Partitions, Violations =        81
Routed  185/196 Partitions, Violations =        81
Routed  186/196 Partitions, Violations =        81
Routed  187/196 Partitions, Violations =        81
Routed  188/196 Partitions, Violations =        81
Routed  189/196 Partitions, Violations =        81
Routed  190/196 Partitions, Violations =        83
Routed  191/196 Partitions, Violations =        83
Routed  192/196 Partitions, Violations =        83
Routed  193/196 Partitions, Violations =        83
Routed  194/196 Partitions, Violations =        83
Routed  195/196 Partitions, Violations =        83
Routed  196/196 Partitions, Violations =        83

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      83
        Diff net spacing : 28
        Same net spacing : 4
        Short : 51

[Iter 0] Elapsed real time: 0:00:24 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:00:22 total=0:00:23
[Iter 0] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 0] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 0 with 196 parts

Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    95
Routed  2/2 Partitions, Violations =    70

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      70
        Diff net spacing : 27
        Same net spacing : 1
        Short : 42

[Iter 1] Elapsed real time: 0:00:25 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:00:23 total=0:00:24
[Iter 1] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 1] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 1 with 2 parts

Start DR iteration 2: non-uniform partition
Routed  1/2 Partitions, Violations =    58
Routed  2/2 Partitions, Violations =    75

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      75
        Diff net spacing : 26
        Same net spacing : 2
        Short : 47

[Iter 2] Elapsed real time: 0:00:26 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:00:24 total=0:00:25
[Iter 2] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 2] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 2 with 2 parts

Start DR iteration 3: non-uniform partition
Routed  1/2 Partitions, Violations =    85
Routed  2/2 Partitions, Violations =    74

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      74
        Diff net spacing : 20
        Same net spacing : 1
        Short : 53

[Iter 3] Elapsed real time: 0:00:28 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:00:26 total=0:00:27
[Iter 3] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 3] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 3 with 2 parts

Start DR iteration 4: non-uniform partition
Routed  1/2 Partitions, Violations =    65
Routed  2/2 Partitions, Violations =    79

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      79
        Diff net spacing : 25
        Less than minimum width : 1
        Same net spacing : 3
        Short : 50

[Iter 4] Elapsed real time: 0:00:30 
[Iter 4] Elapsed cpu  time: sys=0:00:01 usr=0:00:27 total=0:00:28
[Iter 4] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 4] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 4 with 2 parts

Start DR iteration 5: non-uniform partition
Routed  1/2 Partitions, Violations =    78
Routed  2/2 Partitions, Violations =    82

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      82
        Diff net spacing : 18
        Short : 64

[Iter 5] Elapsed real time: 0:00:31 
[Iter 5] Elapsed cpu  time: sys=0:00:01 usr=0:00:29 total=0:00:30
[Iter 5] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 5] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 5 with 2 parts

Start DR iteration 6: non-uniform partition
Routed  1/2 Partitions, Violations =    82
Routed  2/2 Partitions, Violations =    68

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      68
        Diff net spacing : 25
        Same net spacing : 2
        Short : 41

[Iter 6] Elapsed real time: 0:00:34 
[Iter 6] Elapsed cpu  time: sys=0:00:01 usr=0:00:31 total=0:00:32
[Iter 6] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 6] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 6 with 2 parts

Start DR iteration 7: non-uniform partition
Routed  1/2 Partitions, Violations =    80
Routed  2/2 Partitions, Violations =    80

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      80
        Diff net spacing : 27
        Same net spacing : 1
        Short : 52

[Iter 7] Elapsed real time: 0:00:35 
[Iter 7] Elapsed cpu  time: sys=0:00:01 usr=0:00:33 total=0:00:34
[Iter 7] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 7] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 7 with 2 parts

Start DR iteration 8: non-uniform partition
Routed  1/2 Partitions, Violations =    82
Routed  2/2 Partitions, Violations =    82

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      82
        Diff net spacing : 27
        Same net spacing : 2
        Short : 53

[Iter 8] Elapsed real time: 0:00:37 
[Iter 8] Elapsed cpu  time: sys=0:00:01 usr=0:00:34 total=0:00:36
[Iter 8] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 8] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 8 with 2 parts

Start DR iteration 9: non-uniform partition
Routed  1/2 Partitions, Violations =    80
Routed  2/2 Partitions, Violations =    69

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      69
        Diff net spacing : 21
        Short : 48

[Iter 9] Elapsed real time: 0:00:40 
[Iter 9] Elapsed cpu  time: sys=0:00:01 usr=0:00:37 total=0:00:38
[Iter 9] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 9] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 9 with 2 parts

Start DR iteration 10: non-uniform partition
Routed  1/2 Partitions, Violations =    69
Routed  2/2 Partitions, Violations =    77

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      77
        Diff net spacing : 31
        Less than minimum width : 1
        Short : 45

[Iter 10] Elapsed real time: 0:00:42 
[Iter 10] Elapsed cpu  time: sys=0:00:02 usr=0:00:40 total=0:00:42
[Iter 10] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Iter 10] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 10 with 2 parts

Stop DR since not converging

[DR] Elapsed real time: 0:00:42 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:00:40 total=0:00:42
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used   41  Alloctr   42  Proc 8718 
[DR: Done] Elapsed real time: 0:00:42 
[DR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:40 total=0:00:42
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   41  Alloctr   42  Proc 8718 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 38 aligned/redundant DRCs. (ZRT-305)

DR finished with 39 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      39
        Diff net spacing : 10
        Less than minimum width : 1
        Short : 28



Total Wire Length =                    252143 micron
Total Number of Contacts =             80150
Total Number of Wires =                80281
Total Number of PtConns =              11157
Total Number of Routed Wires =       80281
Total Routed Wire Length =           250893 micron
Total Number of Routed Contacts =       80150
        Layer                 M1 :       4672 micron
        Layer                 M2 :      79578 micron
        Layer                 M3 :      70219 micron
        Layer                 M4 :      36569 micron
        Layer                 M5 :      35916 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4187
        Via            VIA34SQ_C :       7793
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        243
        Via       VIA23SQ_C(rot) :      33532
        Via            VIA12SQ_C :      30538
        Via       VIA12SQ_C(rot) :       1538
        Via           VIA12BAR_C :         84
        Via      VIA12BAR_C(rot) :          1
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          2
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80150 vias)
 
    Layer VIA1       =  0.03% (10     / 32174   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32164   vias)
    Layer VIA2       =  0.00% (0      / 33775   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33775   vias)
    Layer VIA3       =  0.00% (0      / 7825    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7825    vias)
    Layer VIA4       =  0.00% (0      / 4188    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4188    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80150 vias)
 
    Layer VIA1       =  0.03% (10     / 32174   vias)
    Layer VIA2       =  0.00% (0      / 33775   vias)
    Layer VIA3       =  0.00% (0      / 7825    vias)
    Layer VIA4       =  0.00% (0      / 4188    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80150 vias)
 
    Layer VIA1       =  0.03% (10     / 32174   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32164   vias)
    Layer VIA2       =  0.00% (0      / 33775   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33775   vias)
    Layer VIA3       =  0.00% (0      / 7825    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7825    vias)
    Layer VIA4       =  0.00% (0      / 4188    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4188    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Total number of nets = 8270
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 39
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2025-04-25 11:16:32 / Session: 1.73 hr / Command: 0.01 hr / Memory: 1766 MB (FLW-8100)
route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-04-25 11:16:32 / Session: 1.73 hr / Command: 0.00 hr / Memory: 1766 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:  2460 s (  0.68 hr )  ELAPSE:  6223 s (  1.73 hr )  MEM-PEAK:  1766 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8270 nets, 0 global routed, 8268 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: pns_done 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 8221 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8221, routed nets = 8221, across physical hierarchy nets = 0, parasitics cached nets = 8221, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:  2470 s (  0.69 hr )  ELAPSE:  6232 s (  1.73 hr )  MEM-PEAK:  1766 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  298916736
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  298916736     30876.79       7928
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  298916736     30876.79       7928
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Route-opt initialization complete         CPU:  2480 s (  0.69 hr )  ELAPSE:  6243 s (  1.73 hr )  MEM-PEAK:  1766 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7392 total shapes.
Layer M2: cached 27 shapes out of 46063 total shapes.
Cached 1967 vias out of 85527 total vias.
Total 0.1991 seconds to build cellmap data
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 46(r) x 46(c) GridCells YDim 5.016 XDim 5.016
Total 0.3213 seconds to load 7926 cell instances into cellmap, 2 cells are off site row
Moveable cells: 7889; Application fixed cells: 37; Macro cells: 0; User fixed cells: 0
8230 out of 8230 data nets are detail routed, 38 out of 38 clock nets are detail routed and total 8268 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 2.0368, cell height 1.6720, cell area 3.4056 for total 7926 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


INFO: New Levelizer turned on
Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.73      1766
Route-opt optimization Phase 2 Iter  2          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.73      1766


Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.73      1766
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.73      1766
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.73      1766
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.73      1766
Route-opt optimization Phase 4 Iter  5          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.73      1766
Route-opt optimization Phase 4 Iter  6          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.73      1766
Route-opt optimization Phase 4 Iter  7          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.73      1766
Route-opt optimization Phase 4 Iter  8          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.73      1766

Route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.74      1766
Route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.74      1766
Route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.74      1766
Route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.74      1766
Route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.74      1766
Route-opt optimization Phase 5 Iter  6          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.74      1766
Route-opt optimization Phase 5 Iter  7          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.74      1766
Route-opt optimization Phase 5 Iter  8          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.74      1766
Route-opt optimization Phase 5 Iter  9          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.74      1766
Route-opt optimization Phase 5 Iter 10          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.74      1766
Route-opt optimization Phase 5 Iter 11          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.74      1766
Route-opt optimization Phase 5 Iter 12          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.74      1766
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 5 Iter 13          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.74      1766
Route-opt optimization Phase 5 Iter 14          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.74      1766


Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.74      1766
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.74      1766

Route-opt optimization complete                 0.00        0.00      0.00         0      30876.79  298916736.00        7928              1.74      1766

Route-opt route preserve complete         CPU:  2486 s (  0.69 hr )  ELAPSE:  6249 s (  1.74 hr )  MEM-PEAK:  1766 MB
INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/pns_done_3615656_571232928.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7392 total shapes.
Layer M2: cached 27 shapes out of 46063 total shapes.
Cached 1967 vias out of 85527 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0821 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 160 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     42450.7         7926        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7926
number of references:               160
number of site rows:                123
number of locations attempted:   191679
number of locations failed:       24697  (12.9%)

Legality of references at locations:
118 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2504      37018      4887 ( 13.2%)      21753      3476 ( 16.0%)  AO22X1_RVT
   899      13385      2018 ( 15.1%)       3416       721 ( 21.1%)  DFFARX1_HVT
   495       8206      1175 ( 14.3%)       1972       431 ( 21.9%)  DFFX1_HVT
   214       3384       484 ( 14.3%)       1796       331 ( 18.4%)  NOR4X1_RVT
   424       6673       448 (  6.7%)       3427       282 (  8.2%)  INVX0_HVT
    94       1669       279 ( 16.7%)       1070       219 ( 20.5%)  AO222X1_RVT
    97       1904       245 ( 12.9%)       1120       199 ( 17.8%)  OR3X1_RVT
   213       3869       283 (  7.3%)       1656       161 (  9.7%)  NBUFFX4_HVT
   115       2223       263 ( 11.8%)       1063       179 ( 16.8%)  OA21X1_RVT
   168       3118       261 (  8.4%)       1598       181 ( 11.3%)  NAND2X0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        10 ( 62.5%)         16        10 ( 62.5%)  NOR3X0_RVT
     5         80        30 ( 37.5%)         64        21 ( 32.8%)  AO222X1_LVT
     2         32        11 ( 34.4%)          0         0 (  0.0%)  OR3X1_LVT
     1         16         6 ( 37.5%)         16         5 ( 31.2%)  NOR4X1_LVT
     1         16         4 ( 25.0%)         16         5 ( 31.2%)  NOR2X2_HVT
     1         16         4 ( 25.0%)         16         5 ( 31.2%)  OAI21X1_LVT
    25        400       114 ( 28.5%)        336        88 ( 26.2%)  AO222X2_RVT
     1         16         4 ( 25.0%)          0         0 (  0.0%)  OR4X1_LVT
     1         16         2 ( 12.5%)          8         4 ( 50.0%)  NAND3X2_RVT
     1         16         5 ( 31.2%)         16         3 ( 18.8%)  NAND2X4_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7889 (105721 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.080 um ( 0.05 row height)
rms weighted cell displacement:   0.080 um ( 0.05 row height)
max cell displacement:            2.432 um ( 1.45 row height)
avg cell displacement:            0.005 um ( 0.00 row height)
avg weighted cell displacement:   0.005 um ( 0.00 row height)
number of cells moved:               40
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: PC/ZBUF_218_inst_4485 (NBUFFX2_HVT)
  Input location: (163.76,86.24)
  Legal location: (166.192,86.24)
  Displacement:   2.432 um ( 1.45 row height)
Cell: PC/U77 (NAND2X0_RVT)
  Input location: (160.416,86.24)
  Legal location: (159.504,87.912)
  Displacement:   1.905 um ( 1.14 row height)
Cell: PC/U193 (INVX0_HVT)
  Input location: (159.656,86.24)
  Legal location: (158.744,87.912)
  Displacement:   1.905 um ( 1.14 row height)
Cell: PC/U79 (AO22X1_RVT)
  Input location: (164.064,82.896)
  Legal location: (163.456,81.224)
  Displacement:   1.779 um ( 1.06 row height)
Cell: REG1/pc_out_reg[29] (DFFX1_RVT)
  Input location: (164.368,84.568)
  Legal location: (163.912,82.896)
  Displacement:   1.733 um ( 1.04 row height)
Cell: PC/U78 (OA21X1_RVT)
  Input location: (161.328,86.24)
  Legal location: (161.632,87.912)
  Displacement:   1.699 um ( 1.02 row height)
Cell: PC/U140 (OR2X2_RVT)
  Input location: (159.96,84.568)
  Legal location: (159.656,82.896)
  Displacement:   1.699 um ( 1.02 row height)
Cell: REG1/U32 (AND2X1_RVT)
  Input location: (159.808,87.912)
  Legal location: (159.504,89.584)
  Displacement:   1.699 um ( 1.02 row height)
Cell: PC/eco_cell_0 (NBUFFX32_HVT)
  Input location: (159.96,86.068)
  Legal location: (160.72,84.568)
  Displacement:   1.682 um ( 1.01 row height)
Cell: PC/U76 (INVX0_RVT)
  Input location: (159.048,84.568)
  Legal location: (159.048,86.24)
  Displacement:   1.672 um ( 1.00 row height)

Legalization succeeded.
Total Legalizer CPU: 4.492
Total Legalizer Wall Time: 3.680
----------------------------------------------------------------

Route-opt legalization complete           CPU:  2490 s (  0.69 hr )  ELAPSE:  6253 s (  1.74 hr )  MEM-PEAK:  1766 MB
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:17:03 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 7924/7926
Ground net VSS                7924/7926
--------------------------------------------------------------------------------
Information: connections of 4 power/ground pin(s) are created or changed.
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:02 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: DbIn With Extraction] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   39  Alloctr   40  Proc 8718 
[ECO: Analysis] Elapsed real time: 0:00:02 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Analysis] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: Analysis] Total (MB): Used   39  Alloctr   40  Proc 8718 
Num of eco nets = 8270
Num of open eco nets = 77
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Init] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: Init] Total (MB): Used   40  Alloctr   41  Proc 8718 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   45  Alloctr   46  Proc 8718 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,228.42um,227.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   50  Proc 8718 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 8270
Number of nets to route  = 77
Number of nets with min-layer-mode soft = 3
Number of nets with min-layer-mode soft-cost-low = 3
Number of nets with max-layer-mode hard = 1061
77 nets are partially connected,
 of which 77 are detail routed and 0 are global routed.
8193 nets are fully connected,
 of which 8193 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 77, Total Half Perimeter Wire Length (HPWL) 3750 microns
HPWL   0 ~   50 microns: Net Count       44     Total HPWL          524 microns
HPWL  50 ~  100 microns: Net Count       20     Total HPWL         1455 microns
HPWL 100 ~  200 microns: Net Count       12     Total HPWL         1549 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          221 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   55  Proc 8718 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Average gCell capacity  3.29     on layer (1)    M1
Average gCell capacity  9.85     on layer (2)    M2
Average gCell capacity  4.99     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.49     on layer (5)    M5
Average gCell capacity  2.52     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.08     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.39  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 187690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   57  Alloctr   58  Proc 8718 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   57  Alloctr   58  Proc 8718 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   57  Alloctr   58  Proc 8718 
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  233  Alloctr  234  Proc 8718 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  233  Alloctr  234  Proc 8718 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1202 Max = 5 GRCs =  1202 (3.20%)
Initial. H routing: Overflow =  1129 Max = 3 (GRCs =  4) GRCs =  1128 (6.01%)
Initial. V routing: Overflow =    73 Max = 5 (GRCs =  2) GRCs =    74 (0.39%)
Initial. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
Initial. M2         Overflow =    44 Max = 5 (GRCs =  2) GRCs =    30 (0.16%)
Initial. M3         Overflow =   990 Max = 3 (GRCs =  4) GRCs =   906 (4.83%)
Initial. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
Initial. M5         Overflow =   113 Max = 2 (GRCs =  3) GRCs =   115 (0.61%)
Initial. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
Initial. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
Initial. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
Initial. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
Initial. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
Initial. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
Initial. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
Initial. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
Initial. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
Initial. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
Initial. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
Initial. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
Initial. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
Initial. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 87.91
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 64.92
Initial. Layer M3 wire length = 22.99
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 87
Initial. Via VIA12SQ_C count = 53
Initial. Via VIA23SQ_C count = 34
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 11:17:07 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  233  Alloctr  234  Proc 8718 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1200 Max = 5 GRCs =  1200 (3.20%)
phase1. H routing: Overflow =  1127 Max = 3 (GRCs =  4) GRCs =  1126 (6.00%)
phase1. V routing: Overflow =    73 Max = 5 (GRCs =  2) GRCs =    74 (0.39%)
phase1. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
phase1. M2         Overflow =    44 Max = 5 (GRCs =  2) GRCs =    30 (0.16%)
phase1. M3         Overflow =   988 Max = 3 (GRCs =  4) GRCs =   904 (4.82%)
phase1. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
phase1. M5         Overflow =   113 Max = 2 (GRCs =  3) GRCs =   115 (0.61%)
phase1. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
phase1. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
phase1. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
phase1. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
phase1. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
phase1. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
phase1. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
phase1. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
phase1. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
phase1. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
phase1. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
phase1. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
phase1. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
phase1. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 89.71
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 65.22
phase1. Layer M3 wire length = 20.73
phase1. Layer M4 wire length = 1.50
phase1. Layer M5 wire length = 2.26
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 90
phase1. Via VIA12SQ_C count = 53
phase1. Via VIA23SQ_C count = 33
phase1. Via VIA34SQ_C count = 2
phase1. Via VIA45SQ_C count = 2
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri Apr 25 11:17:07 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 137 gCells x 137 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  233  Alloctr  234  Proc 8718 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1200 Max = 5 GRCs =  1198 (3.19%)
phase2. H routing: Overflow =  1127 Max = 3 (GRCs =  4) GRCs =  1124 (5.99%)
phase2. V routing: Overflow =    73 Max = 5 (GRCs =  2) GRCs =    74 (0.39%)
phase2. M1         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    13 (0.07%)
phase2. M2         Overflow =    44 Max = 5 (GRCs =  2) GRCs =    30 (0.16%)
phase2. M3         Overflow =   988 Max = 3 (GRCs =  4) GRCs =   902 (4.81%)
phase2. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    26 (0.14%)
phase2. M5         Overflow =   113 Max = 2 (GRCs =  3) GRCs =   115 (0.61%)
phase2. M6         Overflow =     5 Max = 2 (GRCs =  4) GRCs =    10 (0.05%)
phase2. M7         Overflow =     5 Max = 1 (GRCs = 23) GRCs =    23 (0.12%)
phase2. M8         Overflow =     0 Max = 1 (GRCs =  8) GRCs =     8 (0.04%)
phase2. M9         Overflow =     6 Max = 1 (GRCs = 71) GRCs =    71 (0.38%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =    40 Max =  2 GRCs =   155 (5.29%)
phase2. H routing: Overflow =    23 Max =  2 (GRCs =  3) GRCs =   122 (8.33%)
phase2. V routing: Overflow =    17 Max =  2 (GRCs =  8) GRCs =    33 (2.25%)
phase2. M1         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     7 (0.48%)
phase2. M2         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    10 (0.68%)
phase2. M3         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (1.37%)
phase2. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     6 (0.41%)
phase2. M5         Overflow =     2 Max =  2 (GRCs =  2) GRCs =     5 (0.34%)
phase2. M6         Overflow =     4 Max =  2 (GRCs =  4) GRCs =     9 (0.61%)
phase2. M7         Overflow =     1 Max =  1 (GRCs = 19) GRCs =    19 (1.30%)
phase2. M8         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.55%)
phase2. M9         Overflow =     6 Max =  1 (GRCs = 71) GRCs =    71 (4.85%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 98.51
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 72.66
phase2. Layer M3 wire length = 20.81
phase2. Layer M4 wire length = 2.79
phase2. Layer M5 wire length = 2.26
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 91
phase2. Via VIA12SQ_C count = 53
phase2. Via VIA23SQ_C count = 32
phase2. Via VIA34SQ_C count = 4
phase2. Via VIA45SQ_C count = 2
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  184  Alloctr  185  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  233  Alloctr  234  Proc 8718 

Congestion utilization per direction:
Average vertical track utilization   = 31.39 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 39.16 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  182  Alloctr  182  Proc    0 
[End of Global Routing] Total (MB): Used  230  Alloctr  231  Proc 8718 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   77  Alloctr   78  Proc 8718 
[ECO: GR] Elapsed real time: 0:00:01 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: GR] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: GR] Total (MB): Used   77  Alloctr   78  Proc 8718 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: TA init] Total (MB): Used   46  Alloctr   46  Proc 8718 

Start initial assignment
Routed partition 1/2        
Routed partition 2/2        

Number of wires with overlap after iteration 0 = 181 of 368


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   46  Alloctr   47  Proc 8718 

Reroute to fix overlaps (iter = 1)
Routed partition 1/2        
Routed partition 2/2        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   46  Alloctr   47  Proc 8718 

Number of wires with overlap after iteration 1 = 127 of 287


Wire length and via report:
---------------------------
Number of M1 wires: 87            : 0
Number of M2 wires: 128                  VIA12SQ_C: 125
Number of M3 wires: 68           VIA23SQ_C: 120
Number of M4 wires: 3            VIA34SQ_C: 4
Number of M5 wires: 1            VIA45SQ_C: 2
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 287               vias: 251

Total M1 wire length: 25.0
Total M2 wire length: 88.3
Total M3 wire length: 50.8
Total M4 wire length: 9.7
Total M5 wire length: 3.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 176.9

Longest M1 wire length: 1.6
Longest M2 wire length: 6.1
Longest M3 wire length: 4.0
Longest M4 wire length: 8.5
Longest M5 wire length: 3.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   40  Alloctr   42  Proc 8718 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: CDR] Stage (MB): Used   37  Alloctr   38  Proc    0 
[ECO: CDR] Total (MB): Used   40  Alloctr   42  Proc 8718 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/16 Partitions, Violations =   285
Checked 2/16 Partitions, Violations =   285
Checked 3/16 Partitions, Violations =   285
Checked 4/16 Partitions, Violations =   287
Checked 5/16 Partitions, Violations =   287
Checked 6/16 Partitions, Violations =   287
Checked 7/16 Partitions, Violations =   319
Checked 8/16 Partitions, Violations =   319
Checked 9/16 Partitions, Violations =   319
Checked 10/16 Partitions, Violations =  319
Checked 11/16 Partitions, Violations =  319
Checked 12/16 Partitions, Violations =  319
Checked 13/16 Partitions, Violations =  319
Checked 14/16 Partitions, Violations =  320
Checked 15/16 Partitions, Violations =  320
Checked 16/16 Partitions, Violations =  320

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      320

[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  108  Alloctr  110  Proc 8718 

Total Wire Length =                    252215 micron
Total Number of Contacts =             80244
Total Number of Wires =                80404
Total Number of PtConns =              11159
Total Number of Routed Wires =       80404
Total Routed Wire Length =           250963 micron
Total Number of Routed Contacts =       80244
        Layer                 M1 :       4682 micron
        Layer                 M2 :      79599 micron
        Layer                 M3 :      70247 micron
        Layer                 M4 :      36579 micron
        Layer                 M5 :      35919 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4189
        Via            VIA34SQ_C :       7797
        Via       VIA34SQ_C(rot) :         32
        Via            VIA23SQ_C :        243
        Via       VIA23SQ_C(rot) :      33599
        Via            VIA12SQ_C :      30565
        Via       VIA12SQ_C(rot) :       1536
        Via           VIA12BAR_C :         81
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          2
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80244 vias)
 
    Layer VIA1       =  0.03% (10     / 32195   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32185   vias)
    Layer VIA2       =  0.00% (0      / 33842   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33842   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80244 vias)
 
    Layer VIA1       =  0.03% (10     / 32195   vias)
    Layer VIA2       =  0.00% (0      / 33842   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80244 vias)
 
    Layer VIA1       =  0.03% (10     / 32195   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32185   vias)
    Layer VIA2       =  0.00% (0      / 33842   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33842   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Total number of nets = 8270, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 196 candidate regions.
Start DR iteration 0: non-uniform partition
Routed  1/11 Partitions, Violations =   300
Routed  2/11 Partitions, Violations =   162
Routed  3/11 Partitions, Violations =   154
Routed  4/11 Partitions, Violations =   45
Routed  5/11 Partitions, Violations =   44
Routed  6/11 Partitions, Violations =   35
Routed  7/11 Partitions, Violations =   33
Routed  8/11 Partitions, Violations =   32
Routed  9/11 Partitions, Violations =   31
Routed  10/11 Partitions, Violations =  1
Routed  11/11 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:13 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 0] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Iter 0] Total (MB): Used  108  Alloctr  110  Proc 8718 

End DR iteration 0 with 11 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = ms_riscv32_mp_dmaddr_out[30]
Net 2 = epc[30]
Net 3 = epc[29]
Net 4 = epc[12]
Net 5 = epc[11]
Net 6 = epc[9]
Net 7 = epc[8]
Net 8 = trap_address[31]
Net 9 = iaddr[31]
Net 10 = pc[31]
Net 11 = pc[30]
Net 12 = pc[29]
Net 13 = pc[28]
Net 14 = pc[27]
Net 15 = pc_plus_4[31]
Net 16 = pc_plus_4[30]
Net 17 = pc_plus_4[29]
Net 18 = pc_plus_4[12]
Net 19 = pc_mux[31]
Net 20 = pc_mux[29]
Net 21 = pc_mux[27]
Net 22 = pc_mux[26]
Net 23 = pc_mux[25]
Net 24 = IRF/HFSNET_21
Net 25 = csr_data[8]
Net 26 = pc_reg2[30]
Net 27 = pc_reg2[27]
Net 28 = pc_reg2[11]
Net 29 = iadder_out_reg[30]
Net 30 = pc_plus_4_reg[30]
Net 31 = alu_result[8]
Net 32 = PC/eco_net
Net 33 = PC/n4
Net 34 = PC/n7
Net 35 = PC/n8
Net 36 = PC/n11
Net 37 = PC/n16
Net 38 = PC/n17
Net 39 = PC/n19
Net 40 = PC/n26
Net 41 = PC/n35
Net 42 = PC/n36
Net 43 = PC/n70
Net 44 = PC/n71
Net 45 = PC/n91
Net 46 = PC/n114
Net 47 = PC/n115
Net 48 = PC/n128
Net 49 = PC/n129
Net 50 = PC/n134
Net 51 = PC/n135
Net 52 = REG1/N29
Net 53 = REG1/N30
Net 54 = REG1/N31
Net 55 = REG1/N32
Net 56 = REG1/N33
Net 57 = REG1/N34
Net 58 = REG1/n5
Net 59 = PC/ZBUF_218_12
Net 60 = IRF/n1000
Net 61 = IRF/n1008
Net 62 = IRF/n1030
Net 63 = IRF/n1042
Net 64 = IRF/n1048
Net 65 = IRF/n1050
Net 66 = IRF/n3547
Net 67 = PC/eco_net_0
Net 68 = IRF/HFSNET_23
Net 69 = CSRF/n12
Net 70 = CSRF/mcycle[60]
Net 71 = CSRF/mcycle[5]
Net 72 = CSRF/minstret[15]
Net 73 = CSRF/minstret[12]
Net 74 = CSRF/minstret[6]
Net 75 = WBMUX/HFSNET_5
Net 76 = ropt_net_70
Net 77 = ZCTSNET_32
Net 78 = ZCTSNET_33
Net 79 = ZCTSNET_35
Net 80 = CSRF/MTVEC_REG/n93
Net 81 = CSRF/MM_REG/n25
Net 82 = CSRF/MM_REG/n28
Net 83 = CSRF/MM_REG/n99
Net 84 = CSRF/MM_REG/n100
Net 85 = CSRF/MM_REG/ZBUF_875_1
Net 86 = ropt_net_86
Net 87 = ropt_2
Net 88 = PC/ropt_net_87
Net 89 = CSRF/MC/n171
Net 90 = CSRF/MC/n182
Net 91 = CSRF/MC/n1255
Net 92 = WBMUX/n2
Net 93 = WBMUX/n62
Net 94 = ms_riscv32_mp_dmaddr_out[31]
Total number of changed nets = 94 (out of 8270)

[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   41  Alloctr   42  Proc 8718 
[ECO: DR] Elapsed real time: 0:00:17 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[ECO: DR] Stage (MB): Used   38  Alloctr   38  Proc    0 
[ECO: DR] Total (MB): Used   41  Alloctr   42  Proc 8718 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    252201 micron
Total Number of Contacts =             80211
Total Number of Wires =                80390
Total Number of PtConns =              11173
Total Number of Routed Wires =       80390
Total Routed Wire Length =           250948 micron
Total Number of Routed Contacts =       80211
        Layer                 M1 :       4671 micron
        Layer                 M2 :      79600 micron
        Layer                 M3 :      70242 micron
        Layer                 M4 :      36580 micron
        Layer                 M5 :      35919 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4189
        Via            VIA34SQ_C :       7795
        Via       VIA34SQ_C(rot) :         34
        Via            VIA23SQ_C :        243
        Via       VIA23SQ_C(rot) :      33580
        Via            VIA12SQ_C :      30545
        Via       VIA12SQ_C(rot) :       1540
        Via           VIA12BAR_C :         83
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          2
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80211 vias)
 
    Layer VIA1       =  0.03% (10     / 32181   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32171   vias)
    Layer VIA2       =  0.00% (0      / 33823   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33823   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80211 vias)
 
    Layer VIA1       =  0.03% (10     / 32181   vias)
    Layer VIA2       =  0.00% (0      / 33823   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80211 vias)
 
    Layer VIA1       =  0.03% (10     / 32181   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32171   vias)
    Layer VIA2       =  0.00% (0      / 33823   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33823   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Total number of nets = 8270
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    252201 micron
Total Number of Contacts =             80211
Total Number of Wires =                80390
Total Number of PtConns =              11173
Total Number of Routed Wires =       80390
Total Routed Wire Length =           250948 micron
Total Number of Routed Contacts =       80211
        Layer                 M1 :       4671 micron
        Layer                 M2 :      79600 micron
        Layer                 M3 :      70242 micron
        Layer                 M4 :      36580 micron
        Layer                 M5 :      35919 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4189
        Via            VIA34SQ_C :       7795
        Via       VIA34SQ_C(rot) :         34
        Via            VIA23SQ_C :        243
        Via       VIA23SQ_C(rot) :      33580
        Via            VIA12SQ_C :      30545
        Via       VIA12SQ_C(rot) :       1540
        Via           VIA12BAR_C :         83
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          2
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80211 vias)
 
    Layer VIA1       =  0.03% (10     / 32181   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32171   vias)
    Layer VIA2       =  0.00% (0      / 33823   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33823   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80211 vias)
 
    Layer VIA1       =  0.03% (10     / 32181   vias)
    Layer VIA2       =  0.00% (0      / 33823   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80211 vias)
 
    Layer VIA1       =  0.03% (10     / 32181   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32171   vias)
    Layer VIA2       =  0.00% (0      / 33823   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33823   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 188 nets
[ECO: End] Elapsed real time: 0:00:18 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 8718 

Route-opt ECO routing complete            CPU:  2507 s (  0.70 hr )  ELAPSE:  6271 s (  1.74 hr )  MEM-PEAK:  1766 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937105874  50.897445209339  8.637379691022  0.781921240852
7.442083411238  3.181156049079  6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  06.426464411221  9.116597937310  6.373106909427
0.014844388138  4.045006444037  5.020605316976  6.345884229962  1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  20.078969492720  5.138599737538  8.351080068118
3.725190997333  4.436408244586  7.609731622717  3.894385364966  9.819999761759  1.487347087763  2.106393266767  9.078063326983  1.314288630187  8.805817928323  29.514008991226  2.703350835761  4.504639602403
9.281736316139  8.525440544100  2.100661101274  7.185896554570  7.466530635624  8.788088207826  8.572536784759  1.334182635409  0.279263772609  8.236528340626  33.044430063816  7.668278569585  7.402931305136
5.679662150275  7.061856261198  1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  77.793072936848  4.397971057422  1.549712486014
9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  89.919450773433  7.188186507273  7.083425417852
7.726838946772  6.376521169969  5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252547515947  4.176900649322  2.093711017031  23.142921715196  6.629935835019  8.334935293832
9.243502162169  1.831796121424  2.252773111567  8.210408235191  4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  70.092853012347  7.511103108716  2.200733576031
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
Information: Design pns_done has 8270 nets, 0 global routed, 8268 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: pns_done 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 8221 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8221, routed nets = 8221, across physical hierarchy nets = 0, parasitics cached nets = 8221, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  298916736
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  298916736     30876.79       7928
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  298916736     30876.79       7928

Route-opt command complete                CPU:  2516 s (  0.70 hr )  ELAPSE:  6281 s (  1.74 hr )  MEM-PEAK:  1766 MB
Route-opt command statistics  CPU=56 sec (0.02 hr) ELAPSED=58 sec (0.02 hr) MEM-PEAK=1.725 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2025-04-25 11:17:31 / Session: 1.74 hr / Command: 0.02 hr / Memory: 1766 MB (FLW-8100)
1
route_ecoInformation: Serialized np data
INFO: timer data saved to /tmp/pns_done_3615656_571232928.timdat
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:02 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:01 usr=0:00:02 total=0:00:03
[ECO: DbIn With Extraction] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   39  Alloctr   40  Proc 8718 
[ECO: Analysis] Elapsed real time: 0:00:02 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:01 usr=0:00:02 total=0:00:03
[ECO: Analysis] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: Analysis] Total (MB): Used   39  Alloctr   40  Proc 8718 
Num of eco nets = 8270
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:01 usr=0:00:02 total=0:00:03
[ECO: Init] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: Init] Total (MB): Used   40  Alloctr   41  Proc 8718 
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/16 Partitions, Violations =   0
Checked 2/16 Partitions, Violations =   0
Checked 3/16 Partitions, Violations =   0
Checked 4/16 Partitions, Violations =   0
Checked 5/16 Partitions, Violations =   0
Checked 6/16 Partitions, Violations =   0
Checked 7/16 Partitions, Violations =   0
Checked 8/16 Partitions, Violations =   0
Checked 9/16 Partitions, Violations =   0
Checked 10/16 Partitions, Violations =  0
Checked 11/16 Partitions, Violations =  0
Checked 12/16 Partitions, Violations =  0
Checked 13/16 Partitions, Violations =  0
Checked 14/16 Partitions, Violations =  0
Checked 15/16 Partitions, Violations =  0
Checked 16/16 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:13 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  108  Alloctr  110  Proc 8718 

Total Wire Length =                    252201 micron
Total Number of Contacts =             80211
Total Number of Wires =                80390
Total Number of PtConns =              11173
Total Number of Routed Wires =       80390
Total Routed Wire Length =           250948 micron
Total Number of Routed Contacts =       80211
        Layer                 M1 :       4671 micron
        Layer                 M2 :      79600 micron
        Layer                 M3 :      70242 micron
        Layer                 M4 :      36580 micron
        Layer                 M5 :      35919 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4189
        Via            VIA34SQ_C :       7795
        Via       VIA34SQ_C(rot) :         34
        Via            VIA23SQ_C :        243
        Via       VIA23SQ_C(rot) :      33580
        Via            VIA12SQ_C :      30545
        Via       VIA12SQ_C(rot) :       1540
        Via           VIA12BAR_C :         83
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          2
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80211 vias)
 
    Layer VIA1       =  0.03% (10     / 32181   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32171   vias)
    Layer VIA2       =  0.00% (0      / 33823   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33823   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80211 vias)
 
    Layer VIA1       =  0.03% (10     / 32181   vias)
    Layer VIA2       =  0.00% (0      / 33823   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80211 vias)
 
    Layer VIA1       =  0.03% (10     / 32181   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32171   vias)
    Layer VIA2       =  0.00% (0      / 33823   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33823   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Nets that have been changed:
Total number of changed nets = 0 (out of 8270)

[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   41  Alloctr   42  Proc 8718 
[ECO: DR] Elapsed real time: 0:00:16 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:15 total=0:00:16
[ECO: DR] Stage (MB): Used   38  Alloctr   38  Proc    0 
[ECO: DR] Total (MB): Used   41  Alloctr   42  Proc 8718 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    252201 micron
Total Number of Contacts =             80211
Total Number of Wires =                80390
Total Number of PtConns =              11173
Total Number of Routed Wires =       80390
Total Routed Wire Length =           250948 micron
Total Number of Routed Contacts =       80211
        Layer                 M1 :       4671 micron
        Layer                 M2 :      79600 micron
        Layer                 M3 :      70242 micron
        Layer                 M4 :      36580 micron
        Layer                 M5 :      35919 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4189
        Via            VIA34SQ_C :       7795
        Via       VIA34SQ_C(rot) :         34
        Via            VIA23SQ_C :        243
        Via       VIA23SQ_C(rot) :      33580
        Via            VIA12SQ_C :      30545
        Via       VIA12SQ_C(rot) :       1540
        Via           VIA12BAR_C :         83
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          2
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80211 vias)
 
    Layer VIA1       =  0.03% (10     / 32181   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32171   vias)
    Layer VIA2       =  0.00% (0      / 33823   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33823   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80211 vias)
 
    Layer VIA1       =  0.03% (10     / 32181   vias)
    Layer VIA2       =  0.00% (0      / 33823   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80211 vias)
 
    Layer VIA1       =  0.03% (10     / 32181   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32171   vias)
    Layer VIA2       =  0.00% (0      / 33823   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33823   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 

Total number of nets = 8270
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    252201 micron
Total Number of Contacts =             80211
Total Number of Wires =                80390
Total Number of PtConns =              11173
Total Number of Routed Wires =       80390
Total Routed Wire Length =           250948 micron
Total Number of Routed Contacts =       80211
        Layer                 M1 :       4671 micron
        Layer                 M2 :      79600 micron
        Layer                 M3 :      70242 micron
        Layer                 M4 :      36580 micron
        Layer                 M5 :      35919 micron
        Layer                 M6 :      13009 micron
        Layer                 M7 :       9770 micron
        Layer                 M8 :        866 micron
        Layer                 M9 :       1544 micron
        Layer               MRDL :          0 micron
        Via         VIA89_C(rot) :         76
        Via            VIA78SQ_C :         80
        Via           VIA78BAR_C :          3
        Via        VIA78SQ_C_2x1 :         27
        Via       VIA67SQ_C(rot) :        777
        Via            VIA56SQ_C :       1225
        Via            VIA45SQ_C :          1
        Via       VIA45SQ_C(rot) :       4189
        Via            VIA34SQ_C :       7795
        Via       VIA34SQ_C(rot) :         34
        Via            VIA23SQ_C :        243
        Via       VIA23SQ_C(rot) :      33580
        Via            VIA12SQ_C :      30545
        Via       VIA12SQ_C(rot) :       1540
        Via           VIA12BAR_C :         83
        Via             VIA12BAR :          1
        Via        VIA12BAR(rot) :          2
        Via        VIA12SQ_C_2x1 :          9
        Via   VIA12SQ_C(rot)_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (37 / 80211 vias)
 
    Layer VIA1       =  0.03% (10     / 32181   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32171   vias)
    Layer VIA2       =  0.00% (0      / 33823   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33823   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
  Total double via conversion rate    =  0.05% (37 / 80211 vias)
 
    Layer VIA1       =  0.03% (10     / 32181   vias)
    Layer VIA2       =  0.00% (0      / 33823   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (37 / 80211 vias)
 
    Layer VIA1       =  0.03% (10     / 32181   vias)
        Weight 1     =  0.03% (10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (32171   vias)
    Layer VIA2       =  0.00% (0      / 33823   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33823   vias)
    Layer VIA3       =  0.00% (0      / 7829    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7829    vias)
    Layer VIA4       =  0.00% (0      / 4190    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4190    vias)
    Layer VIA5       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer VIA6       =  0.00% (0      / 777     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (777     vias)
    Layer VIA7       = 24.55% (27     / 110     vias)
        Weight 1     = 24.55% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.45% (83      vias)
    Layer VIA8       =  0.00% (0      / 76      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (76      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:16 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:15 total=0:00:16
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 8718 
check_lvsInformation: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:03, CPU =    0:00:03
[Check Short] Stage 3   Elapsed =    0:00:03, CPU =    0:00:03
[Check Short] End       Elapsed =    0:00:03, CPU =    0:00:03
[Check Net] Init        Elapsed =    0:00:03, CPU =    0:00:03
[Check Net] 10%         Elapsed =    0:00:05, CPU =    0:00:04
[Check Net] 20%         Elapsed =    0:00:05, CPU =    0:00:05
[Check Net] 30%         Elapsed =    0:00:05, CPU =    0:00:05
[Check Net] 40%         Elapsed =    0:00:05, CPU =    0:00:05
[Check Net] 50%         Elapsed =    0:00:05, CPU =    0:00:05
[Check Net] 60%         Elapsed =    0:00:05, CPU =    0:00:06
[Check Net] 70%         Elapsed =    0:00:05, CPU =    0:00:06
[Check Net] 80%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] 90%         Elapsed =    0:00:06, CPU =    0:00:06
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:06, CPU =    0:00:07
[Check Net] 100%        Elapsed =    0:00:06, CPU =    0:00:07

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 8270.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:06, CPU =    0:00:07
1
check_pg_drc 
Command check_pg_drc started  at Fri Apr 25 11:18:10 2025
Command check_pg_drc finished at Fri Apr 25 11:18:26 2025
CPU usage for check_pg_drc: 15.24 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 16.19 seconds ( 0.00 hours)
No errors found.
report_timing 
Information: Deserialized np data
INFO: timer data loaded from /tmp/pns_done_3615656_571232928.timdat
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:18:31 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: REG2/csr_addr_reg_out_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CSRF/MC/mcycle_out_reg[63] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  REG2/csr_addr_reg_out_reg[0]/CLK (DFFX1_RVT)     0.00      0.14 r
  REG2/csr_addr_reg_out_reg[0]/Q (DFFX1_RVT)       0.32      0.45 r
  CSRF/ropt_mt_inst_5270/Y (NBUFFX4_HVT)           0.17      0.62 r
  CSRF/MC/U4/Y (NOR2X0_LVT)                        0.09      0.72 f
  CSRF/MC/U5/Y (NAND4X0_LVT)                       0.06      0.78 r
  CSRF/MC/U8/Y (OR3X1_LVT)                         0.12      0.90 r
  CSRF/MC/U570/Y (NOR2X2_LVT)                      0.10      1.00 f
  CSRF/MC/U571/Y (NAND2X0_RVT)                     0.10      1.09 r
  CSRF/MC/U444/Y (INVX1_LVT)                       0.04      1.13 f
  CSRF/MC/U582/Y (OA21X1_LVT)                      0.11      1.24 f
  CSRF/MC/U1174/C1 (HADDX1_LVT)                    0.08      1.32 f
  CSRF/MC/U1170/C1 (HADDX2_RVT)                    0.12      1.44 f
  CSRF/MC/U1162/C1 (HADDX2_RVT)                    0.12      1.56 f
  CSRF/MC/U1155/C1 (HADDX2_RVT)                    0.12      1.68 f
  CSRF/MC/U1148/C1 (HADDX1_RVT)                    0.12      1.81 f
  CSRF/MC/U1141/C1 (HADDX2_RVT)                    0.12      1.93 f
  CSRF/MC/U1134/C1 (HADDX2_RVT)                    0.12      2.05 f
  CSRF/MC/U1127/C1 (HADDX2_RVT)                    0.13      2.19 f
  CSRF/MC/U1120/C1 (HADDX2_RVT)                    0.13      2.31 f
  CSRF/MC/U1113/C1 (HADDX1_LVT)                    0.08      2.39 f
  CSRF/MC/U1106/C1 (HADDX2_RVT)                    0.12      2.51 f
  CSRF/MC/U1098/C1 (HADDX2_RVT)                    0.14      2.65 f
  CSRF/MC/U1092/C1 (HADDX2_RVT)                    0.13      2.79 f
  CSRF/MC/U1083/C1 (HADDX2_RVT)                    0.16      2.95 f
  CSRF/MC/U1080/C1 (HADDX2_RVT)                    0.17      3.11 f
  CSRF/MC/U1069/C1 (HADDX1_RVT)                    0.17      3.28 f
  CSRF/MC/U1066/C1 (HADDX1_RVT)                    0.16      3.44 f
  CSRF/MC/U1055/C1 (HADDX2_RVT)                    0.16      3.60 f
  CSRF/MC/U1052/C1 (HADDX1_RVT)                    0.16      3.76 f
  CSRF/MC/U1041/C1 (HADDX2_RVT)                    0.17      3.93 f
  CSRF/MC/U1038/C1 (HADDX2_RVT)                    0.16      4.09 f
  CSRF/MC/U1027/C1 (HADDX2_RVT)                    0.16      4.25 f
  CSRF/MC/U1024/C1 (HADDX1_RVT)                    0.16      4.41 f
  CSRF/MC/U1013/C1 (HADDX2_RVT)                    0.16      4.57 f
  CSRF/MC/U1010/C1 (HADDX1_RVT)                    0.17      4.73 f
  CSRF/MC/U998/C1 (HADDX2_RVT)                     0.17      4.90 f
  CSRF/MC/U995/C1 (HADDX2_RVT)                     0.16      5.07 f
  CSRF/MC/U983/C1 (HADDX2_RVT)                     0.17      5.24 f
  CSRF/MC/U980/C1 (HADDX2_RVT)                     0.17      5.41 f
  CSRF/MC/U969/C1 (HADDX2_RVT)                     0.20      5.61 f
  CSRF/MC/U966/C1 (HADDX2_RVT)                     0.20      5.81 f
  CSRF/MC/U1189/C1 (HADDX2_RVT)                    0.18      5.99 f
  CSRF/MC/U942/C1 (HADDX2_RVT)                     0.12      6.11 f
  CSRF/MC/U955/C1 (HADDX2_RVT)                     0.12      6.24 f
  CSRF/MC/U924/C1 (HADDX2_RVT)                     0.12      6.36 f
  CSRF/MC/U934/C1 (HADDX2_RVT)                     0.12      6.48 f
  CSRF/MC/U906/C1 (HADDX1_RVT)                     0.12      6.60 f
  CSRF/MC/U916/C1 (HADDX2_LVT)                     0.08      6.68 f
  CSRF/MC/U888/C1 (HADDX1_RVT)                     0.11      6.80 f
  CSRF/MC/U898/C1 (HADDX2_RVT)                     0.13      6.92 f
  CSRF/MC/U869/C1 (HADDX2_RVT)                     0.13      7.05 f
  CSRF/MC/U880/C1 (HADDX1_RVT)                     0.12      7.17 f
  CSRF/MC/U851/C1 (HADDX2_RVT)                     0.12      7.30 f
  CSRF/MC/U861/C1 (HADDX2_RVT)                     0.12      7.42 f
  CSRF/MC/U833/C1 (HADDX1_RVT)                     0.12      7.55 f
  CSRF/MC/U843/C1 (HADDX1_RVT)                     0.12      7.67 f
  CSRF/MC/U816/C1 (HADDX2_RVT)                     0.12      7.79 f
  CSRF/MC/U825/C1 (HADDX2_RVT)                     0.12      7.91 f
  CSRF/MC/U797/C1 (HADDX2_RVT)                     0.12      8.04 f
  CSRF/MC/U808/C1 (HADDX1_RVT)                     0.12      8.16 f
  CSRF/MC/U780/C1 (HADDX1_RVT)                     0.12      8.28 f
  CSRF/MC/U789/C1 (HADDX2_RVT)                     0.12      8.40 f
  CSRF/MC/U763/C1 (HADDX2_RVT)                     0.12      8.53 f
  CSRF/MC/U772/C1 (HADDX1_RVT)                     0.12      8.65 f
  CSRF/MC/U746/C1 (HADDX2_RVT)                     0.12      8.77 f
  CSRF/MC/U755/C1 (HADDX2_RVT)                     0.13      8.90 f
  CSRF/MC/U727/C1 (HADDX1_RVT)                     0.12      9.02 f
  CSRF/MC/U736/C1 (HADDX2_RVT)                     0.12      9.15 f
  CSRF/MC/U691/C1 (HADDX2_RVT)                     0.13      9.27 f
  CSRF/MC/U702/C1 (HADDX2_RVT)                     0.12      9.40 f
  CSRF/MC/U709/C1 (HADDX1_RVT)                     0.12      9.52 f
  CSRF/MC/U719/C1 (HADDX1_RVT)                     0.13      9.65 f
  CSRF/MC/U721/Y (XOR2X1_LVT)                      0.13      9.78 r
  CSRF/MC/U722/Y (AOI22X1_RVT)                     0.15      9.93 f
  CSRF/MC/U725/Y (NAND3X0_RVT)                     0.07     10.00 r
  CSRF/MC/mcycle_out_reg[63]/D (DFFX1_RVT)         0.00     10.00 r
  data arrival time                                         10.00

  clock clk (rise edge)                           10.00     10.00
  clock network delay (propagated)                 0.11     10.11
  clock reconvergence pessimism                    0.01     10.12
  CSRF/MC/mcycle_out_reg[63]/CLK (DFFX1_RVT)       0.00     10.12 r
  library setup time                              -0.12     10.00
  data required time                                        10.00
  ------------------------------------------------------------------------
  data required time                                        10.00
  data arrival time                                        -10.00
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
report_timing -delay_type min
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:18:35 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: REG1/pc_out_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REG2/pc_reg_out_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  REG1/pc_out_reg[17]/CLK (DFFX1_RVT)              0.00      0.12 r
  REG1/pc_out_reg[17]/Q (DFFX1_RVT)                0.34      0.46 f
  REG2/pc_reg_out_reg[17]/D (DFFX1_HVT)            0.00      0.46 f
  data arrival time                                          0.46

  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  clock reconvergence pessimism                   -0.01      0.14
  REG2/pc_reg_out_reg[17]/CLK (DFFX1_HVT)          0.00      0.14 r
  library hold time                                0.19      0.33
  data required time                                         0.33
  ------------------------------------------------------------------------
  data required time                                         0.33
  data arrival time                                         -0.46
  ------------------------------------------------------------------------
  slack (MET)                                                0.13


1
check_pg_connectivity
Information: The command 'check_pg_connectivity' cleared the undo history. (UNDO-016)
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 7926
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 119
Number of VDD Vias: 2548
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 130
Number of VSS Vias: 2840
Number of VSS Terminals: 12
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
report_constraints -all_violators
****************************************
Report : constraint
        -all_violators
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:18:43 2025
****************************************

   late_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 0


   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 0
1
icc2_shell> save_block -as RISCV_final
Information: Saving 'riscv_final_block:pns_done.design' to 'riscv_final_block:RISCV_final.design'. (DES-028)
1
icc2_shell> 
write_script -force -format icc2 -output /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/PNR_final/output/riscv_final_spef
1
write_parasitics -output /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/PNR_final/output/riscv_final_parasitics
Information: Design pns_done has 8270 nets, 0 global routed, 8268 detail routed. (NEX-024)
NEX: extract design msrv32_top
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_final_block:pns_done.design'. (TIM-125)
NEX: write corner ID 0 parasitics to /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/PNR_final/output/riscv_final_parasitics.riscv_final_125.spef 
spefName /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/PNR_final/output/riscv_final_parasitics.riscv_final_125.spef, corner name default 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.NEX: write_parasitics command finished
write_sdf /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/PNR_final/output/riscv_final.sdf
1
write_verilog /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/PNR_final/output/riscv_final.v
1
write_gds /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/PNR_final/output/riscv_final.gds
1
write_sdc -output /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/PNR_final/output/riscv_final.sdc
Information: The command 'write_sdc' cleared the undo history. (UNDO-016)

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
1
