

================================================================
== Synthesis Summary Report of 'kernel_nlp'
================================================================
+ General Information: 
    * Date:           Wed Aug 14 23:00:38 2024
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        kernel_nlp
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu200-fsgd2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+------------+--------------+--------------+-----+
    |                               Modules                               |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |            |            |              |              |     |
    |                               & Loops                               |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|    BRAM    |     DSP    |      FF      |      LUT     | URAM|
    +---------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+------------+--------------+--------------+-----+
    |+ kernel_nlp                                                         |  Timing|  -0.36|    81568|  3.263e+05|         -|    81569|      -|        no|  1684 (38%)|  4507 (65%)|  745600 (31%)|  578714 (48%)|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_14_1_fu_14711                  |  Timing|  -0.00|      197|    788.000|         -|      197|      -|        no|           -|           -|    24997 (1%)|     136 (~0%)|    -|
    |  o VITIS_LOOP_14_1                                                  |       -|   2.92|      195|    780.000|         2|        1|    195|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_23_1_fu_15108                  |  Timing|  -0.00|      207|    828.000|         -|      207|      -|        no|           -|           -|    26277 (1%)|     136 (~0%)|    -|
    |  o VITIS_LOOP_23_1                                                  |       -|   2.92|      205|    820.000|         2|        1|    205|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_15525  |  Timing|  -0.00|    79953|  3.198e+05|         -|    79953|      -|        no|           -|           -|     168 (~0%)|     165 (~0%)|    -|
    |  o VITIS_LOOP_32_1_VITIS_LOOP_33_2                                  |       -|   2.92|    79951|  3.198e+05|         3|        1|  79950|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_43_1_fu_16352                  |  Timing|  -0.00|      207|    828.000|         -|      207|      -|        no|           -|           -|    26277 (1%)|     136 (~0%)|    -|
    |  o VITIS_LOOP_43_1                                                  |       -|   2.92|      205|    820.000|         2|        1|    205|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_52_1_fu_16769                  |  Timing|  -0.00|      198|    792.000|         -|      198|      -|        no|           -|           -|     158 (~0%)|      77 (~0%)|    -|
    |  o VITIS_LOOP_52_1                                                  |       -|   2.92|      196|    784.000|         3|        1|    195|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_84_2_fu_16778                  |       -|   2.10|        4|     16.000|         -|        4|      -|        no|           -|           -|    24965 (1%)|    28126 (2%)|    -|
    |  o VITIS_LOOP_84_2                                                  |       -|   2.92|        2|      8.000|         1|        1|      2|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_99_2_fu_17562                  |       -|   2.10|        4|     16.000|         -|        4|      -|        no|           -|           -|    26245 (1%)|    29566 (2%)|    -|
    |  o VITIS_LOOP_99_2                                                  |       -|   2.92|        2|      8.000|         1|        1|      2|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_116_3_fu_18386                 |       -|   0.02|      444|  1.776e+03|         -|      444|      -|        no|           -|           -|   110399 (4%)|    32735 (2%)|    -|
    |  o VITIS_LOOP_116_3                                                 |       -|   2.92|      442|  1.768e+03|        54|        1|    390|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_140_3_fu_20400                 |  Timing|  -0.36|      798|  3.192e+03|         -|      798|      -|        no|           -|           -|   157656 (6%)|    26416 (2%)|    -|
    |  o VITIS_LOOP_140_3                                                 |       -|   2.92|      796|  3.184e+03|        21|        4|    195|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_61_1_fu_22046                  |  Timing|  -0.00|      211|    844.000|         -|      211|      -|        no|           -|           -|    2286 (~0%)|    28926 (2%)|    -|
    |  o VITIS_LOOP_61_1                                                  |       -|   2.92|      209|    836.000|        16|        1|    195|       yes|           -|           -|             -|             -|    -|
    | + grp_kernel_nlp_Pipeline_VITIS_LOOP_71_1_fu_22443                  |  Timing|  -0.00|      221|    884.000|         -|      221|      -|        no|           -|           -|    2286 (~0%)|    30406 (2%)|    -|
    |  o VITIS_LOOP_71_1                                                  |       -|   2.92|      219|    876.000|        16|        1|    205|       yes|           -|           -|             -|             -|    -|
    +---------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+------------+--------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface      | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_kernel_A | 128 -> 128 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_kernel_p | 128 -> 128 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_kernel_q | 128 -> 128 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_kernel_r | 128 -> 128 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_kernel_s | 128 -> 128 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------+
| Argument | Direction | Datatype           |
+----------+-----------+--------------------+
| vA       | in        | vector<double, 2>* |
| vs       | inout     | vector<double, 2>* |
| vq       | inout     | vector<double, 2>* |
| vp       | in        | vector<double, 2>* |
| vr       | in        | vector<double, 2>* |
+----------+-----------+--------------------+

* SW-to-HW Mapping
+----------+--------------------+-----------+----------+-----------------------+
| Argument | HW Name            | HW Type   | HW Usage | HW Info               |
+----------+--------------------+-----------+----------+-----------------------+
| vA       | m_axi_kernel_A     | interface |          |                       |
| vA       | s_axi_control vA_1 | register  | offset   | offset=0x10, range=32 |
| vA       | s_axi_control vA_2 | register  | offset   | offset=0x14, range=32 |
| vs       | m_axi_kernel_s     | interface |          |                       |
| vs       | s_axi_control vs_1 | register  | offset   | offset=0x1c, range=32 |
| vs       | s_axi_control vs_2 | register  | offset   | offset=0x20, range=32 |
| vq       | m_axi_kernel_q     | interface |          |                       |
| vq       | s_axi_control vq_1 | register  | offset   | offset=0x28, range=32 |
| vq       | s_axi_control vq_2 | register  | offset   | offset=0x2c, range=32 |
| vp       | m_axi_kernel_p     | interface |          |                       |
| vp       | s_axi_control vp_1 | register  | offset   | offset=0x34, range=32 |
| vp       | s_axi_control vp_2 | register  | offset   | offset=0x38, range=32 |
| vr       | m_axi_kernel_r     | interface |          |                       |
| vr       | s_axi_control vr_1 | register  | offset   | offset=0x40, range=32 |
| vr       | s_axi_control vr_2 | register  | offset   | offset=0x44, range=32 |
+----------+--------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Burst Summary
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| HW Interface   | Loop            | Message                                                                                                                                                                                                                     | Location                 |
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| m_axi_kernel_s | VITIS_LOOP_14_1 | Multiple burst reads of length 195 and bit width 128. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | code_generated.cpp:14:19 |
| m_axi_kernel_q | VITIS_LOOP_23_1 | Multiple burst reads of length 205 and bit width 128. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | code_generated.cpp:23:19 |
| m_axi_kernel_A | VITIS_LOOP_32_1 | Multiple burst reads of length 79950 and bit width 128. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | code_generated.cpp:32:19 |
| m_axi_kernel_r | VITIS_LOOP_43_1 | Multiple burst reads of length 205 and bit width 128. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | code_generated.cpp:43:19 |
| m_axi_kernel_p | VITIS_LOOP_52_1 | Multiple burst reads of length 195 and bit width 128. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | code_generated.cpp:52:19 |
| m_axi_kernel_s | VITIS_LOOP_61_1 | Multiple burst writes of length 195 and bit width 128. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.  | code_generated.cpp:61:19 |
| m_axi_kernel_q | VITIS_LOOP_71_1 | Multiple burst writes of length 205 and bit width 128. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.  | code_generated.cpp:71:19 |
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+

* Bursts and Widening Missed
+----------------+----------+-----------------+--------------------------------------------------------------------------------------+--------------------------+
| HW Interface   | Variable | Loop            | Problem                                                                              | Location                 |
+----------------+----------+-----------------+--------------------------------------------------------------------------------------+--------------------------+
| m_axi_kernel_q | vq       | VITIS_LOOP_71_1 | Could not widen since Type i128 size is greater than or equal to alignment 16(bytes) | code_generated.cpp:71:19 |
| m_axi_kernel_s | vs       | VITIS_LOOP_61_1 | Could not widen since Type i128 size is greater than or equal to alignment 16(bytes) | code_generated.cpp:61:19 |
| m_axi_kernel_p | vp       | VITIS_LOOP_52_1 | Could not widen since Type i128 size is greater than or equal to alignment 16(bytes) | code_generated.cpp:52:19 |
| m_axi_kernel_r | vr       | VITIS_LOOP_43_1 | Could not widen since Type i128 size is greater than or equal to alignment 16(bytes) | code_generated.cpp:43:19 |
| m_axi_kernel_A | vA       | VITIS_LOOP_33_2 | Could not widen since Type i128 size is greater than or equal to alignment 16(bytes) | code_generated.cpp:33:26 |
| m_axi_kernel_q | vq       | VITIS_LOOP_23_1 | Could not widen since Type i128 size is greater than or equal to alignment 16(bytes) | code_generated.cpp:23:19 |
| m_axi_kernel_s | vs       | VITIS_LOOP_14_1 | Could not widen since Type i128 size is greater than or equal to alignment 16(bytes) | code_generated.cpp:14:19 |
+----------------+----------+-----------------+--------------------------------------------------------------------------------------+--------------------------+


