#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fd602222b0 .scope module, "tb_mips_qpu_top" "tb_mips_qpu_top" 2 3;
 .timescale -9 -12;
v000001fd60284620_0 .var/real "alpha_real", 0 0;
v000001fd60285480_0 .var/real "beta_real", 0 0;
v000001fd60285de0_0 .var "clk", 0 0;
v000001fd60284440_0 .net "instr", 31 0, L_000001fd6020de70;  1 drivers
v000001fd60285e80_0 .net "pc", 31 0, v000001fd6021a430_0;  1 drivers
v000001fd602848a0_0 .net "q_alpha", 31 0, v000001fd602833d0_0;  1 drivers
v000001fd60285520_0 .net "q_beta", 31 0, v000001fd60282610_0;  1 drivers
v000001fd602844e0_0 .net "q_busy", 0 0, L_000001fd602e1f60;  1 drivers
v000001fd60284d00_0 .net "q_status", 1 0, v000001fd60283a10_0;  1 drivers
v000001fd60284800_0 .net "quantum_en", 0 0, v000001fd6021a390_0;  1 drivers
v000001fd60285700_0 .var "reset", 0 0;
E_000001fd602105f0 .event anyedge, v000001fd602833d0_0, v000001fd60282610_0;
S_000001fd60225d70 .scope module, "dut" "mips_qpu_top" 2 33, 3 9 0, S_000001fd602222b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "quantum_en";
    .port_info 5 /OUTPUT 2 "q_status";
    .port_info 6 /OUTPUT 32 "q_alpha";
    .port_info 7 /OUTPUT 32 "q_beta";
    .port_info 8 /OUTPUT 1 "q_busy";
L_000001fd60288140 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fd60283dd0_0 .net/2u *"_ivl_10", 1 0, L_000001fd60288140;  1 drivers
v000001fd60282430_0 .net *"_ivl_12", 31 0, L_000001fd60284bc0;  1 drivers
L_000001fd602880f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001fd60283e70_0 .net/2u *"_ivl_2", 31 0, L_000001fd602880f8;  1 drivers
v000001fd602824d0_0 .net *"_ivl_9", 3 0, L_000001fd60284940;  1 drivers
v000001fd60282750_0 .net "alu_op", 1 0, v000001fd60219850_0;  1 drivers
v000001fd60282b10_0 .net "alu_src", 0 0, v000001fd602193f0_0;  1 drivers
v000001fd602843a0_0 .net "branch", 0 0, v000001fd60219490_0;  1 drivers
v000001fd60285200_0 .net "clk", 0 0, v000001fd60285de0_0;  1 drivers
v000001fd60285c00_0 .var "cmd_execute", 0 0;
v000001fd60285020_0 .var "cmd_gate", 2 0;
v000001fd602852a0_0 .net "funct", 5 0, L_000001fd602e1ce0;  1 drivers
v000001fd602855c0_0 .net "instr", 31 0, L_000001fd6020de70;  alias, 1 drivers
v000001fd60285ca0_0 .net "j_addr", 25 0, L_000001fd60284e40;  1 drivers
v000001fd60285fc0_0 .net "jump", 0 0, v000001fd6021a110_0;  1 drivers
v000001fd60284c60_0 .net "mem_read", 0 0, v000001fd60219cb0_0;  1 drivers
v000001fd60285840_0 .net "mem_to_reg", 0 0, v000001fd6021a7f0_0;  1 drivers
v000001fd602849e0_0 .net "mem_write", 0 0, v000001fd60218ef0_0;  1 drivers
v000001fd60285b60_0 .net "next_pc", 31 0, L_000001fd60285980;  1 drivers
v000001fd602850c0_0 .net "opcode", 5 0, L_000001fd602841c0;  1 drivers
v000001fd60285340_0 .net "pc", 31 0, v000001fd6021a430_0;  alias, 1 drivers
v000001fd60285160_0 .net "pc_plus_4", 31 0, L_000001fd60284b20;  1 drivers
v000001fd60285660_0 .var "prev_quantum_en", 0 0;
v000001fd60284580_0 .net "q_alpha", 31 0, v000001fd602833d0_0;  alias, 1 drivers
v000001fd60285d40_0 .net "q_beta", 31 0, v000001fd60282610_0;  alias, 1 drivers
v000001fd60285ac0_0 .net "q_busy", 0 0, L_000001fd602e1f60;  alias, 1 drivers
v000001fd60284120_0 .net "q_status", 1 0, v000001fd60283a10_0;  alias, 1 drivers
v000001fd60284260_0 .net "quantum_en", 0 0, v000001fd6021a390_0;  alias, 1 drivers
v000001fd602853e0_0 .net "reg_dst", 0 0, v000001fd60218d10_0;  1 drivers
v000001fd60284a80_0 .net "reg_write", 0 0, v000001fd6021a250_0;  1 drivers
v000001fd60284300_0 .net "reset", 0 0, v000001fd60285700_0;  1 drivers
L_000001fd602841c0 .part L_000001fd6020de70, 26, 6;
L_000001fd60284b20 .arith/sum 32, v000001fd6021a430_0, L_000001fd602880f8;
L_000001fd60284e40 .part L_000001fd6020de70, 0, 26;
L_000001fd60284940 .part v000001fd6021a430_0, 28, 4;
L_000001fd60284bc0 .concat [ 2 26 4 0], L_000001fd60288140, L_000001fd60284e40, L_000001fd60284940;
L_000001fd60285980 .functor MUXZ 32, L_000001fd60284b20, L_000001fd60284bc0, v000001fd6021a110_0, C4<>;
L_000001fd602e1ce0 .part L_000001fd6020de70, 0, 6;
S_000001fd60225f00 .scope module, "decoder" "mips_decoder" 3 47, 4 1 0, S_000001fd60225d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "jump";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_to_reg";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 2 "alu_op";
    .port_info 10 /OUTPUT 1 "quantum_en";
v000001fd60219850_0 .var "alu_op", 1 0;
v000001fd602193f0_0 .var "alu_src", 0 0;
v000001fd60219490_0 .var "branch", 0 0;
v000001fd6021a110_0 .var "jump", 0 0;
v000001fd60219cb0_0 .var "mem_read", 0 0;
v000001fd6021a7f0_0 .var "mem_to_reg", 0 0;
v000001fd60218ef0_0 .var "mem_write", 0 0;
v000001fd60219e90_0 .net "opcode", 5 0, L_000001fd602841c0;  alias, 1 drivers
v000001fd6021a390_0 .var "quantum_en", 0 0;
v000001fd60218d10_0 .var "reg_dst", 0 0;
v000001fd6021a250_0 .var "reg_write", 0 0;
E_000001fd6020f9f0 .event anyedge, v000001fd60219e90_0;
S_000001fd601ed0f0 .scope module, "imem" "instruction_memory" 3 33, 5 1 0, S_000001fd60225d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instr";
L_000001fd6020de70 .functor BUFZ 32, L_000001fd602846c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fd60218db0_0 .net *"_ivl_0", 31 0, L_000001fd602846c0;  1 drivers
v000001fd602198f0_0 .net *"_ivl_3", 29 0, L_000001fd602858e0;  1 drivers
v000001fd60219990_0 .net "instr", 31 0, L_000001fd6020de70;  alias, 1 drivers
v000001fd60219fd0_0 .net "pc", 31 0, v000001fd6021a430_0;  alias, 1 drivers
v000001fd6021a1b0 .array "rom", 63 0, 31 0;
L_000001fd602846c0 .array/port v000001fd6021a1b0, L_000001fd602858e0;
L_000001fd602858e0 .part v000001fd6021a430_0, 2, 30;
S_000001fd601ed280 .scope module, "pc_reg" "program_counter" 3 26, 6 1 0, S_000001fd60225d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc";
v000001fd6021a6b0_0 .net "clk", 0 0, v000001fd60285de0_0;  alias, 1 drivers
v000001fd60219030_0 .net "next_pc", 31 0, L_000001fd60285980;  alias, 1 drivers
v000001fd6021a430_0 .var "pc", 31 0;
v000001fd602190d0_0 .net "rst", 0 0, v000001fd60285700_0;  alias, 1 drivers
E_000001fd60210030 .event posedge, v000001fd602190d0_0, v000001fd6021a6b0_0;
S_000001fd601d03d0 .scope module, "qctrl" "quantum_controller" 3 74, 7 3 0, S_000001fd60225d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "cmd_gate";
    .port_info 3 /INPUT 1 "cmd_execute";
    .port_info 4 /OUTPUT 2 "status";
    .port_info 5 /OUTPUT 32 "display_alpha";
    .port_info 6 /OUTPUT 32 "display_beta";
    .port_info 7 /OUTPUT 1 "measure_result";
    .port_info 8 /OUTPUT 1 "gate_busy";
P_000001fd601ed410 .param/l "CMD_MEASURE" 1 7 32, C4<101>;
P_000001fd601ed448 .param/l "GATE_DELAY" 0 7 31, C4<00000000000000000000001111101000>;
P_000001fd601ed480 .param/l "ST_EXECUTE" 1 7 23, C4<01>;
P_000001fd601ed4b8 .param/l "ST_IDLE" 1 7 22, C4<00>;
P_000001fd601ed4f0 .param/l "ST_MEASURE" 1 7 25, C4<11>;
P_000001fd601ed528 .param/l "ST_UPDATE" 1 7 24, C4<10>;
L_000001fd602883c8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000001fd60282ed0_0 .net/2u *"_ivl_0", 2 0, L_000001fd602883c8;  1 drivers
L_000001fd60288458 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fd60283290_0 .net/2u *"_ivl_12", 1 0, L_000001fd60288458;  1 drivers
v000001fd602830b0_0 .net *"_ivl_2", 0 0, L_000001fd602e0d40;  1 drivers
L_000001fd60288410 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000001fd602831f0_0 .net/2u *"_ivl_6", 2 0, L_000001fd60288410;  1 drivers
v000001fd602827f0_0 .net *"_ivl_8", 0 0, L_000001fd602e17e0;  1 drivers
v000001fd60282890_0 .net "clk", 0 0, v000001fd60285de0_0;  alias, 1 drivers
v000001fd60282570_0 .net "cmd_execute", 0 0, v000001fd60285c00_0;  1 drivers
v000001fd602838d0_0 .net "cmd_gate", 2 0, v000001fd60285020_0;  1 drivers
v000001fd60283330_0 .var "current_gate", 2 0;
v000001fd60282e30_0 .var "current_state", 1 0;
v000001fd602833d0_0 .var "display_alpha", 31 0;
v000001fd60282610_0 .var "display_beta", 31 0;
v000001fd60283470_0 .net "gate_alpha_out", 31 0, v000001fd602810a0_0;  1 drivers
v000001fd60282c50_0 .net "gate_beta_out", 31 0, v000001fd60280420_0;  1 drivers
v000001fd60283510_0 .net "gate_busy", 0 0, L_000001fd602e1f60;  alias, 1 drivers
v000001fd60283650_0 .net "meas_alpha_out", 31 0, v000001fd60280740_0;  1 drivers
v000001fd602836f0_0 .net "meas_beta_out", 31 0, v000001fd60281960_0;  1 drivers
v000001fd60283790_0 .net "meas_bit", 0 0, v000001fd60280880_0;  1 drivers
v000001fd60283fb0_0 .net "meas_done_sig", 0 0, v000001fd60281aa0_0;  1 drivers
v000001fd60282250_0 .var "meas_trigger", 0 0;
v000001fd602829d0_0 .var "measure_result", 0 0;
v000001fd60282110_0 .net "next_alpha_in", 31 0, L_000001fd602e0de0;  1 drivers
v000001fd602821b0_0 .net "next_beta_in", 31 0, L_000001fd602e1240;  1 drivers
v000001fd602822f0_0 .var "next_state", 1 0;
v000001fd60282390_0 .var "reg_update_en", 0 0;
v000001fd60283830_0 .net "reset", 0 0, v000001fd60285700_0;  alias, 1 drivers
v000001fd60283970_0 .net "rng_value", 31 0, L_000001fd602e07a0;  1 drivers
v000001fd60283c90_0 .net "state_alpha_out", 31 0, v000001fd60282cf0_0;  1 drivers
v000001fd60283f10_0 .net "state_beta_out", 31 0, v000001fd60282f70_0;  1 drivers
v000001fd60282a70_0 .net "state_prob_0", 31 0, L_000001fd602e0fc0;  1 drivers
v000001fd60283a10_0 .var "status", 1 0;
v000001fd60283d30_0 .var "timer_counter", 31 0;
v000001fd60282930_0 .var "timer_done", 0 0;
E_000001fd60210070 .event posedge, v000001fd6021a6b0_0;
E_000001fd6020f830/0 .event anyedge, v000001fd60282e30_0, v000001fd60282570_0, v000001fd602838d0_0, v000001fd60282930_0;
E_000001fd6020f830/1 .event anyedge, v000001fd60281aa0_0;
E_000001fd6020f830 .event/or E_000001fd6020f830/0, E_000001fd6020f830/1;
L_000001fd602e0d40 .cmp/eq 3, v000001fd60283330_0, L_000001fd602883c8;
L_000001fd602e0de0 .functor MUXZ 32, v000001fd602810a0_0, v000001fd60280740_0, L_000001fd602e0d40, C4<>;
L_000001fd602e17e0 .cmp/eq 3, v000001fd60283330_0, L_000001fd60288410;
L_000001fd602e1240 .functor MUXZ 32, v000001fd60280420_0, v000001fd60281960_0, L_000001fd602e17e0, C4<>;
L_000001fd602e1f60 .cmp/ne 2, v000001fd60282e30_0, L_000001fd60288458;
S_000001fd601d0560 .scope module, "gate_unit" "quantum_gate" 7 85, 8 3 0, S_000001fd601d03d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alpha_in";
    .port_info 1 /INPUT 32 "beta_in";
    .port_info 2 /INPUT 3 "gate_type";
    .port_info 3 /OUTPUT 32 "alpha_out";
    .port_info 4 /OUTPUT 32 "beta_out";
P_000001fd601c6060 .param/l "FIXED_ONE" 0 8 16, C4<00000000000000010000000000000000>;
P_000001fd601c6098 .param/l "FIXED_ZERO" 0 8 17, C4<00000000000000000000000000000000>;
P_000001fd601c60d0 .param/l "GATE_H" 0 8 22, C4<001>;
P_000001fd601c6108 .param/l "GATE_IDLE" 0 8 21, C4<000>;
P_000001fd601c6140 .param/l "GATE_X" 0 8 23, C4<010>;
P_000001fd601c6178 .param/l "GATE_Y" 0 8 25, C4<100>;
P_000001fd601c61b0 .param/l "GATE_Z" 0 8 24, C4<011>;
P_000001fd601c61e8 .param/l "INV_SQRT2" 0 8 18, C4<00000000000000001011010100000100>;
v000001fd60280c40_0 .net/s "alpha_h_core", 31 0, L_000001fd602e0c00;  1 drivers
v000001fd602816e0_0 .net/s "alpha_in", 31 0, v000001fd60282cf0_0;  alias, 1 drivers
v000001fd602810a0_0 .var/s "alpha_out", 31 0;
v000001fd60280f60_0 .net/s "beta_h_core", 31 0, L_000001fd602e16a0;  1 drivers
v000001fd602818c0_0 .net/s "beta_in", 31 0, v000001fd60282f70_0;  alias, 1 drivers
v000001fd60280420_0 .var/s "beta_out", 31 0;
v000001fd60281780_0 .net "gate_type", 2 0, v000001fd60283330_0;  1 drivers
v000001fd60280100_0 .net/s "hadamard_diff", 31 0, L_000001fd602e0520;  1 drivers
v000001fd60281a00_0 .net/s "hadamard_sum", 31 0, L_000001fd602e0480;  1 drivers
v000001fd60281c80_0 .net "ov_h_alpha", 0 0, L_000001fd6020e030;  1 drivers
v000001fd60281320_0 .net "ov_h_beta", 0 0, L_000001fd6020e3b0;  1 drivers
E_000001fd6020fa30/0 .event anyedge, v000001fd60281780_0, v000001fd6020c570_0, v000001fd602806a0_0, v000001fd602818c0_0;
E_000001fd6020fa30/1 .event anyedge, v000001fd602816e0_0;
E_000001fd6020fa30 .event/or E_000001fd6020fa30/0, E_000001fd6020fa30/1;
L_000001fd602e0480 .arith/sum 32, v000001fd60282cf0_0, v000001fd60282f70_0;
L_000001fd602e0520 .arith/sub 32, v000001fd60282cf0_0, v000001fd60282f70_0;
S_000001fd601c6230 .scope module, "u_hadamard_alpha" "fixed_point_mult" 8 42, 9 1 0, S_000001fd601d0560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "product";
    .port_info 3 /OUTPUT 1 "overflow";
L_000001fd6020e030 .functor AND 1, L_000001fd602e0ca0, L_000001fd602e1600, C4<1>, C4<1>;
v000001fd60219170_0 .net/s *"_ivl_0", 63 0, L_000001fd602e14c0;  1 drivers
L_000001fd60288218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd6021a4d0_0 .net/2u *"_ivl_10", 15 0, L_000001fd60288218;  1 drivers
v000001fd60219ad0_0 .net *"_ivl_12", 0 0, L_000001fd602e0ca0;  1 drivers
v000001fd60219210_0 .net *"_ivl_15", 15 0, L_000001fd602e1560;  1 drivers
L_000001fd60288260 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v000001fd60219530_0 .net/2u *"_ivl_16", 15 0, L_000001fd60288260;  1 drivers
v000001fd602192b0_0 .net *"_ivl_18", 0 0, L_000001fd602e1600;  1 drivers
v000001fd60219d50_0 .net/s *"_ivl_2", 63 0, L_000001fd602e1ba0;  1 drivers
v000001fd60219df0_0 .net *"_ivl_9", 15 0, L_000001fd602e0a20;  1 drivers
v000001fd6021a2f0_0 .net/s "a", 31 0, L_000001fd602e0480;  alias, 1 drivers
L_000001fd602882a8 .functor BUFT 1, C4<00000000000000001011010100000100>, C4<0>, C4<0>, C4<0>;
v000001fd602195d0_0 .net/s "b", 31 0, L_000001fd602882a8;  1 drivers
v000001fd6020c4d0_0 .net "overflow", 0 0, L_000001fd6020e030;  alias, 1 drivers
v000001fd6020c570_0 .net/s "product", 31 0, L_000001fd602e0c00;  alias, 1 drivers
v000001fd6020cf70_0 .net/s "temp_product", 63 0, L_000001fd602e0b60;  1 drivers
L_000001fd602e14c0 .extend/s 64, L_000001fd602e0480;
L_000001fd602e1ba0 .extend/s 64, L_000001fd602882a8;
L_000001fd602e0b60 .arith/mult 64, L_000001fd602e14c0, L_000001fd602e1ba0;
L_000001fd602e0c00 .part L_000001fd602e0b60, 16, 32;
L_000001fd602e0a20 .part L_000001fd602e0b60, 48, 16;
L_000001fd602e0ca0 .cmp/ne 16, L_000001fd602e0a20, L_000001fd60288218;
L_000001fd602e1560 .part L_000001fd602e0b60, 48, 16;
L_000001fd602e1600 .cmp/ne 16, L_000001fd602e1560, L_000001fd60288260;
S_000001fd601b7ab0 .scope module, "u_hadamard_beta" "fixed_point_mult" 8 49, 9 1 0, S_000001fd601d0560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "product";
    .port_info 3 /OUTPUT 1 "overflow";
L_000001fd6020e3b0 .functor AND 1, L_000001fd602e0e80, L_000001fd602e05c0, C4<1>, C4<1>;
v000001fd6020d010_0 .net/s *"_ivl_0", 63 0, L_000001fd602e1ec0;  1 drivers
L_000001fd602882f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd60281be0_0 .net/2u *"_ivl_10", 15 0, L_000001fd602882f0;  1 drivers
v000001fd60281500_0 .net *"_ivl_12", 0 0, L_000001fd602e0e80;  1 drivers
v000001fd602807e0_0 .net *"_ivl_15", 15 0, L_000001fd602e0840;  1 drivers
L_000001fd60288338 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v000001fd602809c0_0 .net/2u *"_ivl_16", 15 0, L_000001fd60288338;  1 drivers
v000001fd60280600_0 .net *"_ivl_18", 0 0, L_000001fd602e05c0;  1 drivers
v000001fd602815a0_0 .net/s *"_ivl_2", 63 0, L_000001fd602e1880;  1 drivers
v000001fd602801a0_0 .net *"_ivl_9", 15 0, L_000001fd602e11a0;  1 drivers
v000001fd60281640_0 .net/s "a", 31 0, L_000001fd602e0520;  alias, 1 drivers
L_000001fd60288380 .functor BUFT 1, C4<00000000000000001011010100000100>, C4<0>, C4<0>, C4<0>;
v000001fd60281280_0 .net/s "b", 31 0, L_000001fd60288380;  1 drivers
v000001fd60280560_0 .net "overflow", 0 0, L_000001fd6020e3b0;  alias, 1 drivers
v000001fd602806a0_0 .net/s "product", 31 0, L_000001fd602e16a0;  alias, 1 drivers
v000001fd60281f00_0 .net/s "temp_product", 63 0, L_000001fd602e0160;  1 drivers
L_000001fd602e1ec0 .extend/s 64, L_000001fd602e0520;
L_000001fd602e1880 .extend/s 64, L_000001fd60288380;
L_000001fd602e0160 .arith/mult 64, L_000001fd602e1ec0, L_000001fd602e1880;
L_000001fd602e16a0 .part L_000001fd602e0160, 16, 32;
L_000001fd602e11a0 .part L_000001fd602e0160, 48, 16;
L_000001fd602e0e80 .cmp/ne 16, L_000001fd602e11a0, L_000001fd602882f0;
L_000001fd602e0840 .part L_000001fd602e0160, 48, 16;
L_000001fd602e05c0 .cmp/ne 16, L_000001fd602e0840, L_000001fd60288338;
S_000001fd601b7c40 .scope module, "meas_unit" "measurement_unit" 7 72, 10 3 0, S_000001fd601d03d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "measure_en";
    .port_info 3 /INPUT 32 "prob_0";
    .port_info 4 /INPUT 32 "random_val";
    .port_info 5 /OUTPUT 1 "measured_bit";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "new_alpha";
    .port_info 8 /OUTPUT 32 "new_beta";
P_000001fd60169a40 .param/l "ONE" 1 10 19, C4<00000000000000010000000000000000>;
P_000001fd60169a78 .param/l "ZERO" 1 10 20, C4<00000000000000000000000000000000>;
v000001fd602813c0_0 .net "clk", 0 0, v000001fd60285de0_0;  alias, 1 drivers
v000001fd60281aa0_0 .var "done", 0 0;
v000001fd60280a60_0 .net "measure_en", 0 0, v000001fd60282250_0;  1 drivers
v000001fd60280880_0 .var "measured_bit", 0 0;
v000001fd60280740_0 .var "new_alpha", 31 0;
v000001fd60281960_0 .var "new_beta", 31 0;
v000001fd60280920_0 .net "prob_0", 31 0, L_000001fd602e0fc0;  alias, 1 drivers
v000001fd60281b40_0 .net "random_val", 31 0, L_000001fd602e07a0;  alias, 1 drivers
v000001fd60281820_0 .net "reset", 0 0, v000001fd60285700_0;  alias, 1 drivers
S_000001fd601ca070 .scope module, "rng_inst" "lfsr_random" 7 65, 11 3 0, S_000001fd601d03d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "random_out";
L_000001fd6020e500 .functor XOR 1, L_000001fd60284da0, L_000001fd60284f80, C4<0>, C4<0>;
L_000001fd6020d930 .functor XOR 1, L_000001fd6020e500, L_000001fd60285a20, C4<0>, C4<0>;
L_000001fd6020dc40 .functor XOR 1, L_000001fd6020d930, L_000001fd60285f20, C4<0>, C4<0>;
v000001fd60281d20_0 .net *"_ivl_1", 0 0, L_000001fd60284da0;  1 drivers
v000001fd60280240_0 .net *"_ivl_11", 0 0, L_000001fd60285f20;  1 drivers
L_000001fd60288188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fd60281dc0_0 .net/2u *"_ivl_14", 0 0, L_000001fd60288188;  1 drivers
L_000001fd602881d0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd60280b00_0 .net/2u *"_ivl_16", 14 0, L_000001fd602881d0;  1 drivers
v000001fd60280ce0_0 .net *"_ivl_19", 15 0, L_000001fd60284ee0;  1 drivers
v000001fd60281e60_0 .net *"_ivl_3", 0 0, L_000001fd60284f80;  1 drivers
v000001fd60280ba0_0 .net *"_ivl_4", 0 0, L_000001fd6020e500;  1 drivers
v000001fd60280e20_0 .net *"_ivl_7", 0 0, L_000001fd60285a20;  1 drivers
v000001fd60281fa0_0 .net *"_ivl_8", 0 0, L_000001fd6020d930;  1 drivers
v000001fd60281460_0 .net "clk", 0 0, v000001fd60285de0_0;  alias, 1 drivers
v000001fd602802e0_0 .net "feedback", 0 0, L_000001fd6020dc40;  1 drivers
v000001fd60280380_0 .var "lfsr_reg", 31 0;
v000001fd602804c0_0 .net "random_out", 31 0, L_000001fd602e07a0;  alias, 1 drivers
v000001fd60280ec0_0 .net "reset", 0 0, v000001fd60285700_0;  alias, 1 drivers
L_000001fd60284da0 .part v000001fd60280380_0, 31, 1;
L_000001fd60284f80 .part v000001fd60280380_0, 21, 1;
L_000001fd60285a20 .part v000001fd60280380_0, 1, 1;
L_000001fd60285f20 .part v000001fd60280380_0, 0, 1;
L_000001fd60284ee0 .part v000001fd60280380_0, 0, 16;
L_000001fd602e07a0 .concat [ 16 15 1 0], L_000001fd60284ee0, L_000001fd602881d0, L_000001fd60288188;
S_000001fd601ca200 .scope module, "state_reg" "quantum_state" 7 100, 12 3 0, S_000001fd601d03d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "update_en";
    .port_info 3 /INPUT 32 "alpha_in";
    .port_info 4 /INPUT 32 "beta_in";
    .port_info 5 /OUTPUT 32 "alpha_out";
    .port_info 6 /OUTPUT 32 "beta_out";
    .port_info 7 /OUTPUT 32 "prob_0";
    .port_info 8 /OUTPUT 32 "prob_1";
P_000001fd601693c0 .param/l "FIXED_ONE" 0 12 21, C4<00000000000000010000000000000000>;
P_000001fd601693f8 .param/l "FIXED_ZERO" 0 12 22, C4<00000000000000000000000000000000>;
v000001fd60282d90_0 .net "alpha_in", 31 0, L_000001fd602e0de0;  alias, 1 drivers
v000001fd60282cf0_0 .var "alpha_out", 31 0;
v000001fd60283b50_0 .net "beta_in", 31 0, L_000001fd602e1240;  alias, 1 drivers
v000001fd60282f70_0 .var "beta_out", 31 0;
v000001fd60283010_0 .net "clk", 0 0, v000001fd60285de0_0;  alias, 1 drivers
v000001fd60283150_0 .net "prob_0", 31 0, L_000001fd602e0fc0;  alias, 1 drivers
v000001fd602835b0_0 .net "prob_1", 31 0, L_000001fd602e1060;  1 drivers
v000001fd602826b0_0 .net "reset", 0 0, v000001fd60285700_0;  alias, 1 drivers
v000001fd60282bb0_0 .net "total_prob", 31 0, L_000001fd602e1c40;  1 drivers
v000001fd60283ab0_0 .net "update_en", 0 0, v000001fd60282390_0;  1 drivers
L_000001fd602e0fc0 .ufunc/vec4 TD_tb_mips_qpu_top.dut.qctrl.state_reg.fp_square, 32, v000001fd60282cf0_0 (v000001fd60281140_0) S_000001fd601e73b0;
L_000001fd602e1060 .ufunc/vec4 TD_tb_mips_qpu_top.dut.qctrl.state_reg.fp_square, 32, v000001fd60282f70_0 (v000001fd60281140_0) S_000001fd601e73b0;
L_000001fd602e1c40 .arith/sum 32, L_000001fd602e0fc0, L_000001fd602e1060;
S_000001fd601e73b0 .scope function.vec4.s32, "fp_square" "fp_square" 12 26, 12 26 0, S_000001fd601ca200;
 .timescale -9 -12;
v000001fd60281140_0 .var "a", 31 0;
; Variable fp_square is vec4 return value of scope S_000001fd601e73b0
v000001fd60283bf0_0 .var "temp", 63 0;
TD_tb_mips_qpu_top.dut.qctrl.state_reg.fp_square ;
    %load/vec4 v000001fd60281140_0;
    %pad/u 64;
    %load/vec4 v000001fd60281140_0;
    %pad/u 64;
    %mul;
    %store/vec4 v000001fd60283bf0_0, 0, 64;
    %load/vec4 v000001fd60283bf0_0;
    %parti/s 32, 16, 6;
    %ret/vec4 0, 0, 32;  Assign to fp_square (store_vec4_to_lval)
    %end;
S_000001fd601e5530 .scope function.real, "fp_to_real" "fp_to_real" 2 20, 2 20 0, S_000001fd602222b0;
 .timescale -9 -12;
; Variable fp_to_real is REAL return value of scope S_000001fd601e5530
v000001fd602857a0_0 .var "fp_val", 31 0;
TD_tb_mips_qpu_top.fp_to_real ;
    %vpi_func/r 2 23 "$itor", v000001fd602857a0_0 {0 0 0};
    %pushi/real 1073741824, 4082; load=65536.0
    %div/wr;
    %ret/real 0; Assign to fp_to_real
    %end;
    .scope S_000001fd601ed280;
T_2 ;
    %wait E_000001fd60210030;
    %load/vec4 v000001fd602190d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd6021a430_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fd60219030_0;
    %assign/vec4 v000001fd6021a430_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fd601ed0f0;
T_3 ;
    %pushi/vec4 537395205, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd6021a1b0, 4, 0;
    %pushi/vec4 1208090625, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd6021a1b0, 4, 0;
    %pushi/vec4 1210187780, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd6021a1b0, 4, 0;
    %pushi/vec4 134217729, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fd6021a1b0, 4, 0;
    %end;
    .thread T_3;
    .scope S_000001fd60225f00;
T_4 ;
    %wait E_000001fd6020f9f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd60218d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd60219490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd6021a110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd60219cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd6021a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd60218ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd602193f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd6021a250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fd60219850_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd6021a390_0, 0, 1;
    %load/vec4 v000001fd60219e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd60218d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd6021a250_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fd60219850_0, 0, 2;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd602193f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd6021a250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fd60219850_0, 0, 2;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd6021a110_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd6021a390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd6021a250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd60218ef0_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001fd601ca070;
T_5 ;
    %wait E_000001fd60210030;
    %load/vec4 v000001fd60280ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v000001fd60280380_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001fd60280380_0;
    %parti/s 31, 0, 2;
    %load/vec4 v000001fd602802e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001fd60280380_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001fd601b7c40;
T_6 ;
    %wait E_000001fd60210030;
    %load/vec4 v000001fd60281820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd60280880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd60281aa0_0, 0;
    %pushi/vec4 65536, 0, 32;
    %assign/vec4 v000001fd60280740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd60281960_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001fd60280a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd60281aa0_0, 0;
    %load/vec4 v000001fd60281b40_0;
    %load/vec4 v000001fd60280920_0;
    %cmp/u;
    %jmp/0xz  T_6.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd60280880_0, 0;
    %pushi/vec4 65536, 0, 32;
    %assign/vec4 v000001fd60280740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd60281960_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd60280880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd60280740_0, 0;
    %pushi/vec4 65536, 0, 32;
    %assign/vec4 v000001fd60281960_0, 0;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd60281aa0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001fd601d0560;
T_7 ;
    %wait E_000001fd6020fa30;
    %load/vec4 v000001fd60281780_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v000001fd602816e0_0;
    %store/vec4 v000001fd602810a0_0, 0, 32;
    %load/vec4 v000001fd602818c0_0;
    %store/vec4 v000001fd60280420_0, 0, 32;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v000001fd60280c40_0;
    %store/vec4 v000001fd602810a0_0, 0, 32;
    %load/vec4 v000001fd60280f60_0;
    %store/vec4 v000001fd60280420_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v000001fd602818c0_0;
    %store/vec4 v000001fd602810a0_0, 0, 32;
    %load/vec4 v000001fd602816e0_0;
    %store/vec4 v000001fd60280420_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v000001fd602816e0_0;
    %store/vec4 v000001fd602810a0_0, 0, 32;
    %load/vec4 v000001fd602818c0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001fd60280420_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v000001fd602818c0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001fd602810a0_0, 0, 32;
    %load/vec4 v000001fd602816e0_0;
    %store/vec4 v000001fd60280420_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001fd601ca200;
T_8 ;
    %wait E_000001fd60210030;
    %load/vec4 v000001fd602826b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 65536, 0, 32;
    %assign/vec4 v000001fd60282cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd60282f70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001fd60283ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001fd60282d90_0;
    %assign/vec4 v000001fd60282cf0_0, 0;
    %load/vec4 v000001fd60283b50_0;
    %assign/vec4 v000001fd60282f70_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001fd601d03d0;
T_9 ;
    %wait E_000001fd60210030;
    %load/vec4 v000001fd60283830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fd60282e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd60283d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd60282930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd602829d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001fd602822f0_0;
    %assign/vec4 v000001fd60282e30_0, 0;
    %load/vec4 v000001fd60282e30_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v000001fd60283d30_0;
    %cmpi/u 1000, 0, 32;
    %jmp/0xz  T_9.4, 5;
    %load/vec4 v000001fd60283d30_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fd60283d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd60282930_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd60282930_0, 0;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd60283d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd60282930_0, 0;
T_9.3 ;
    %load/vec4 v000001fd60282e30_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.8, 4;
    %load/vec4 v000001fd60283fb0_0;
    %and;
T_9.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v000001fd60283790_0;
    %assign/vec4 v000001fd602829d0_0, 0;
T_9.6 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001fd601d03d0;
T_10 ;
    %wait E_000001fd6020f830;
    %load/vec4 v000001fd60282e30_0;
    %store/vec4 v000001fd602822f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd60282390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fd60283a10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd60282250_0, 0, 1;
    %load/vec4 v000001fd60282e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fd602822f0_0, 0, 2;
    %jmp T_10.5;
T_10.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fd60283a10_0, 0, 2;
    %load/vec4 v000001fd60282570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.8, 9;
    %load/vec4 v000001fd602838d0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v000001fd602838d0_0;
    %store/vec4 v000001fd60283330_0, 0, 3;
    %load/vec4 v000001fd602838d0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001fd602822f0_0, 0, 2;
    %jmp T_10.10;
T_10.9 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fd602822f0_0, 0, 2;
T_10.10 ;
T_10.6 ;
    %jmp T_10.5;
T_10.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fd60283a10_0, 0, 2;
    %load/vec4 v000001fd60282930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fd602822f0_0, 0, 2;
T_10.11 ;
    %jmp T_10.5;
T_10.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fd60283a10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd60282250_0, 0, 1;
    %load/vec4 v000001fd60283fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.13, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fd602822f0_0, 0, 2;
T_10.13 ;
    %jmp T_10.5;
T_10.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fd60283a10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd60282390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fd602822f0_0, 0, 2;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001fd601d03d0;
T_11 ;
    %wait E_000001fd60210070;
    %load/vec4 v000001fd60283c90_0;
    %assign/vec4 v000001fd602833d0_0, 0;
    %load/vec4 v000001fd60283f10_0;
    %assign/vec4 v000001fd60282610_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000001fd60225d70;
T_12 ;
    %wait E_000001fd60210030;
    %load/vec4 v000001fd60284300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd60285660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd60285c00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001fd60285020_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd60285c00_0, 0;
    %load/vec4 v000001fd60284260_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v000001fd60285660_0;
    %nor/r;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd60285c00_0, 0;
    %load/vec4 v000001fd602852a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001fd60285020_0, 0;
    %jmp T_12.10;
T_12.5 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001fd60285020_0, 0;
    %jmp T_12.10;
T_12.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001fd60285020_0, 0;
    %jmp T_12.10;
T_12.7 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001fd60285020_0, 0;
    %jmp T_12.10;
T_12.8 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001fd60285020_0, 0;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
T_12.2 ;
    %load/vec4 v000001fd60284260_0;
    %assign/vec4 v000001fd60285660_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fd602222b0;
T_13 ;
    %wait E_000001fd602105f0;
    %load/vec4 v000001fd602848a0_0;
    %store/vec4 v000001fd602857a0_0, 0, 32;
    %callf/real TD_tb_mips_qpu_top.fp_to_real, S_000001fd601e5530;
    %store/real v000001fd60284620_0;
    %load/vec4 v000001fd60285520_0;
    %store/vec4 v000001fd602857a0_0, 0, 32;
    %callf/real TD_tb_mips_qpu_top.fp_to_real, S_000001fd601e5530;
    %store/real v000001fd60285480_0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001fd602222b0;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v000001fd60285de0_0;
    %inv;
    %store/vec4 v000001fd60285de0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000001fd602222b0;
T_15 ;
    %vpi_call 2 50 "$dumpfile", "mips_qpu.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fd602222b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd60285de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd60285700_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd60285700_0, 0, 1;
    %vpi_call 2 60 "$display", "Time    PC        INSTR       Q_EN  Q_STATUS  Q_BUSY   alpha      beta" {0 0 0};
    %vpi_call 2 61 "$display", "--------------------------------------------------------------------------------" {0 0 0};
    %pushi/vec4 40, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 50000, 0;
    %vpi_call 2 66 "$display", "%5t  %h  %h   %b     %b       %b   %8.5f  %8.5f", $time, v000001fd60285e80_0, v000001fd60284440_0, v000001fd60284800_0, v000001fd60284d00_0, v000001fd602844e0_0, v000001fd60284620_0, v000001fd60285480_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %vpi_call 2 71 "$display", "\012=== MIPS+QPU SIMULATION FINISHED ===" {0 0 0};
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb_mips_qpu_top.v";
    "mips_qpu_top.v";
    "mips_decoder.v";
    "instruction_memory.v";
    "program_counter.v";
    "..\quantum_gate_and_controller\quantum_controller.v";
    "..\quantum_gate_and_controller\quantum_gate.v";
    "..\quantum-bell-state\rtl\utils\fixed_point_mult.v";
    "..\quantum_gate_and_controller\measurement_unit.v";
    "..\quantum_gate_and_controller\lsfr_random.v";
    "..\quantum_gate_and_controller\quantum_state.v";
