// Seed: 3019941605
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output uwire id_2;
  output wire id_1;
  logic id_8;
  ;
  assign module_1.id_5 = 0;
  assign id_2 = -1;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri id_4,
    input supply0 id_5,
    output uwire id_6
);
  wire  id_8;
  logic id_9 = -1;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8
  );
endmodule
