# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
# File: C:\Users\ANDREA\Desktop\Lab3\EX1\addsub.csv
# Generated on: Mon Sep 28 20:43:27 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
Co,Input,PIN_B12,7,B7_N0,,,,,,
n,Output,PIN_B11,7,B7_N0,,,,,,
S[3],Output,PIN_B10,7,B7_N0,,,,,,
S[2],Output,PIN_A10,7,B7_N0,,,,,,
S[1],Output,PIN_A9,7,B7_N0,,,,,,
S[0],Output,PIN_A8,7,B7_N0,,,,,,
v,Output,PIN_A11,7,B7_N0,,,,,,
X[3],Input,PIN_C12,7,B7_N0,,,,,,
X[2],Input,PIN_D12,7,B7_N0,,,,,,
X[1],Input,PIN_C11,7,B7_N0,,,,,,
X[0],Input,PIN_C10,7,B7_N0,,,,,,
Y[3],Input,PIN_F15,7,B7_N0,,,,,,
Y[2],Input,PIN_B14,7,B7_N0,,,,,,
Y[1],Input,PIN_A14,7,B7_N0,,,,,,
Y[0],Input,PIN_A13,7,B7_N0,,,,,,
z,Output,PIN_D14,7,B7_N0,,,,,,
