Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 21 12:05:06 2020
| Host         : qed running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file phywhisperer_top_timing_summary_routed.rpt -pb phywhisperer_top_timing_summary_routed.pb -rpx phywhisperer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : phywhisperer_top
| Device       : 7s15-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.243        0.000                      0                 7136        0.100        0.000                      0                 7136        1.500        0.000                       0                  3953  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
fe_clk                {0.000 8.000}        16.000          62.500          
  clkfbout_clk_wiz_0  {0.000 8.000}        16.000          62.500          
  trigger_clk         {0.000 2.000}        4.000           250.000         
usb_clk               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fe_clk                      7.048        0.000                      0                 2012        0.100        0.000                      0                 2012        5.000        0.000                       0                   849  
  clkfbout_clk_wiz_0                                                                                                                                                   14.408        0.000                       0                     3  
  trigger_clk               0.243        0.000                      0                  157        0.128        0.000                      0                  157        1.500        0.000                       0                  1411  
usb_clk                     2.128        0.000                      0                 4966        0.121        0.000                      0                 4966        4.000        0.000                       0                  1690  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fe_clk             fe_clk                  14.727        0.000                      0                    1        0.442        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[416]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 1.418ns (16.749%)  route 7.048ns (83.251%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.365     4.465    U_trigger/clk_fe_buf
    SLICE_X12Y20         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.379     4.844 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.072     5.916    U_trigger/out[7]
    SLICE_X14Y20         LUT6 (Prop_lut6_I2_O)        0.105     6.021 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.021    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.337 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.337    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.468 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.456     6.924    U_trigger/capture_enable_start0
    SLICE_X13Y23         LUT5 (Prop_lut5_I4_O)        0.277     7.201 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.772     7.973    U_fe_capture_main/ctr_running_reg_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I5_O)        0.105     8.078 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.220     9.298    U_reg_main/LED_TRIG_OBUF
    SLICE_X14Y26         LUT4 (Prop_lut4_I1_O)        0.105     9.403 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.528    12.931    U_pattern_matcher/SR[0]
    SLICE_X25Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[416]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.261    20.202    U_pattern_matcher/clk_fe_buf
    SLICE_X25Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[416]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.352    19.979    U_pattern_matcher/input_data_reg[416]
  -------------------------------------------------------------------
                         required time                         19.979    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 U_pattern_matcher/fe_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[170]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 0.538ns (6.267%)  route 8.047ns (93.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 20.187 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_pattern_matcher/clk_fe_buf
    SLICE_X2Y15          FDRE                                         r  U_pattern_matcher/fe_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_pattern_matcher/fe_data_valid_reg/Q
                         net (fo=2, routed)           0.963     5.871    U_pattern_matcher/fe_data_valid
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.105     5.976 r  U_pattern_matcher/input_data[503]_i_2/O
                         net (fo=506, routed)         7.083    13.059    U_pattern_matcher/match_trigger00_out
    SLICE_X31Y24         FDRE                                         r  U_pattern_matcher/input_data_reg[170]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.246    20.187    U_pattern_matcher/clk_fe_buf
    SLICE_X31Y24         FDRE                                         r  U_pattern_matcher/input_data_reg[170]/C
                         clock pessimism              0.164    20.352    
                         clock uncertainty           -0.035    20.316    
    SLICE_X31Y24         FDRE (Setup_fdre_C_CE)      -0.168    20.148    U_pattern_matcher/input_data_reg[170]
  -------------------------------------------------------------------
                         required time                         20.148    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 U_pattern_matcher/fe_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[178]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 0.538ns (6.267%)  route 8.047ns (93.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 20.187 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_pattern_matcher/clk_fe_buf
    SLICE_X2Y15          FDRE                                         r  U_pattern_matcher/fe_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_pattern_matcher/fe_data_valid_reg/Q
                         net (fo=2, routed)           0.963     5.871    U_pattern_matcher/fe_data_valid
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.105     5.976 r  U_pattern_matcher/input_data[503]_i_2/O
                         net (fo=506, routed)         7.083    13.059    U_pattern_matcher/match_trigger00_out
    SLICE_X31Y24         FDRE                                         r  U_pattern_matcher/input_data_reg[178]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.246    20.187    U_pattern_matcher/clk_fe_buf
    SLICE_X31Y24         FDRE                                         r  U_pattern_matcher/input_data_reg[178]/C
                         clock pessimism              0.164    20.352    
                         clock uncertainty           -0.035    20.316    
    SLICE_X31Y24         FDRE (Setup_fdre_C_CE)      -0.168    20.148    U_pattern_matcher/input_data_reg[178]
  -------------------------------------------------------------------
                         required time                         20.148    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 U_pattern_matcher/fe_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[136]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 0.538ns (6.246%)  route 8.075ns (93.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 20.188 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_pattern_matcher/clk_fe_buf
    SLICE_X2Y15          FDRE                                         r  U_pattern_matcher/fe_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_pattern_matcher/fe_data_valid_reg/Q
                         net (fo=2, routed)           0.963     5.871    U_pattern_matcher/fe_data_valid
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.105     5.976 r  U_pattern_matcher/input_data[503]_i_2/O
                         net (fo=506, routed)         7.112    13.088    U_pattern_matcher/match_trigger00_out
    SLICE_X26Y26         FDRE                                         r  U_pattern_matcher/input_data_reg[136]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.247    20.188    U_pattern_matcher/clk_fe_buf
    SLICE_X26Y26         FDRE                                         r  U_pattern_matcher/input_data_reg[136]/C
                         clock pessimism              0.164    20.353    
                         clock uncertainty           -0.035    20.317    
    SLICE_X26Y26         FDRE (Setup_fdre_C_CE)      -0.136    20.181    U_pattern_matcher/input_data_reg[136]
  -------------------------------------------------------------------
                         required time                         20.181    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 U_pattern_matcher/fe_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[139]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 0.538ns (6.246%)  route 8.075ns (93.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 20.188 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_pattern_matcher/clk_fe_buf
    SLICE_X2Y15          FDRE                                         r  U_pattern_matcher/fe_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_pattern_matcher/fe_data_valid_reg/Q
                         net (fo=2, routed)           0.963     5.871    U_pattern_matcher/fe_data_valid
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.105     5.976 r  U_pattern_matcher/input_data[503]_i_2/O
                         net (fo=506, routed)         7.112    13.088    U_pattern_matcher/match_trigger00_out
    SLICE_X26Y26         FDRE                                         r  U_pattern_matcher/input_data_reg[139]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.247    20.188    U_pattern_matcher/clk_fe_buf
    SLICE_X26Y26         FDRE                                         r  U_pattern_matcher/input_data_reg[139]/C
                         clock pessimism              0.164    20.353    
                         clock uncertainty           -0.035    20.317    
    SLICE_X26Y26         FDRE (Setup_fdre_C_CE)      -0.136    20.181    U_pattern_matcher/input_data_reg[139]
  -------------------------------------------------------------------
                         required time                         20.181    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 U_pattern_matcher/fe_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[144]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 0.538ns (6.246%)  route 8.075ns (93.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 20.188 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_pattern_matcher/clk_fe_buf
    SLICE_X2Y15          FDRE                                         r  U_pattern_matcher/fe_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_pattern_matcher/fe_data_valid_reg/Q
                         net (fo=2, routed)           0.963     5.871    U_pattern_matcher/fe_data_valid
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.105     5.976 r  U_pattern_matcher/input_data[503]_i_2/O
                         net (fo=506, routed)         7.112    13.088    U_pattern_matcher/match_trigger00_out
    SLICE_X26Y26         FDRE                                         r  U_pattern_matcher/input_data_reg[144]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.247    20.188    U_pattern_matcher/clk_fe_buf
    SLICE_X26Y26         FDRE                                         r  U_pattern_matcher/input_data_reg[144]/C
                         clock pessimism              0.164    20.353    
                         clock uncertainty           -0.035    20.317    
    SLICE_X26Y26         FDRE (Setup_fdre_C_CE)      -0.136    20.181    U_pattern_matcher/input_data_reg[144]
  -------------------------------------------------------------------
                         required time                         20.181    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 U_pattern_matcher/fe_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[147]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 0.538ns (6.246%)  route 8.075ns (93.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 20.188 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_pattern_matcher/clk_fe_buf
    SLICE_X2Y15          FDRE                                         r  U_pattern_matcher/fe_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_pattern_matcher/fe_data_valid_reg/Q
                         net (fo=2, routed)           0.963     5.871    U_pattern_matcher/fe_data_valid
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.105     5.976 r  U_pattern_matcher/input_data[503]_i_2/O
                         net (fo=506, routed)         7.112    13.088    U_pattern_matcher/match_trigger00_out
    SLICE_X26Y26         FDRE                                         r  U_pattern_matcher/input_data_reg[147]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.247    20.188    U_pattern_matcher/clk_fe_buf
    SLICE_X26Y26         FDRE                                         r  U_pattern_matcher/input_data_reg[147]/C
                         clock pessimism              0.164    20.353    
                         clock uncertainty           -0.035    20.317    
    SLICE_X26Y26         FDRE (Setup_fdre_C_CE)      -0.136    20.181    U_pattern_matcher/input_data_reg[147]
  -------------------------------------------------------------------
                         required time                         20.181    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 U_pattern_matcher/fe_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[150]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 0.538ns (6.246%)  route 8.075ns (93.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 20.188 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_pattern_matcher/clk_fe_buf
    SLICE_X2Y15          FDRE                                         r  U_pattern_matcher/fe_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_pattern_matcher/fe_data_valid_reg/Q
                         net (fo=2, routed)           0.963     5.871    U_pattern_matcher/fe_data_valid
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.105     5.976 r  U_pattern_matcher/input_data[503]_i_2/O
                         net (fo=506, routed)         7.112    13.088    U_pattern_matcher/match_trigger00_out
    SLICE_X26Y26         FDRE                                         r  U_pattern_matcher/input_data_reg[150]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.247    20.188    U_pattern_matcher/clk_fe_buf
    SLICE_X26Y26         FDRE                                         r  U_pattern_matcher/input_data_reg[150]/C
                         clock pessimism              0.164    20.353    
                         clock uncertainty           -0.035    20.317    
    SLICE_X26Y26         FDRE (Setup_fdre_C_CE)      -0.136    20.181    U_pattern_matcher/input_data_reg[150]
  -------------------------------------------------------------------
                         required time                         20.181    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 U_pattern_matcher/fe_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[152]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 0.538ns (6.246%)  route 8.075ns (93.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 20.188 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_pattern_matcher/clk_fe_buf
    SLICE_X2Y15          FDRE                                         r  U_pattern_matcher/fe_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_pattern_matcher/fe_data_valid_reg/Q
                         net (fo=2, routed)           0.963     5.871    U_pattern_matcher/fe_data_valid
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.105     5.976 r  U_pattern_matcher/input_data[503]_i_2/O
                         net (fo=506, routed)         7.112    13.088    U_pattern_matcher/match_trigger00_out
    SLICE_X26Y26         FDRE                                         r  U_pattern_matcher/input_data_reg[152]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.247    20.188    U_pattern_matcher/clk_fe_buf
    SLICE_X26Y26         FDRE                                         r  U_pattern_matcher/input_data_reg[152]/C
                         clock pessimism              0.164    20.353    
                         clock uncertainty           -0.035    20.317    
    SLICE_X26Y26         FDRE (Setup_fdre_C_CE)      -0.136    20.181    U_pattern_matcher/input_data_reg[152]
  -------------------------------------------------------------------
                         required time                         20.181    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 U_pattern_matcher/fe_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[155]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 0.538ns (6.246%)  route 8.075ns (93.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 20.188 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_pattern_matcher/clk_fe_buf
    SLICE_X2Y15          FDRE                                         r  U_pattern_matcher/fe_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_pattern_matcher/fe_data_valid_reg/Q
                         net (fo=2, routed)           0.963     5.871    U_pattern_matcher/fe_data_valid
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.105     5.976 r  U_pattern_matcher/input_data[503]_i_2/O
                         net (fo=506, routed)         7.112    13.088    U_pattern_matcher/match_trigger00_out
    SLICE_X26Y26         FDRE                                         r  U_pattern_matcher/input_data_reg[155]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.247    20.188    U_pattern_matcher/clk_fe_buf
    SLICE_X26Y26         FDRE                                         r  U_pattern_matcher/input_data_reg[155]/C
                         clock pessimism              0.164    20.353    
                         clock uncertainty           -0.035    20.317    
    SLICE_X26Y26         FDRE (Setup_fdre_C_CE)      -0.136    20.181    U_pattern_matcher/input_data_reg[155]
  -------------------------------------------------------------------
                         required time                         20.181    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  7.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 fe_rxerror
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/fe_status_bits_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 1.336ns (48.229%)  route 1.435ns (51.771%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    A13                                               0.000     2.000 r  fe_rxerror (IN)
                         net (fo=0)                   0.000     2.000    fe_rxerror
    A13                  IBUF (Prop_ibuf_I_O)         1.336     3.336 r  fe_rxerror_IBUF_inst/O
                         net (fo=3, routed)           1.435     4.771    U_fe_capture_usb/D[1]
    SLICE_X0Y13          FDRE                                         r  U_fe_capture_usb/fe_status_bits_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.378     4.478    U_fe_capture_usb/clk_fe_buf
    SLICE_X0Y13          FDRE                                         r  U_fe_capture_usb/fe_status_bits_reg_reg[1]/C
                         clock pessimism              0.000     4.478    
                         clock uncertainty            0.035     4.513    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.158     4.671    U_fe_capture_usb/fe_status_bits_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.671    
                         arrival time                           4.771    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fe_rxvalid
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/fe_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 1.333ns (51.643%)  route 1.248ns (48.357%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M11                                               0.000     2.000 r  fe_rxvalid (IN)
                         net (fo=0)                   0.000     2.000    fe_rxvalid
    M11                  IBUF (Prop_ibuf_I_O)         1.333     3.333 r  fe_rxvalid_IBUF_inst/O
                         net (fo=10, routed)          1.248     4.581    U_pattern_matcher/fe_rxvalid_IBUF
    SLICE_X0Y27          FDRE                                         r  U_pattern_matcher/fe_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.367     4.467    U_pattern_matcher/clk_fe_buf
    SLICE_X0Y27          FDRE                                         r  U_pattern_matcher/fe_data_reg[2]/C
                         clock pessimism              0.000     4.467    
                         clock uncertainty            0.035     4.502    
    SLICE_X0Y27          FDRE (Hold_fdre_C_CE)       -0.040     4.462    U_pattern_matcher/fe_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.462    
                         arrival time                           4.581    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fe_rxvalid
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/fe_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 1.333ns (51.643%)  route 1.248ns (48.357%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M11                                               0.000     2.000 r  fe_rxvalid (IN)
                         net (fo=0)                   0.000     2.000    fe_rxvalid
    M11                  IBUF (Prop_ibuf_I_O)         1.333     3.333 r  fe_rxvalid_IBUF_inst/O
                         net (fo=10, routed)          1.248     4.581    U_pattern_matcher/fe_rxvalid_IBUF
    SLICE_X0Y27          FDRE                                         r  U_pattern_matcher/fe_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.367     4.467    U_pattern_matcher/clk_fe_buf
    SLICE_X0Y27          FDRE                                         r  U_pattern_matcher/fe_data_reg[3]/C
                         clock pessimism              0.000     4.467    
                         clock uncertainty            0.035     4.502    
    SLICE_X0Y27          FDRE (Hold_fdre_C_CE)       -0.040     4.462    U_pattern_matcher/fe_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.462    
                         arrival time                           4.581    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fe_rxvalid
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/fe_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 1.333ns (51.643%)  route 1.248ns (48.357%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M11                                               0.000     2.000 r  fe_rxvalid (IN)
                         net (fo=0)                   0.000     2.000    fe_rxvalid
    M11                  IBUF (Prop_ibuf_I_O)         1.333     3.333 r  fe_rxvalid_IBUF_inst/O
                         net (fo=10, routed)          1.248     4.581    U_pattern_matcher/fe_rxvalid_IBUF
    SLICE_X0Y27          FDRE                                         r  U_pattern_matcher/fe_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.367     4.467    U_pattern_matcher/clk_fe_buf
    SLICE_X0Y27          FDRE                                         r  U_pattern_matcher/fe_data_reg[4]/C
                         clock pessimism              0.000     4.467    
                         clock uncertainty            0.035     4.502    
    SLICE_X0Y27          FDRE (Hold_fdre_C_CE)       -0.040     4.462    U_pattern_matcher/fe_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.462    
                         arrival time                           4.581    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fe_rxvalid
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/fe_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 1.333ns (51.643%)  route 1.248ns (48.357%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M11                                               0.000     2.000 r  fe_rxvalid (IN)
                         net (fo=0)                   0.000     2.000    fe_rxvalid
    M11                  IBUF (Prop_ibuf_I_O)         1.333     3.333 r  fe_rxvalid_IBUF_inst/O
                         net (fo=10, routed)          1.248     4.581    U_pattern_matcher/fe_rxvalid_IBUF
    SLICE_X0Y27          FDRE                                         r  U_pattern_matcher/fe_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.367     4.467    U_pattern_matcher/clk_fe_buf
    SLICE_X0Y27          FDRE                                         r  U_pattern_matcher/fe_data_reg[5]/C
                         clock pessimism              0.000     4.467    
                         clock uncertainty            0.035     4.502    
    SLICE_X0Y27          FDRE (Hold_fdre_C_CE)       -0.040     4.462    U_pattern_matcher/fe_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.462    
                         arrival time                           4.581    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_main/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_main/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.555     1.414    U_reg_main/U_match_cdc/clk_fe_buf
    SLICE_X15Y22         FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  U_reg_main/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.610    U_reg_main/U_match_cdc/ack_pipe[0]
    SLICE_X15Y22         FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.822     1.924    U_reg_main/U_match_cdc/clk_fe_buf
    SLICE_X15Y22         FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.510     1.414    
    SLICE_X15Y22         FDRE (Hold_fdre_C_D)         0.075     1.489    U_reg_main/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_usb/U_stat_update_cdc/req_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_usb/U_stat_update_cdc/req_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.557     1.416    U_reg_usb/U_stat_update_cdc/clk_fe_buf
    SLICE_X3Y24          FDRE                                         r  U_reg_usb/U_stat_update_cdc/req_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  U_reg_usb/U_stat_update_cdc/req_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.612    U_reg_usb/U_stat_update_cdc/req_pipe[0]
    SLICE_X3Y24          FDRE                                         r  U_reg_usb/U_stat_update_cdc/req_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.823     1.925    U_reg_usb/U_stat_update_cdc/clk_fe_buf
    SLICE_X3Y24          FDRE                                         r  U_reg_usb/U_stat_update_cdc/req_pipe_reg[1]/C
                         clock pessimism             -0.509     1.416    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.075     1.491    U_reg_usb/U_stat_update_cdc/req_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_fe_capture_main/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_main/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.562     1.421    U_fe_capture_main/clk_fe_buf
    SLICE_X8Y13          FDRE                                         r  U_fe_capture_main/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.141     1.562 r  U_fe_capture_main/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064     1.626    U_fe_capture_main/arm_pipe[0]
    SLICE_X8Y13          FDRE                                         r  U_fe_capture_main/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.831     1.933    U_fe_capture_main/clk_fe_buf
    SLICE_X8Y13          FDRE                                         r  U_fe_capture_main/arm_pipe_reg[1]/C
                         clock pessimism             -0.512     1.421    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.075     1.496    U_fe_capture_main/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.593     1.452    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X32Y5          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.593 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.064     1.657    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X32Y5          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.863     1.965    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X32Y5          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.513     1.452    
    SLICE_X32Y5          FDPE (Hold_fdpe_C_D)         0.075     1.527    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_trigger/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.552     1.411    U_trigger/U_match_cdc/clk_fe_buf
    SLICE_X12Y24         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  U_trigger/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064     1.616    U_trigger/U_match_cdc/ack_pipe[0]
    SLICE_X12Y24         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.819     1.921    U_trigger/U_match_cdc/clk_fe_buf
    SLICE_X12Y24         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.510     1.411    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.075     1.486    U_trigger/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fe_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { fe_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         16.000      13.830     RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y4    U_trigger_clock/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y0    clk_fe_buf_BUFG_inst/I
Min Period        n/a     ODDR/C             n/a            1.474         16.000      14.526     OLOGIC_X1Y39     U_cw_clk/C
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X23Y4      U_fifo/fifo_overflow_blocked_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X30Y36     U_pattern_matcher/input_data_reg[244]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X30Y36     U_pattern_matcher/input_data_reg[245]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X30Y36     U_pattern_matcher/input_data_reg[246]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X28Y36     U_pattern_matcher/input_data_reg[247]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y5      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y5      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X34Y35     U_pattern_matcher/input_data_reg[250]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X12Y22     U_trigger/delay_counter_fe_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X12Y22     U_trigger/delay_counter_fe_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X12Y22     U_trigger/delay_counter_fe_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X12Y22     U_trigger/delay_counter_fe_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X12Y23     U_trigger/delay_counter_fe_reg[16]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y5      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y5      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X23Y4      U_fifo/fifo_overflow_blocked_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X27Y34     U_pattern_matcher/input_data_reg[248]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y34     U_pattern_matcher/input_data_reg[249]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X25Y38     U_pattern_matcher/input_data_reg[252]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X27Y34     U_pattern_matcher/input_data_reg[256]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y34     U_pattern_matcher/input_data_reg[257]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y3    U_trigger_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  trigger_clk
  To Clock:  trigger_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 1.460ns (39.693%)  route 2.218ns (60.307%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 8.198 - 4.000 ) 
    Source Clock Delay      (SCD):    4.462ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.362     4.462    U_trigger/clk_out1
    SLICE_X22Y14         FDRE                                         r  U_trigger/trigger_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.433     4.895 f  U_trigger/trigger_index_reg[3]/Q
                         net (fo=3, routed)           0.868     5.762    U_trigger/trigger_index_reg_n_0_[3]
    SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.105     5.867 r  U_trigger/i__carry_i_3__0/O
                         net (fo=1, routed)           0.475     6.342    U_trigger/i__carry_i_3__0_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.760 r  U_trigger/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.760    U_trigger/state0_inferred__0/i__carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.858 r  U_trigger/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.858    U_trigger/state0_inferred__0/i__carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.956 r  U_trigger/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.956    U_trigger/state0_inferred__0/i__carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.054 r  U_trigger/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=7, routed)           0.651     7.705    U_trigger/state0_inferred__0/i__carry__2_n_0
    SLICE_X27Y14         LUT6 (Prop_lut6_I5_O)        0.105     7.810 r  U_trigger/delay_counter[0]_i_2/O
                         net (fo=1, routed)           0.225     8.035    U_trigger/delay_counter[0]_i_2_n_0
    SLICE_X27Y13         LUT6 (Prop_lut6_I3_O)        0.105     8.140 r  U_trigger/delay_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.140    U_trigger/delay_counter[0]_i_1_n_0
    SLICE_X27Y13         FDRE                                         r  U_trigger/delay_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.257     8.198    U_trigger/clk_out1
    SLICE_X27Y13         FDRE                                         r  U_trigger/delay_counter_reg[0]/C
                         clock pessimism              0.224     8.423    
                         clock uncertainty           -0.069     8.353    
    SLICE_X27Y13         FDRE (Setup_fdre_C_D)        0.030     8.383    U_trigger/delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.415ns (43.131%)  route 1.866ns (56.869%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 8.191 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.365     4.465    U_trigger/clk_out1
    SLICE_X25Y13         FDRE                                         r  U_trigger/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.379     4.844 r  U_trigger/delay_counter_reg[1]/Q
                         net (fo=5, routed)           0.821     5.665    U_trigger/delay_counter[1]
    SLICE_X24Y13         LUT4 (Prop_lut4_I0_O)        0.105     5.770 r  U_trigger/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.770    U_trigger/i__carry_i_8__1_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.193 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.193    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.293 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.293    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.424 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.406     6.830    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.277     7.107 r  U_trigger/U_match_cdc/trigger_index[3]_i_1/O
                         net (fo=4, routed)           0.638     7.745    U_trigger/U_match_cdc_n_2
    SLICE_X20Y14         FDRE                                         r  U_trigger/trigger_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.250     8.191    U_trigger/clk_out1
    SLICE_X20Y14         FDRE                                         r  U_trigger/trigger_index_reg[0]/C
                         clock pessimism              0.224     8.416    
                         clock uncertainty           -0.069     8.346    
    SLICE_X20Y14         FDRE (Setup_fdre_C_CE)      -0.168     8.178    U_trigger/trigger_index_reg[0]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.355ns (38.974%)  route 2.122ns (61.026%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 8.191 - 4.000 ) 
    Source Clock Delay      (SCD):    4.462ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.362     4.462    U_trigger/clk_out1
    SLICE_X22Y14         FDRE                                         r  U_trigger/trigger_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.433     4.895 f  U_trigger/trigger_index_reg[3]/Q
                         net (fo=3, routed)           0.868     5.762    U_trigger/trigger_index_reg_n_0_[3]
    SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.105     5.867 r  U_trigger/i__carry_i_3__0/O
                         net (fo=1, routed)           0.475     6.342    U_trigger/i__carry_i_3__0_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.760 r  U_trigger/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.760    U_trigger/state0_inferred__0/i__carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.858 r  U_trigger/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.858    U_trigger/state0_inferred__0/i__carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.956 r  U_trigger/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.956    U_trigger/state0_inferred__0/i__carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.054 r  U_trigger/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=7, routed)           0.779     7.833    U_trigger/state0_inferred__0/i__carry__2_n_0
    SLICE_X20Y14         LUT3 (Prop_lut3_I0_O)        0.105     7.938 r  U_trigger/trigger_index[0]_i_1/O
                         net (fo=1, routed)           0.000     7.938    U_trigger/trigger_index[0]_i_1_n_0
    SLICE_X20Y14         FDRE                                         r  U_trigger/trigger_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.250     8.191    U_trigger/clk_out1
    SLICE_X20Y14         FDRE                                         r  U_trigger/trigger_index_reg[0]/C
                         clock pessimism              0.224     8.416    
                         clock uncertainty           -0.069     8.346    
    SLICE_X20Y14         FDRE (Setup_fdre_C_D)        0.030     8.376    U_trigger/trigger_index_reg[0]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.355ns (38.966%)  route 2.122ns (61.034%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 8.196 - 4.000 ) 
    Source Clock Delay      (SCD):    4.462ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.362     4.462    U_trigger/clk_out1
    SLICE_X22Y14         FDRE                                         r  U_trigger/trigger_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.433     4.895 f  U_trigger/trigger_index_reg[3]/Q
                         net (fo=3, routed)           0.868     5.762    U_trigger/trigger_index_reg_n_0_[3]
    SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.105     5.867 r  U_trigger/i__carry_i_3__0/O
                         net (fo=1, routed)           0.475     6.342    U_trigger/i__carry_i_3__0_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.760 r  U_trigger/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.760    U_trigger/state0_inferred__0/i__carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.858 r  U_trigger/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.858    U_trigger/state0_inferred__0/i__carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.956 r  U_trigger/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.956    U_trigger/state0_inferred__0/i__carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.054 r  U_trigger/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=7, routed)           0.780     7.834    U_trigger/state0_inferred__0/i__carry__2_n_0
    SLICE_X22Y14         LUT4 (Prop_lut4_I2_O)        0.105     7.939 r  U_trigger/trigger_index[1]_i_1/O
                         net (fo=1, routed)           0.000     7.939    U_trigger/trigger_index[1]_i_1_n_0
    SLICE_X22Y14         FDRE                                         r  U_trigger/trigger_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.255     8.196    U_trigger/clk_out1
    SLICE_X22Y14         FDRE                                         r  U_trigger/trigger_index_reg[1]/C
                         clock pessimism              0.265     8.462    
                         clock uncertainty           -0.069     8.392    
    SLICE_X22Y14         FDRE (Setup_fdre_C_D)        0.072     8.464    U_trigger/trigger_index_reg[1]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 1.355ns (39.584%)  route 2.068ns (60.416%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 8.195 - 4.000 ) 
    Source Clock Delay      (SCD):    4.462ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.362     4.462    U_trigger/clk_out1
    SLICE_X22Y14         FDRE                                         r  U_trigger/trigger_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.433     4.895 f  U_trigger/trigger_index_reg[3]/Q
                         net (fo=3, routed)           0.868     5.762    U_trigger/trigger_index_reg_n_0_[3]
    SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.105     5.867 r  U_trigger/i__carry_i_3__0/O
                         net (fo=1, routed)           0.475     6.342    U_trigger/i__carry_i_3__0_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.760 r  U_trigger/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.760    U_trigger/state0_inferred__0/i__carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.858 r  U_trigger/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.858    U_trigger/state0_inferred__0/i__carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.956 r  U_trigger/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.956    U_trigger/state0_inferred__0/i__carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.054 f  U_trigger/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=7, routed)           0.725     7.780    U_trigger/U_match_cdc/CO[0]
    SLICE_X24Y17         LUT5 (Prop_lut5_I0_O)        0.105     7.885 r  U_trigger/U_match_cdc/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.885    U_trigger/U_match_cdc_n_1
    SLICE_X24Y17         FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.254     8.195    U_trigger/clk_out1
    SLICE_X24Y17         FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.224     8.420    
                         clock uncertainty           -0.069     8.350    
    SLICE_X24Y17         FDSE (Setup_fdse_C_D)        0.072     8.422    U_trigger/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.422    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 1.415ns (43.865%)  route 1.811ns (56.135%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 8.195 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.365     4.465    U_trigger/clk_out1
    SLICE_X25Y13         FDRE                                         r  U_trigger/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.379     4.844 r  U_trigger/delay_counter_reg[1]/Q
                         net (fo=5, routed)           0.821     5.665    U_trigger/delay_counter[1]
    SLICE_X24Y13         LUT4 (Prop_lut4_I0_O)        0.105     5.770 r  U_trigger/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.770    U_trigger/i__carry_i_8__1_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.193 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.193    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.293 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.293    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.424 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.398     6.822    U_trigger/p_0_in1_in
    SLICE_X24Y17         LUT6 (Prop_lut6_I4_O)        0.277     7.099 r  U_trigger/FSM_onehot_state[2]_i_1/O
                         net (fo=4, routed)           0.591     7.690    U_trigger/FSM_onehot_state[2]_i_1_n_0
    SLICE_X24Y17         FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.254     8.195    U_trigger/clk_out1
    SLICE_X24Y17         FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.239     8.435    
                         clock uncertainty           -0.069     8.365    
    SLICE_X24Y17         FDSE (Setup_fdse_C_CE)      -0.136     8.229    U_trigger/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 1.415ns (43.865%)  route 1.811ns (56.135%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 8.195 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.365     4.465    U_trigger/clk_out1
    SLICE_X25Y13         FDRE                                         r  U_trigger/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.379     4.844 r  U_trigger/delay_counter_reg[1]/Q
                         net (fo=5, routed)           0.821     5.665    U_trigger/delay_counter[1]
    SLICE_X24Y13         LUT4 (Prop_lut4_I0_O)        0.105     5.770 r  U_trigger/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.770    U_trigger/i__carry_i_8__1_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.193 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.193    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.293 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.293    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.424 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.398     6.822    U_trigger/p_0_in1_in
    SLICE_X24Y17         LUT6 (Prop_lut6_I4_O)        0.277     7.099 r  U_trigger/FSM_onehot_state[2]_i_1/O
                         net (fo=4, routed)           0.591     7.690    U_trigger/FSM_onehot_state[2]_i_1_n_0
    SLICE_X24Y17         FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.254     8.195    U_trigger/clk_out1
    SLICE_X24Y17         FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.239     8.435    
                         clock uncertainty           -0.069     8.365    
    SLICE_X24Y17         FDRE (Setup_fdre_C_CE)      -0.136     8.229    U_trigger/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 1.415ns (43.865%)  route 1.811ns (56.135%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 8.195 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.365     4.465    U_trigger/clk_out1
    SLICE_X25Y13         FDRE                                         r  U_trigger/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.379     4.844 r  U_trigger/delay_counter_reg[1]/Q
                         net (fo=5, routed)           0.821     5.665    U_trigger/delay_counter[1]
    SLICE_X24Y13         LUT4 (Prop_lut4_I0_O)        0.105     5.770 r  U_trigger/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.770    U_trigger/i__carry_i_8__1_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.193 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.193    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.293 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.293    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.424 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.398     6.822    U_trigger/p_0_in1_in
    SLICE_X24Y17         LUT6 (Prop_lut6_I4_O)        0.277     7.099 r  U_trigger/FSM_onehot_state[2]_i_1/O
                         net (fo=4, routed)           0.591     7.690    U_trigger/FSM_onehot_state[2]_i_1_n_0
    SLICE_X24Y17         FDRE                                         r  U_trigger/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.254     8.195    U_trigger/clk_out1
    SLICE_X24Y17         FDRE                                         r  U_trigger/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.239     8.435    
                         clock uncertainty           -0.069     8.365    
    SLICE_X24Y17         FDRE (Setup_fdre_C_CE)      -0.136     8.229    U_trigger/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/O_trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 1.415ns (43.865%)  route 1.811ns (56.135%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 8.195 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.365     4.465    U_trigger/clk_out1
    SLICE_X25Y13         FDRE                                         r  U_trigger/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.379     4.844 r  U_trigger/delay_counter_reg[1]/Q
                         net (fo=5, routed)           0.821     5.665    U_trigger/delay_counter[1]
    SLICE_X24Y13         LUT4 (Prop_lut4_I0_O)        0.105     5.770 r  U_trigger/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.770    U_trigger/i__carry_i_8__1_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.193 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.193    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.293 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.293    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.424 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.398     6.822    U_trigger/p_0_in1_in
    SLICE_X24Y17         LUT6 (Prop_lut6_I4_O)        0.277     7.099 r  U_trigger/FSM_onehot_state[2]_i_1/O
                         net (fo=4, routed)           0.591     7.690    U_trigger/FSM_onehot_state[2]_i_1_n_0
    SLICE_X24Y17         FDRE                                         r  U_trigger/O_trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.254     8.195    U_trigger/clk_out1
    SLICE_X24Y17         FDRE                                         r  U_trigger/O_trigger_reg/C
                         clock pessimism              0.239     8.435    
                         clock uncertainty           -0.069     8.365    
    SLICE_X24Y17         FDRE (Setup_fdre_C_CE)      -0.136     8.229    U_trigger/O_trigger_reg
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 1.375ns (39.315%)  route 2.122ns (60.685%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 8.196 - 4.000 ) 
    Source Clock Delay      (SCD):    4.462ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.362     4.462    U_trigger/clk_out1
    SLICE_X22Y14         FDRE                                         r  U_trigger/trigger_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.433     4.895 f  U_trigger/trigger_index_reg[3]/Q
                         net (fo=3, routed)           0.868     5.762    U_trigger/trigger_index_reg_n_0_[3]
    SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.105     5.867 r  U_trigger/i__carry_i_3__0/O
                         net (fo=1, routed)           0.475     6.342    U_trigger/i__carry_i_3__0_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.760 r  U_trigger/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.760    U_trigger/state0_inferred__0/i__carry_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.858 r  U_trigger/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.858    U_trigger/state0_inferred__0/i__carry__0_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.956 r  U_trigger/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.956    U_trigger/state0_inferred__0/i__carry__1_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.054 r  U_trigger/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=7, routed)           0.780     7.834    U_trigger/state0_inferred__0/i__carry__2_n_0
    SLICE_X22Y14         LUT5 (Prop_lut5_I3_O)        0.125     7.959 r  U_trigger/trigger_index[2]_i_1/O
                         net (fo=1, routed)           0.000     7.959    U_trigger/trigger_index[2]_i_1_n_0
    SLICE_X22Y14         FDRE                                         r  U_trigger/trigger_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.255     8.196    U_trigger/clk_out1
    SLICE_X22Y14         FDRE                                         r  U_trigger/trigger_index_reg[2]/C
                         clock pessimism              0.265     8.462    
                         clock uncertainty           -0.069     8.392    
    SLICE_X22Y14         FDRE (Setup_fdre_C_D)        0.106     8.498    U_trigger/trigger_index_reg[2]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  0.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.271ns (53.288%)  route 0.238ns (46.712%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.560     1.419    U_trigger/clk_out1
    SLICE_X17Y12         FDRE                                         r  U_trigger/trigger_width_r_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.128     1.547 r  U_trigger/trigger_width_r_reg[3][8]/Q
                         net (fo=1, routed)           0.083     1.630    U_trigger/trigger_width_r[3]__0[8]
    SLICE_X17Y12         LUT6 (Prop_lut6_I0_O)        0.098     1.728 r  U_trigger/trigger_width[8]_i_3/O
                         net (fo=1, routed)           0.154     1.882    U_trigger/trigger_width[8]_i_3_n_0
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.927 r  U_trigger/trigger_width[8]_i_1/O
                         net (fo=1, routed)           0.000     1.927    U_trigger/trigger_width[8]_i_1_n_0
    SLICE_X18Y13         FDRE                                         r  U_trigger/trigger_width_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.826     1.928    U_trigger/clk_out1
    SLICE_X18Y13         FDRE                                         r  U_trigger/trigger_width_reg[8]/C
                         clock pessimism             -0.248     1.680    
    SLICE_X18Y13         FDRE (Hold_fdre_C_D)         0.120     1.800    U_trigger/trigger_width_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_pattern_matcher/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_pattern_matcher/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.558     1.417    U_pattern_matcher/clk_out1
    SLICE_X8Y19          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  U_pattern_matcher/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064     1.622    U_pattern_matcher/arm_pipe[0]
    SLICE_X8Y19          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.826     1.928    U_pattern_matcher/clk_out1
    SLICE_X8Y19          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/C
                         clock pessimism             -0.511     1.417    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.075     1.492    U_pattern_matcher/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/req_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/req_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.550     1.409    U_trigger/U_match_cdc/clk_out1
    SLICE_X18Y23         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.164     1.573 r  U_trigger/U_match_cdc/req_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.628    U_trigger/U_match_cdc/req_pipe[0]
    SLICE_X18Y23         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.816     1.918    U_trigger/U_match_cdc/clk_out1
    SLICE_X18Y23         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[1]/C
                         clock pessimism             -0.509     1.409    
    SLICE_X18Y23         FDRE (Hold_fdre_C_D)         0.060     1.469    U_trigger/U_match_cdc/req_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.852%)  route 0.333ns (64.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.559     1.418    U_trigger/clk_out1
    SLICE_X17Y13         FDRE                                         r  U_trigger/trigger_width_r_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  U_trigger/trigger_width_r_reg[0][1]/Q
                         net (fo=2, routed)           0.333     1.892    U_trigger/trigger_width_r[0]__0[1]
    SLICE_X21Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.937 r  U_trigger/trigger_width[1]_i_1/O
                         net (fo=1, routed)           0.000     1.937    U_trigger/trigger_width[1]_i_1_n_0
    SLICE_X21Y13         FDRE                                         r  U_trigger/trigger_width_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.826     1.928    U_trigger/clk_out1
    SLICE_X21Y13         FDRE                                         r  U_trigger/trigger_width_reg[1]/C
                         clock pessimism             -0.248     1.680    
    SLICE_X21Y13         FDRE (Hold_fdre_C_D)         0.092     1.772    U_trigger/trigger_width_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.421%)  route 0.339ns (64.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.560     1.419    U_trigger/clk_out1
    SLICE_X17Y12         FDRE                                         r  U_trigger/trigger_width_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  U_trigger/trigger_width_r_reg[0][0]/Q
                         net (fo=2, routed)           0.339     1.899    U_trigger/trigger_width_r[0]__0[0]
    SLICE_X20Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.944 r  U_trigger/trigger_width[0]_i_1/O
                         net (fo=1, routed)           0.000     1.944    U_trigger/trigger_width[0]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  U_trigger/trigger_width_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.827     1.929    U_trigger/clk_out1
    SLICE_X20Y12         FDRE                                         r  U_trigger/trigger_width_reg[0]/C
                         clock pessimism             -0.248     1.681    
    SLICE_X20Y12         FDRE (Hold_fdre_C_D)         0.092     1.773    U_trigger/trigger_width_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[6][16]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.231ns (41.229%)  route 0.329ns (58.771%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.559     1.418    U_trigger/clk_out1
    SLICE_X17Y14         FDRE                                         r  U_trigger/trigger_width_r_reg[6][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  U_trigger/trigger_width_r_reg[6][16]/Q
                         net (fo=1, routed)           0.158     1.717    U_trigger/trigger_width_r[6]__0[16]
    SLICE_X17Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.762 r  U_trigger/trigger_width[16]_i_3/O
                         net (fo=1, routed)           0.171     1.933    U_trigger/trigger_width[16]_i_3_n_0
    SLICE_X18Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.978 r  U_trigger/trigger_width[16]_i_2/O
                         net (fo=1, routed)           0.000     1.978    U_trigger/trigger_width[16]_i_2_n_0
    SLICE_X18Y15         FDRE                                         r  U_trigger/trigger_width_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.825     1.927    U_trigger/clk_out1
    SLICE_X18Y15         FDRE                                         r  U_trigger/trigger_width_reg[16]/C
                         clock pessimism             -0.248     1.679    
    SLICE_X18Y15         FDRE (Hold_fdre_C_D)         0.120     1.799    U_trigger/trigger_width_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/dst_req_r_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/dst_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.552     1.411    U_trigger/U_match_cdc/clk_out1
    SLICE_X18Y22         FDRE                                         r  U_trigger/U_match_cdc/dst_req_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.148     1.559 f  U_trigger/U_match_cdc/dst_req_r_reg/Q
                         net (fo=1, routed)           0.057     1.616    U_trigger/U_match_cdc/dst_req_r
    SLICE_X18Y22         LUT2 (Prop_lut2_I1_O)        0.098     1.714 r  U_trigger/U_match_cdc/dst_pulse_i_1__1/O
                         net (fo=1, routed)           0.000     1.714    U_trigger/U_match_cdc/dst_pulse0
    SLICE_X18Y22         FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.818     1.920    U_trigger/U_match_cdc/clk_out1
    SLICE_X18Y22         FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/C
                         clock pessimism             -0.509     1.411    
    SLICE_X18Y22         FDRE (Hold_fdre_C_D)         0.120     1.531    U_trigger/U_match_cdc/dst_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.093%)  route 0.114ns (37.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.564     1.423    U_trigger/clk_out1
    SLICE_X25Y8          FDRE                                         r  U_trigger/trigger_width_r_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  U_trigger/trigger_width_r_reg[0][6]/Q
                         net (fo=2, routed)           0.114     1.677    U_trigger/trigger_width_r[0]__0[6]
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.045     1.722 r  U_trigger/trigger_width[6]_i_1/O
                         net (fo=1, routed)           0.000     1.722    U_trigger/trigger_width[6]_i_1_n_0
    SLICE_X25Y7          FDRE                                         r  U_trigger/trigger_width_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.833     1.935    U_trigger/clk_out1
    SLICE_X25Y7          FDRE                                         r  U_trigger/trigger_width_reg[6]/C
                         clock pessimism             -0.496     1.439    
    SLICE_X25Y7          FDRE (Hold_fdre_C_D)         0.092     1.531    U_trigger/trigger_width_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_pattern_matcher/arm_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_pattern_matcher/arm_r_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.558     1.417    U_pattern_matcher/clk_out1
    SLICE_X8Y19          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.128     1.545 r  U_pattern_matcher/arm_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     1.661    U_pattern_matcher/arm_pipe[1]
    SLICE_X8Y19          FDRE                                         r  U_pattern_matcher/arm_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.826     1.928    U_pattern_matcher/clk_out1
    SLICE_X8Y19          FDRE                                         r  U_pattern_matcher/arm_r_reg/C
                         clock pessimism             -0.511     1.417    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.012     1.429    U_pattern_matcher/arm_r_reg
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/req_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/dst_req_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.550     1.409    U_trigger/U_match_cdc/clk_out1
    SLICE_X18Y23         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.148     1.557 r  U_trigger/U_match_cdc/req_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     1.672    U_trigger/U_match_cdc/req_pipe[1]
    SLICE_X18Y23         FDRE                                         r  U_trigger/U_match_cdc/dst_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.816     1.918    U_trigger/U_match_cdc/clk_out1
    SLICE_X18Y23         FDRE                                         r  U_trigger/U_match_cdc/dst_req_reg/C
                         clock pessimism             -0.509     1.409    
    SLICE_X18Y23         FDRE (Hold_fdre_C_D)        -0.001     1.408    U_trigger/U_match_cdc/dst_req_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trigger_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y2    U_trigger_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X8Y19      U_pattern_matcher/arm_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X8Y19      U_pattern_matcher/arm_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X8Y19      U_pattern_matcher/arm_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y26     U_pattern_matcher/mask_r_reg[187]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y26     U_pattern_matcher/mask_r_reg[188]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X31Y28     U_pattern_matcher/mask_r_reg[189]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X8Y28      U_pattern_matcher/mask_r_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y28     U_pattern_matcher/mask_r_reg[190]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X15Y37     U_pattern_matcher/mask_r_reg[291]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X15Y37     U_pattern_matcher/mask_r_reg[306]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X15Y37     U_pattern_matcher/pattern_r_reg[291]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X15Y37     U_pattern_matcher/pattern_r_reg[294]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X15Y37     U_pattern_matcher/pattern_r_reg[297]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X15Y38     U_pattern_matcher/pattern_r_reg[300]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X15Y38     U_pattern_matcher/pattern_r_reg[303]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X15Y38     U_pattern_matcher/mask_r_reg[315]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y38     U_pattern_matcher/mask_r_reg[316]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y38     U_pattern_matcher/mask_r_reg[317]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y26     U_pattern_matcher/pattern_r_reg[184]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y26     U_pattern_matcher/pattern_r_reg[185]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X5Y29      U_pattern_matcher/pattern_r_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y19     U_trigger/trigger_delay_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y18     U_trigger/trigger_delay_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y19     U_trigger/trigger_delay_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X28Y31     U_pattern_matcher/mask_r_reg[205]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X28Y31     U_pattern_matcher/mask_r_reg[206]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X28Y31     U_pattern_matcher/pattern_r_reg[205]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X28Y31     U_pattern_matcher/pattern_r_reg[206]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 0.557ns (7.465%)  route 6.904ns (92.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y41         FDRE                                         r  U_usb_reg_main/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.433     5.050 r  U_usb_reg_main/reg_datao_reg[0]/Q
                         net (fo=138, routed)         6.140    11.191    U_usb_reg_main/reg_datao_reg[7]_0[72]
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.124    11.315 r  U_usb_reg_main/reg_pattern[56]_i_1/O
                         net (fo=2, routed)           0.764    12.078    U_reg_usb/reg_pattern_reg[511]_1[43]
    SLICE_X11Y32         FDRE                                         r  U_reg_usb/reg_pattern_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        1.263    14.286    U_reg_usb/clk_usb_buf
    SLICE_X11Y32         FDRE                                         r  U_reg_usb/reg_pattern_reg[56]/C
                         clock pessimism              0.164    14.450    
                         clock uncertainty           -0.035    14.415    
    SLICE_X11Y32         FDRE (Setup_fdre_C_D)       -0.209    14.206    U_reg_usb/reg_pattern_reg[56]
  -------------------------------------------------------------------
                         required time                         14.206    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[496]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        9.785ns  (logic 1.500ns (15.331%)  route 8.285ns (84.669%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 14.350 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.367    U_reg_main/USB_SPARE0_IBUF
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.105     5.472 r  U_reg_main/dst_req_i_1/O
                         net (fo=2847, routed)        6.313    11.785    U_reg_usb/fpga_reset
    SLICE_X32Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[496]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        1.327    14.350    U_reg_usb/clk_usb_buf
    SLICE_X32Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[496]/C
                         clock pessimism              0.000    14.350    
                         clock uncertainty           -0.035    14.315    
    SLICE_X32Y44         FDRE (Setup_fdre_C_R)       -0.352    13.963    U_reg_usb/reg_pattern_mask_reg[496]
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[499]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        9.785ns  (logic 1.500ns (15.331%)  route 8.285ns (84.669%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 14.350 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.367    U_reg_main/USB_SPARE0_IBUF
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.105     5.472 r  U_reg_main/dst_req_i_1/O
                         net (fo=2847, routed)        6.313    11.785    U_reg_usb/fpga_reset
    SLICE_X32Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[499]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        1.327    14.350    U_reg_usb/clk_usb_buf
    SLICE_X32Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[499]/C
                         clock pessimism              0.000    14.350    
                         clock uncertainty           -0.035    14.315    
    SLICE_X32Y44         FDRE (Setup_fdre_C_R)       -0.352    13.963    U_reg_usb/reg_pattern_mask_reg[499]
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[504]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        9.781ns  (logic 1.500ns (15.337%)  route 8.281ns (84.663%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 14.350 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.367    U_reg_main/USB_SPARE0_IBUF
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.105     5.472 r  U_reg_main/dst_req_i_1/O
                         net (fo=2847, routed)        6.309    11.781    U_reg_usb/fpga_reset
    SLICE_X33Y44         FDRE                                         r  U_reg_usb/reg_pattern_reg[504]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        1.327    14.350    U_reg_usb/clk_usb_buf
    SLICE_X33Y44         FDRE                                         r  U_reg_usb/reg_pattern_reg[504]/C
                         clock pessimism              0.000    14.350    
                         clock uncertainty           -0.035    14.315    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.352    13.963    U_reg_usb/reg_pattern_reg[504]
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[505]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        9.781ns  (logic 1.500ns (15.337%)  route 8.281ns (84.663%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 14.350 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.367    U_reg_main/USB_SPARE0_IBUF
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.105     5.472 r  U_reg_main/dst_req_i_1/O
                         net (fo=2847, routed)        6.309    11.781    U_reg_usb/fpga_reset
    SLICE_X33Y44         FDRE                                         r  U_reg_usb/reg_pattern_reg[505]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        1.327    14.350    U_reg_usb/clk_usb_buf
    SLICE_X33Y44         FDRE                                         r  U_reg_usb/reg_pattern_reg[505]/C
                         clock pessimism              0.000    14.350    
                         clock uncertainty           -0.035    14.315    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.352    13.963    U_reg_usb/reg_pattern_reg[505]
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[510]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        9.781ns  (logic 1.500ns (15.337%)  route 8.281ns (84.663%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 14.350 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.367    U_reg_main/USB_SPARE0_IBUF
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.105     5.472 r  U_reg_main/dst_req_i_1/O
                         net (fo=2847, routed)        6.309    11.781    U_reg_usb/fpga_reset
    SLICE_X33Y44         FDRE                                         r  U_reg_usb/reg_pattern_reg[510]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        1.327    14.350    U_reg_usb/clk_usb_buf
    SLICE_X33Y44         FDRE                                         r  U_reg_usb/reg_pattern_reg[510]/C
                         clock pessimism              0.000    14.350    
                         clock uncertainty           -0.035    14.315    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.352    13.963    U_reg_usb/reg_pattern_reg[510]
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 0.557ns (7.599%)  route 6.773ns (92.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y41         FDRE                                         r  U_usb_reg_main/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.433     5.050 r  U_usb_reg_main/reg_datao_reg[0]/Q
                         net (fo=138, routed)         6.014    11.064    U_usb_reg_main/reg_datao_reg[7]_0[72]
    SLICE_X13Y30         LUT3 (Prop_lut3_I1_O)        0.124    11.188 r  U_usb_reg_main/reg_pattern[48]_i_1/O
                         net (fo=2, routed)           0.759    11.947    U_reg_usb/reg_pattern_reg[511]_1[35]
    SLICE_X9Y30          FDRE                                         r  U_reg_usb/reg_pattern_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        1.261    14.284    U_reg_usb/clk_usb_buf
    SLICE_X9Y30          FDRE                                         r  U_reg_usb/reg_pattern_reg[48]/C
                         clock pessimism              0.164    14.448    
                         clock uncertainty           -0.035    14.413    
    SLICE_X9Y30          FDRE (Setup_fdre_C_D)       -0.221    14.192    U_reg_usb/reg_pattern_reg[48]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 0.557ns (7.615%)  route 6.758ns (92.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y41         FDRE                                         r  U_usb_reg_main/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.433     5.050 r  U_usb_reg_main/reg_datao_reg[0]/Q
                         net (fo=138, routed)         6.014    11.064    U_usb_reg_main/reg_datao_reg[7]_0[72]
    SLICE_X13Y30         LUT3 (Prop_lut3_I1_O)        0.124    11.188 r  U_usb_reg_main/reg_pattern[48]_i_1/O
                         net (fo=2, routed)           0.744    11.932    U_reg_usb/reg_pattern_reg[511]_1[35]
    SLICE_X10Y30         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        1.261    14.284    U_reg_usb/clk_usb_buf
    SLICE_X10Y30         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[48]/C
                         clock pessimism              0.164    14.448    
                         clock uncertainty           -0.035    14.413    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)       -0.177    14.236    U_reg_usb/reg_pattern_mask_reg[48]
  -------------------------------------------------------------------
                         required time                         14.236    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[312]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 0.538ns (7.274%)  route 6.858ns (92.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y41         FDRE                                         r  U_usb_reg_main/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.433     5.050 r  U_usb_reg_main/reg_datao_reg[0]/Q
                         net (fo=138, routed)         6.140    11.191    U_usb_reg_main/reg_datao_reg[7]_0[72]
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.105    11.296 r  U_usb_reg_main/reg_pattern[312]_i_1/O
                         net (fo=2, routed)           0.718    12.013    U_reg_usb/reg_pattern_reg[511]_1[299]
    SLICE_X15Y35         FDRE                                         r  U_reg_usb/reg_pattern_reg[312]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        1.263    14.286    U_reg_usb/clk_usb_buf
    SLICE_X15Y35         FDRE                                         r  U_reg_usb/reg_pattern_reg[312]/C
                         clock pessimism              0.164    14.450    
                         clock uncertainty           -0.035    14.415    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)       -0.075    14.340    U_reg_usb/reg_pattern_reg[312]
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[336]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 0.557ns (7.736%)  route 6.644ns (92.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y41         FDRE                                         r  U_usb_reg_main/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.433     5.050 r  U_usb_reg_main/reg_datao_reg[0]/Q
                         net (fo=138, routed)         6.168    11.218    U_usb_reg_main/reg_datao_reg[7]_0[72]
    SLICE_X13Y36         LUT3 (Prop_lut3_I1_O)        0.124    11.342 r  U_usb_reg_main/reg_pattern[336]_i_1/O
                         net (fo=2, routed)           0.476    11.818    U_reg_usb/reg_pattern_reg[511]_1[323]
    SLICE_X12Y40         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[336]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        1.267    14.290    U_reg_usb/clk_usb_buf
    SLICE_X12Y40         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[336]/C
                         clock pessimism              0.164    14.454    
                         clock uncertainty           -0.035    14.419    
    SLICE_X12Y40         FDRE (Setup_fdre_C_D)       -0.237    14.182    U_reg_usb/reg_pattern_mask_reg[336]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -11.818    
  -------------------------------------------------------------------
                         slack                                  2.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fifo/fifo_full_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/fifo_full_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.563     1.471    U_fifo/clk_usb_buf
    SLICE_X31Y12         FDRE                                         r  U_fifo/fifo_full_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_fifo/fifo_full_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.667    U_fifo/fifo_full_pipe[0]
    SLICE_X31Y12         FDRE                                         r  U_fifo/fifo_full_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.831     1.983    U_fifo/clk_usb_buf
    SLICE_X31Y12         FDRE                                         r  U_fifo/fifo_full_pipe_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X31Y12         FDRE (Hold_fdre_C_D)         0.075     1.546    U_fifo/fifo_full_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.555     1.463    U_reg_usb/U_stat_update_cdc/clk_usb_buf
    SLICE_X4Y24          FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064     1.668    U_reg_usb/U_stat_update_cdc/ack_pipe[0]
    SLICE_X4Y24          FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.822     1.974    U_reg_usb/U_stat_update_cdc/clk_usb_buf
    SLICE_X4Y24          FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.075     1.538    U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_fe_capture_main/capturing_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fe_capture_main/capturing_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.558     1.466    U_fe_capture_main/clk_usb_buf
    SLICE_X20Y15         FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U_fe_capture_main/capturing_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064     1.671    U_fe_capture_main/capturing_pipe[0]
    SLICE_X20Y15         FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.825     1.977    U_fe_capture_main/clk_usb_buf
    SLICE_X20Y15         FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X20Y15         FDRE (Hold_fdre_C_D)         0.075     1.541    U_fe_capture_main/capturing_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_usb_reg_main/reg_bytecnt_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[289]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.812%)  route 0.319ns (63.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.550     1.458    U_usb_reg_main/clk_usb_buf
    SLICE_X21Y26         FDRE                                         r  U_usb_reg_main/reg_bytecnt_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  U_usb_reg_main/reg_bytecnt_reg[5]_rep__0/Q
                         net (fo=112, routed)         0.319     1.918    U_usb_reg_main/reg_bytecnt_reg[5]_rep__0_n_0
    SLICE_X17Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.963 r  U_usb_reg_main/reg_pattern[289]_i_1/O
                         net (fo=2, routed)           0.000     1.963    U_reg_usb/reg_pattern_reg[511]_1[276]
    SLICE_X17Y37         FDRE                                         r  U_reg_usb/reg_pattern_reg[289]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.829     1.981    U_reg_usb/clk_usb_buf
    SLICE_X17Y37         FDRE                                         r  U_reg_usb/reg_pattern_reg[289]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X17Y37         FDRE (Hold_fdre_C_D)         0.091     1.823    U_reg_usb/reg_pattern_reg[289]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.565     1.473    U_usb_autodetect/U_match_cdc/clk_usb_buf
    SLICE_X2Y16          FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.692    U_usb_autodetect/U_match_cdc/ack_pipe[0]
    SLICE_X2Y16          FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.832     1.984    U_usb_autodetect/U_match_cdc/clk_usb_buf
    SLICE_X2Y16          FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.060     1.533    U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_reg_main/U_match_cdc/req_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/U_match_cdc/req_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.555     1.463    U_reg_main/U_match_cdc/clk_usb_buf
    SLICE_X14Y22         FDRE                                         r  U_reg_main/U_match_cdc/req_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  U_reg_main/U_match_cdc/req_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.682    U_reg_main/U_match_cdc/req_pipe[0]
    SLICE_X14Y22         FDRE                                         r  U_reg_main/U_match_cdc/req_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.822     1.974    U_reg_main/U_match_cdc/clk_usb_buf
    SLICE_X14Y22         FDRE                                         r  U_reg_main/U_match_cdc/req_pipe_reg[1]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X14Y22         FDRE (Hold_fdre_C_D)         0.060     1.523    U_reg_main/U_match_cdc/req_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_fifo/fifo_overflow_blocked_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/fifo_overflow_blocked_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.565     1.473    U_fifo/clk_usb_buf
    SLICE_X24Y4          FDRE                                         r  U_fifo/fifo_overflow_blocked_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  U_fifo/fifo_overflow_blocked_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.692    U_fifo/fifo_overflow_blocked_pipe[0]
    SLICE_X24Y4          FDRE                                         r  U_fifo/fifo_overflow_blocked_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.834     1.986    U_fifo/clk_usb_buf
    SLICE_X24Y4          FDRE                                         r  U_fifo/fifo_overflow_blocked_pipe_reg[1]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X24Y4          FDRE (Hold_fdre_C_D)         0.060     1.533    U_fifo/fifo_overflow_blocked_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[14]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.222%)  route 0.279ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.599     1.507    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/rd_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[14])
                                                      0.204     1.711 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[14]
                         net (fo=1, routed)           0.279     1.990    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/p_23_out[14]
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[14]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.873     2.026    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.529    
    RAMB36_X0Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[14])
                                                      0.296     1.825    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[3]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.222%)  route 0.279ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.599     1.507    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/rd_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[3])
                                                      0.204     1.711 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[3]
                         net (fo=1, routed)           0.279     1.990    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/p_23_out[3]
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.873     2.026    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.529    
    RAMB36_X0Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[3])
                                                      0.296     1.825    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[5]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.222%)  route 0.279ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.599     1.507    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/rd_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[5])
                                                      0.204     1.711 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[5]
                         net (fo=1, routed)           0.279     1.990    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/p_23_out[5]
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1689, routed)        0.873     2.026    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.529    
    RAMB36_X0Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[5])
                                                      0.296     1.825    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     MMCME2_ADV/PSCLK  n/a            1.999         10.000      8.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clk_usb_buf_BUFG_inst/I
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X30Y15     U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gunf.gunf2.UNDERFLOW_reg/C
Low Pulse Width   Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y17     U_reg_main/fifo_data_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y17     U_reg_main/fifo_data_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y17     U_reg_main/fifo_data_r_reg[9]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X19Y13     U_reg_main/reg_trigger_width_reg[41]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y17     U_reg_main/read_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y26     U_reg_usb/reg_pattern_reg[10]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X23Y17     U_reg_main/read_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X28Y17     U_reg_main/read_data_reg[2]/C
High Pulse Width  Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X17Y44     U_reg_usb/reg_pattern_mask_reg[390]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y40     U_usb_reg_main/cwusb_wrn_rs_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y8      U_reg_main/reg_trigger_width_reg[170]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y8      U_reg_main/reg_trigger_width_reg[174]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X6Y47      U_reg_usb/reg_pattern_reg[376]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X6Y47      U_reg_usb/reg_pattern_reg[377]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X7Y47      U_reg_usb/reg_pattern_reg[379]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y43     U_reg_usb/reg_pattern_mask_reg[449]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.727ns  (required time - arrival time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.348ns (44.345%)  route 0.437ns (55.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.436     4.536    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X32Y5          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDPE (Prop_fdpe_C_Q)         0.348     4.884 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.437     5.320    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X33Y5          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X33Y5          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.243    20.512    
                         clock uncertainty           -0.035    20.476    
    SLICE_X33Y5          FDPE (Recov_fdpe_C_PRE)     -0.429    20.047    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         20.047    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                 14.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.863%)  route 0.178ns (58.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.593     1.452    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X32Y5          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDPE (Prop_fdpe_C_Q)         0.128     1.580 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.178     1.758    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X33Y5          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.863     1.965    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X33Y5          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.500     1.465    
    SLICE_X33Y5          FDPE (Remov_fdpe_C_PRE)     -0.149     1.316    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.442    





