<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.8.10\IDE\ipcore\TSE_MAC\data\eth_mac_top.v<br>
C:\Gowin\Gowin_V1.9.8.10\IDE\ipcore\TSE_MAC\data\eth_mac.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV4MG160C5/I4</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-4</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>D</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jan 05 10:46:19 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Triple_Speed_Ethernet_MAC_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.352s, Peak memory usage = 40.688MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 40.688MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.079s, Peak memory usage = 40.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.057s, Peak memory usage = 40.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.117s, Peak memory usage = 40.688MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.021s, Peak memory usage = 40.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 40.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 40.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 40.688MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.075s, Peak memory usage = 40.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.025s, Peak memory usage = 40.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 40.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 3s, Peak memory usage = 53.840MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.19s, Peak memory usage = 53.840MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.089s, Peak memory usage = 53.840MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 4s, Peak memory usage = 53.840MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>248</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>248</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>130</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>118</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1189</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>75</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>705</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>404</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1031</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>195</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>245</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>591</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>8</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1045(1039 LUTs, 6 ALUs) / 4608</td>
<td>23%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1189 / 3792</td>
<td>32%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 3792</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1189 / 3792</td>
<td>32%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 10</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>mii_rx_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>mii_rx_clk_ibuf/I </td>
</tr>
<tr>
<td>mii_tx_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>mii_tx_clk_ibuf/I </td>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>mii_rx_clk</td>
<td>50.0(MHz)</td>
<td>87.9(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>mii_tx_clk</td>
<td>50.0(MHz)</td>
<td>86.6(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk</td>
<td>50.0(MHz)</td>
<td>99.9(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_tx_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_tx_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>mii_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>mii_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>1.227</td>
<td>1.227</td>
<td>tINS</td>
<td>RR</td>
<td>558</td>
<td>mii_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.681</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s1/CLK</td>
</tr>
<tr>
<td>2.254</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s1/Q</td>
</tr>
<tr>
<td>2.854</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n1466_s8/I1</td>
</tr>
<tr>
<td>4.228</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n1466_s8/F</td>
</tr>
<tr>
<td>4.828</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_s3/I1</td>
</tr>
<tr>
<td>6.202</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_s3/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4/I1</td>
</tr>
<tr>
<td>8.175</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4/F</td>
</tr>
<tr>
<td>8.775</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s3/I1</td>
</tr>
<tr>
<td>10.149</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s3/F</td>
</tr>
<tr>
<td>10.749</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s2/I1</td>
</tr>
<tr>
<td>12.123</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s2/F</td>
</tr>
<tr>
<td>12.723</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>mii_tx_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>mii_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>21.227</td>
<td>1.227</td>
<td>tINS</td>
<td>RR</td>
<td>558</td>
<td>mii_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>21.681</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1/CLK</td>
</tr>
<tr>
<td>21.181</td>
<td>-0.500</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 1.227, 73.009%; route: 0.454, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.869, 62.207%; route: 3.600, 32.604%; tC2Q: 0.573, 5.189%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 1.227, 73.009%; route: 0.454, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_tx_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_tx_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>mii_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>mii_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>1.227</td>
<td>1.227</td>
<td>tINS</td>
<td>RR</td>
<td>558</td>
<td>mii_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.681</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s1/CLK</td>
</tr>
<tr>
<td>2.254</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s1/Q</td>
</tr>
<tr>
<td>2.854</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n1466_s8/I1</td>
</tr>
<tr>
<td>4.228</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n1466_s8/F</td>
</tr>
<tr>
<td>4.828</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_s3/I1</td>
</tr>
<tr>
<td>6.202</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_s3/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4/I1</td>
</tr>
<tr>
<td>8.175</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4/F</td>
</tr>
<tr>
<td>8.775</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s3/I1</td>
</tr>
<tr>
<td>10.149</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s3/F</td>
</tr>
<tr>
<td>10.749</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s2/I1</td>
</tr>
<tr>
<td>12.123</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s2/F</td>
</tr>
<tr>
<td>12.723</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>mii_tx_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>mii_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>21.227</td>
<td>1.227</td>
<td>tINS</td>
<td>RR</td>
<td>558</td>
<td>mii_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>21.681</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1/CLK</td>
</tr>
<tr>
<td>21.181</td>
<td>-0.500</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 1.227, 73.009%; route: 0.454, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.869, 62.207%; route: 3.600, 32.604%; tC2Q: 0.573, 5.189%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 1.227, 73.009%; route: 0.454, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_tx_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_tx_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>mii_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>mii_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>1.227</td>
<td>1.227</td>
<td>tINS</td>
<td>RR</td>
<td>558</td>
<td>mii_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.681</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_4_s1/CLK</td>
</tr>
<tr>
<td>2.254</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_4_s1/Q</td>
</tr>
<tr>
<td>2.854</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n1469_s7/I1</td>
</tr>
<tr>
<td>4.228</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/n1469_s7/F</td>
</tr>
<tr>
<td>4.828</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s3/I1</td>
</tr>
<tr>
<td>6.202</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s3/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s7/I0</td>
</tr>
<tr>
<td>8.092</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s7/F</td>
</tr>
<tr>
<td>8.692</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s3/I1</td>
</tr>
<tr>
<td>10.065</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s3/F</td>
</tr>
<tr>
<td>10.665</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s2/I1</td>
</tr>
<tr>
<td>12.039</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s2/F</td>
</tr>
<tr>
<td>12.639</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>mii_tx_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>mii_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>21.227</td>
<td>1.227</td>
<td>tINS</td>
<td>RR</td>
<td>558</td>
<td>mii_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>21.681</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1/CLK</td>
</tr>
<tr>
<td>21.181</td>
<td>-0.500</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 1.227, 73.009%; route: 0.454, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.785, 61.919%; route: 3.600, 32.853%; tC2Q: 0.573, 5.228%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 1.227, 73.009%; route: 0.454, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_rx_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_rx_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>mii_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>mii_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>1.227</td>
<td>1.227</td>
<td>tINS</td>
<td>RR</td>
<td>559</td>
<td>mii_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.681</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_10_s1/CLK</td>
</tr>
<tr>
<td>2.254</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_10_s1/Q</td>
</tr>
<tr>
<td>2.854</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_rx_ctrl/n1275_s4/I1</td>
</tr>
<tr>
<td>4.228</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_rx_ctrl/n1275_s4/F</td>
</tr>
<tr>
<td>4.828</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_rx_ctrl/n1275_s2/I1</td>
</tr>
<tr>
<td>6.202</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_triple_speed_mac/u_mac_rx_ctrl/n1275_s2/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_rx_ctrl/n711_s4/I1</td>
</tr>
<tr>
<td>8.175</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_rx_ctrl/n711_s4/F</td>
</tr>
<tr>
<td>8.775</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_rx_ctrl/n711_s2/I0</td>
</tr>
<tr>
<td>10.065</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_rx_ctrl/n711_s2/F</td>
</tr>
<tr>
<td>10.665</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_rx_ctrl/n711_s11/I0</td>
</tr>
<tr>
<td>11.955</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_rx_ctrl/n711_s11/F</td>
</tr>
<tr>
<td>12.555</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>mii_rx_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>mii_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>21.227</td>
<td>1.227</td>
<td>tINS</td>
<td>RR</td>
<td>559</td>
<td>mii_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>21.681</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_s0/CLK</td>
</tr>
<tr>
<td>21.181</td>
<td>-0.500</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 1.227, 73.009%; route: 0.454, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.701, 61.625%; route: 3.600, 33.106%; tC2Q: 0.573, 5.269%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 1.227, 73.009%; route: 0.454, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_tx_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_tx_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>mii_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>mii_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>1.227</td>
<td>1.227</td>
<td>tINS</td>
<td>RR</td>
<td>558</td>
<td>mii_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.681</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_0_s1/CLK</td>
</tr>
<tr>
<td>2.254</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_0_s1/Q</td>
</tr>
<tr>
<td>2.854</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s5/I1</td>
</tr>
<tr>
<td>4.228</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s5/F</td>
</tr>
<tr>
<td>4.828</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s3/I1</td>
</tr>
<tr>
<td>6.202</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s3/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s3/I1</td>
</tr>
<tr>
<td>8.175</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s3/F</td>
</tr>
<tr>
<td>8.775</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s3/I1</td>
</tr>
<tr>
<td>10.149</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s3/F</td>
</tr>
<tr>
<td>10.749</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s2/I2</td>
</tr>
<tr>
<td>11.777</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s2/F</td>
</tr>
<tr>
<td>12.377</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>mii_tx_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>mii_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>21.227</td>
<td>1.227</td>
<td>tINS</td>
<td>RR</td>
<td>558</td>
<td>mii_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>21.681</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1/CLK</td>
</tr>
<tr>
<td>21.181</td>
<td>-0.500</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 1.227, 73.009%; route: 0.454, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.523, 60.984%; route: 3.600, 33.659%; tC2Q: 0.573, 5.357%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 1.227, 73.009%; route: 0.454, 26.991%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
