{
  "module_name": "clk-mt8365-apu.c",
  "hash_id": "65b3db1ddb1c2ff10b578af0101182e750278f19bc274b55c0f7426468a9c4dc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8365-apu.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mediatek,mt8365-clk.h>\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\nstatic const struct mtk_gate_regs apu_cg_regs = {\n\t.set_ofs = 0x4,\n\t.clr_ofs = 0x8,\n\t.sta_ofs = 0x0,\n};\n\n#define GATE_APU(_id, _name, _parent, _shift) \\\n\t\tGATE_MTK(_id, _name, _parent, &apu_cg_regs, _shift, \\\n\t\t\t &mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate apu_clks[] = {\n\tGATE_APU(CLK_APU_AHB, \"apu_ahb\", \"ifr_apu_axi\", 5),\n\tGATE_APU(CLK_APU_EDMA, \"apu_edma\", \"apu_sel\", 4),\n\tGATE_APU(CLK_APU_IF_CK, \"apu_if_ck\", \"apu_if_sel\", 3),\n\tGATE_APU(CLK_APU_JTAG, \"apu_jtag\", \"clk26m\", 2),\n\tGATE_APU(CLK_APU_AXI, \"apu_axi\", \"apu_sel\", 1),\n\tGATE_APU(CLK_APU_IPU_CK, \"apu_ck\", \"apu_sel\", 0),\n};\n\nstatic const struct mtk_clk_desc apu_desc = {\n\t.clks = apu_clks,\n\t.num_clks = ARRAY_SIZE(apu_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8365_apu[] = {\n\t{\n\t\t.compatible = \"mediatek,mt8365-apu\",\n\t\t.data = &apu_desc,\n\t}, {\n\t\t \n\t}\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8365_apu);\n\nstatic struct platform_driver clk_mt8365_apu_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8365-apu\",\n\t\t.of_match_table = of_match_clk_mt8365_apu,\n\t},\n};\nmodule_platform_driver(clk_mt8365_apu_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}