Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 26 19:35:28 2022
| Host         : life running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file single_timing_summary_routed.rpt -pb single_timing_summary_routed.pb -rpx single_timing_summary_routed.rpx -warn_on_violation
| Design       : single
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: cpuex/PCin_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: cpuex/PCin_reg[3]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: cpuex/PCin_reg[4]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: cpuex/PCin_reg[5]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: cpuex/PCin_reg[6]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: cpuex/PCin_reg[7]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: cpuex/PCin_reg[8]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: cpuex/PCin_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpuex/cuex/ALUOp_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpuex/cuex/ALUOp_reg[1]/Q (HIGH)

 There are 432 register/latch pins with no clock driven by root clock pin: pduex/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3224 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.543        0.000                      0                   25        0.108        0.000                      0                   25        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.543        0.000                      0                   25        0.108        0.000                      0                   25        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 pduex/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 1.806ns (76.997%)  route 0.540ns (23.003%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.643     5.246    pduex/CLK
    SLICE_X28Y97         FDCE                                         r  pduex/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456     5.702 r  pduex/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.241    pduex/cnt_reg_n_1_[1]
    SLICE_X28Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.915 r  pduex/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.915    pduex/cnt_reg[0]_i_1_n_1
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  pduex/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.029    pduex/cnt_reg[4]_i_1_n_1
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.143    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  pduex/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.257    pduex/cnt_reg[12]_i_1_n_1
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.591 r  pduex/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.591    pduex/cnt_reg[16]_i_1_n_7
    SLICE_X28Y101        FDCE                                         r  pduex/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.506    14.928    pduex/CLK
    SLICE_X28Y101        FDCE                                         r  pduex/cnt_reg[17]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X28Y101        FDCE (Setup_fdce_C_D)        0.062    15.135    pduex/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.564ns  (required time - arrival time)
  Source:                 pduex/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.785ns (76.789%)  route 0.540ns (23.211%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.643     5.246    pduex/CLK
    SLICE_X28Y97         FDCE                                         r  pduex/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456     5.702 r  pduex/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.241    pduex/cnt_reg_n_1_[1]
    SLICE_X28Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.915 r  pduex/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.915    pduex/cnt_reg[0]_i_1_n_1
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  pduex/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.029    pduex/cnt_reg[4]_i_1_n_1
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.143    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  pduex/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.257    pduex/cnt_reg[12]_i_1_n_1
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.570 r  pduex/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.570    pduex/cnt_reg[16]_i_1_n_5
    SLICE_X28Y101        FDCE                                         r  pduex/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.506    14.928    pduex/CLK
    SLICE_X28Y101        FDCE                                         r  pduex/cnt_reg[19]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X28Y101        FDCE (Setup_fdce_C_D)        0.062    15.135    pduex/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  7.564    

Slack (MET) :             7.638ns  (required time - arrival time)
  Source:                 pduex/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 1.711ns (76.026%)  route 0.540ns (23.974%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.643     5.246    pduex/CLK
    SLICE_X28Y97         FDCE                                         r  pduex/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456     5.702 r  pduex/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.241    pduex/cnt_reg_n_1_[1]
    SLICE_X28Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.915 r  pduex/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.915    pduex/cnt_reg[0]_i_1_n_1
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  pduex/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.029    pduex/cnt_reg[4]_i_1_n_1
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.143    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  pduex/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.257    pduex/cnt_reg[12]_i_1_n_1
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.496 r  pduex/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.496    pduex/cnt_reg[16]_i_1_n_6
    SLICE_X28Y101        FDCE                                         r  pduex/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.506    14.928    pduex/CLK
    SLICE_X28Y101        FDCE                                         r  pduex/cnt_reg[18]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X28Y101        FDCE (Setup_fdce_C_D)        0.062    15.135    pduex/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  7.638    

Slack (MET) :             7.654ns  (required time - arrival time)
  Source:                 pduex/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 1.695ns (75.854%)  route 0.540ns (24.146%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.643     5.246    pduex/CLK
    SLICE_X28Y97         FDCE                                         r  pduex/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456     5.702 r  pduex/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.241    pduex/cnt_reg_n_1_[1]
    SLICE_X28Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.915 r  pduex/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.915    pduex/cnt_reg[0]_i_1_n_1
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  pduex/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.029    pduex/cnt_reg[4]_i_1_n_1
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.143    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  pduex/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.257    pduex/cnt_reg[12]_i_1_n_1
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.480 r  pduex/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.480    pduex/cnt_reg[16]_i_1_n_8
    SLICE_X28Y101        FDCE                                         r  pduex/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.506    14.928    pduex/CLK
    SLICE_X28Y101        FDCE                                         r  pduex/cnt_reg[16]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X28Y101        FDCE (Setup_fdce_C_D)        0.062    15.135    pduex/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  7.654    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 pduex/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.692ns (75.822%)  route 0.540ns (24.178%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.643     5.246    pduex/CLK
    SLICE_X28Y97         FDCE                                         r  pduex/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456     5.702 r  pduex/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.241    pduex/cnt_reg_n_1_[1]
    SLICE_X28Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.915 r  pduex/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.915    pduex/cnt_reg[0]_i_1_n_1
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  pduex/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.029    pduex/cnt_reg[4]_i_1_n_1
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.143    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.477 r  pduex/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.477    pduex/cnt_reg[12]_i_1_n_7
    SLICE_X28Y100        FDCE                                         r  pduex/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.506    14.928    pduex/CLK
    SLICE_X28Y100        FDCE                                         r  pduex/cnt_reg[13]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.062    15.135    pduex/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 pduex/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 1.671ns (75.592%)  route 0.540ns (24.408%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.643     5.246    pduex/CLK
    SLICE_X28Y97         FDCE                                         r  pduex/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456     5.702 r  pduex/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.241    pduex/cnt_reg_n_1_[1]
    SLICE_X28Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.915 r  pduex/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.915    pduex/cnt_reg[0]_i_1_n_1
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  pduex/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.029    pduex/cnt_reg[4]_i_1_n_1
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.143    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.456 r  pduex/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.456    pduex/cnt_reg[12]_i_1_n_5
    SLICE_X28Y100        FDCE                                         r  pduex/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.506    14.928    pduex/CLK
    SLICE_X28Y100        FDCE                                         r  pduex/cnt_reg[15]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.062    15.135    pduex/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  7.678    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 pduex/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.580ns (27.221%)  route 1.551ns (72.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.632     5.235    pduex/CLK
    SLICE_X51Y94         FDRE                                         r  pduex/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  pduex/valid_r_reg/Q
                         net (fo=4, routed)           1.551     7.241    pduex/valid_r
    SLICE_X53Y94         LUT5 (Prop_lut5_I1_O)        0.124     7.365 r  pduex/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.365    pduex/check_r[1]_i_1_n_1
    SLICE_X53Y94         FDCE                                         r  pduex/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.504    14.927    pduex/CLK
    SLICE_X53Y94         FDCE                                         r  pduex/check_r_reg[1]/C
                         clock pessimism              0.187    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X53Y94         FDCE (Setup_fdce_C_D)        0.031    15.109    pduex/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.752ns  (required time - arrival time)
  Source:                 pduex/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 1.597ns (74.747%)  route 0.540ns (25.253%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.643     5.246    pduex/CLK
    SLICE_X28Y97         FDCE                                         r  pduex/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456     5.702 r  pduex/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.241    pduex/cnt_reg_n_1_[1]
    SLICE_X28Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.915 r  pduex/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.915    pduex/cnt_reg[0]_i_1_n_1
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  pduex/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.029    pduex/cnt_reg[4]_i_1_n_1
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.143    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.382 r  pduex/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.382    pduex/cnt_reg[12]_i_1_n_6
    SLICE_X28Y100        FDCE                                         r  pduex/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.506    14.928    pduex/CLK
    SLICE_X28Y100        FDCE                                         r  pduex/cnt_reg[14]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.062    15.135    pduex/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  7.752    

Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 pduex/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 1.581ns (74.556%)  route 0.540ns (25.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.643     5.246    pduex/CLK
    SLICE_X28Y97         FDCE                                         r  pduex/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456     5.702 r  pduex/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.241    pduex/cnt_reg_n_1_[1]
    SLICE_X28Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.915 r  pduex/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.915    pduex/cnt_reg[0]_i_1_n_1
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  pduex/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.029    pduex/cnt_reg[4]_i_1_n_1
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.143    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.366 r  pduex/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.366    pduex/cnt_reg[12]_i_1_n_8
    SLICE_X28Y100        FDCE                                         r  pduex/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.506    14.928    pduex/CLK
    SLICE_X28Y100        FDCE                                         r  pduex/cnt_reg[12]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.062    15.135    pduex/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.885ns  (required time - arrival time)
  Source:                 pduex/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.578ns (74.545%)  route 0.539ns (25.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.643     5.246    pduex/CLK
    SLICE_X28Y97         FDCE                                         r  pduex/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456     5.702 r  pduex/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.241    pduex/cnt_reg_n_1_[1]
    SLICE_X28Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.915 r  pduex/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.915    pduex/cnt_reg[0]_i_1_n_1
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  pduex/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.029    pduex/cnt_reg[4]_i_1_n_1
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.363 r  pduex/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.363    pduex/cnt_reg[8]_i_1_n_7
    SLICE_X28Y99         FDCE                                         r  pduex/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.522    14.945    pduex/CLK
    SLICE_X28Y99         FDCE                                         r  pduex/cnt_reg[9]/C
                         clock pessimism              0.276    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X28Y99         FDCE (Setup_fdce_C_D)        0.062    15.247    pduex/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                  7.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pduex/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.573     1.492    pduex/CLK
    SLICE_X28Y99         FDCE                                         r  pduex/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  pduex/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.755    pduex/cnt_reg_n_1_[10]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.969 r  pduex/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.969    pduex/cnt_reg[12]_i_1_n_8
    SLICE_X28Y100        FDCE                                         r  pduex/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.837     2.002    pduex/CLK
    SLICE_X28Y100        FDCE                                         r  pduex/cnt_reg[12]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105     1.861    pduex/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pduex/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.573     1.492    pduex/CLK
    SLICE_X28Y99         FDCE                                         r  pduex/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  pduex/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.755    pduex/cnt_reg_n_1_[10]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.980 r  pduex/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.980    pduex/cnt_reg[12]_i_1_n_6
    SLICE_X28Y100        FDCE                                         r  pduex/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.837     2.002    pduex/CLK
    SLICE_X28Y100        FDCE                                         r  pduex/cnt_reg[14]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105     1.861    pduex/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 pduex/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.503%)  route 0.310ns (62.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.484    pduex/CLK
    SLICE_X51Y94         FDRE                                         r  pduex/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pduex/valid_r_reg/Q
                         net (fo=4, routed)           0.310     1.935    pduex/valid_r
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.980 r  pduex/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.980    pduex/check_r[0]_i_1_n_1
    SLICE_X53Y94         FDCE                                         r  pduex/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.834     1.999    pduex/CLK
    SLICE_X53Y94         FDCE                                         r  pduex/check_r_reg[0]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X53Y94         FDCE (Hold_fdce_C_D)         0.091     1.839    pduex/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 pduex/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.573     1.492    pduex/CLK
    SLICE_X28Y99         FDCE                                         r  pduex/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  pduex/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.755    pduex/cnt_reg_n_1_[10]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.005 r  pduex/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.005    pduex/cnt_reg[12]_i_1_n_7
    SLICE_X28Y100        FDCE                                         r  pduex/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.837     2.002    pduex/CLK
    SLICE_X28Y100        FDCE                                         r  pduex/cnt_reg[13]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105     1.861    pduex/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 pduex/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.573     1.492    pduex/CLK
    SLICE_X28Y99         FDCE                                         r  pduex/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  pduex/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.755    pduex/cnt_reg_n_1_[10]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.005 r  pduex/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    pduex/cnt_reg[12]_i_1_n_5
    SLICE_X28Y100        FDCE                                         r  pduex/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.837     2.002    pduex/CLK
    SLICE_X28Y100        FDCE                                         r  pduex/cnt_reg[15]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105     1.861    pduex/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pduex/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.483    pduex/CLK
    SLICE_X52Y94         FDRE                                         r  pduex/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  pduex/valid_2r_reg/Q
                         net (fo=2, routed)           0.064     1.688    pduex/valid_2r
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.733 r  pduex/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.733    pduex/check_r[1]_i_1_n_1
    SLICE_X53Y94         FDCE                                         r  pduex/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.834     1.999    pduex/CLK
    SLICE_X53Y94         FDCE                                         r  pduex/check_r_reg[1]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X53Y94         FDCE (Hold_fdce_C_D)         0.092     1.588    pduex/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pduex/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.573     1.492    pduex/CLK
    SLICE_X28Y99         FDCE                                         r  pduex/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  pduex/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.755    pduex/cnt_reg_n_1_[10]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  pduex/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    pduex/cnt_reg[12]_i_1_n_1
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.008 r  pduex/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.008    pduex/cnt_reg[16]_i_1_n_8
    SLICE_X28Y101        FDCE                                         r  pduex/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.837     2.002    pduex/CLK
    SLICE_X28Y101        FDCE                                         r  pduex/cnt_reg[16]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y101        FDCE (Hold_fdce_C_D)         0.105     1.861    pduex/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pduex/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.573     1.492    pduex/CLK
    SLICE_X28Y99         FDCE                                         r  pduex/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  pduex/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.755    pduex/cnt_reg_n_1_[10]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  pduex/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    pduex/cnt_reg[12]_i_1_n_1
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.019 r  pduex/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.019    pduex/cnt_reg[16]_i_1_n_6
    SLICE_X28Y101        FDCE                                         r  pduex/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.837     2.002    pduex/CLK
    SLICE_X28Y101        FDCE                                         r  pduex/cnt_reg[18]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y101        FDCE (Hold_fdce_C_D)         0.105     1.861    pduex/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pduex/run_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/clk_cpu_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.341%)  route 0.326ns (63.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.485    pduex/CLK
    SLICE_X49Y95         FDRE                                         r  pduex/run_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pduex/run_r_reg/Q
                         net (fo=3, routed)           0.213     1.839    pduex/run_r
    SLICE_X53Y94         LUT4 (Prop_lut4_I1_O)        0.045     1.884 r  pduex/clk_cpu_r_i_1/O
                         net (fo=1, routed)           0.113     1.997    pduex/clk_cpu_r_i_1_n_1
    SLICE_X53Y94         FDCE                                         r  pduex/clk_cpu_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.834     1.999    pduex/CLK
    SLICE_X53Y94         FDCE                                         r  pduex/clk_cpu_r_reg/C
                         clock pessimism             -0.250     1.748    
    SLICE_X53Y94         FDCE (Hold_fdce_C_D)         0.075     1.823    pduex/clk_cpu_r_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 pduex/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.573     1.492    pduex/CLK
    SLICE_X28Y99         FDCE                                         r  pduex/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  pduex/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.755    pduex/cnt_reg_n_1_[10]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  pduex/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    pduex/cnt_reg[12]_i_1_n_1
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.044 r  pduex/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.044    pduex/cnt_reg[16]_i_1_n_7
    SLICE_X28Y101        FDCE                                         r  pduex/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.837     2.002    pduex/CLK
    SLICE_X28Y101        FDCE                                         r  pduex/cnt_reg[17]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y101        FDCE (Hold_fdce_C_D)         0.105     1.861    pduex/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y98    pduex/cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y98    pduex/cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y98    pduex/cnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y98    pduex/cnt_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y99    pduex/cnt_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y99    pduex/cnt_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y105   pduex/in_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y105   pduex/in_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y104   pduex/in_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y105   pduex/in_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y105   pduex/in_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y105   pduex/in_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y105   pduex/in_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y105   pduex/in_r_reg_rep[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y105   pduex/in_r_reg_rep[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y105   pduex/in_r_reg_rep[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y105   pduex/in_r_reg_rep[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y104   pduex/in_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y104   pduex/in_r_reg_rep[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y98    pduex/cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y98    pduex/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y98    pduex/cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y98    pduex/cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y98    pduex/cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y98    pduex/cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y98    pduex/cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y98    pduex/cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y99    pduex/cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y99    pduex/cnt_reg[8]/C



