chips_added_at_a_time	execution_time	edges	levels	diameter	ASPL	power	frequency	tempurature	picked_by	overlap
3	160.858267117	5.3	2.3	3.6	1.96666666667	46.41558	3320.0	44.342	power	0.1
1	329.303099203	5.4	2.4	3.7	1.96666666667	50.83206	3440.0	45.837	power	0.1
cradle	131.100817084	5.3	2.3	4.2	2.12	49.3599	3400.0	44.778	power	0.1
base3
layout_size = 6
candidates 14

3	329.97940588	5.4	2.4	3.3	1.88666666667	41.9991	3200.0	44.464	power	0.2
1	525.88613832	5.2	3.0	4.3	2.14	47.88774	3360.0	45.027	power	0.2
cradle	162.183273697	5.8	2.0	4.0	1.92	41.9991	3200.0	44.638	power	0.2
base3
layout_size = 6
candidates 14

3	142.127537584	5.2	2.9	3.7	2.00666666667	50.83206	3440.0	43.561	temp	0.1
1	385.963478541	5.0	3.9	4.8	2.29333333333	56.7207	3600.0	42.702	temp	0.1
cradle	128.842281508	5.0	3.0	4.7	2.27333333333	55.24854	3560.0	42.739	temp	0.1
base3
layout_size = 6
candidates 14

3	341.329346299	5.2	3.0	3.5	1.98	41.9991	3200.0	43.726	temp	0.2
1	382.890978241	5.0	4.2	5.0	2.33333333333	56.7207	3600.0	44.323	temp	0.2
cradle	149.31138308	5.6	2.2	4.4	2.05333333333	47.88774	3360.0	43.597	temp	0.2
base3
layout_size = 6
candidates 14

