Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 32a89db1d8ca4f568c59c54f18ee1b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stop_watch_tb_behav xil_defaultlib.stop_watch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'min' [C:/Users/xy424/Documents/VivadoRepository/lab9_3_1/lab9_3_1.srcs/sources_1/new/stop_watch.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.stop_watch_counter
Compiling module xil_defaultlib.SegmentDisplay
Compiling module xil_defaultlib.enable_sr
Compiling module xil_defaultlib.stop_watch
Compiling module xil_defaultlib.stop_watch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stop_watch_tb_behav
