Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Jul 20 23:09:22 2019
| Host         : travis-job-a72f5b4c-04f3-4f49-8df0-b6307feeffd8 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a35tcsg324-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| top                        |            (top) |       4612 |       4426 |     184 |    2 | 3903 |     18 |     31 |            0 |
|   (top)                    |            (top) |       2712 |       2526 |     184 |    2 | 2907 |     18 |     27 |            0 |
|   VexRiscv                 |         VexRiscv |       1900 |       1900 |       0 |    0 |  996 |      0 |      4 |            0 |
|     (VexRiscv)             |         VexRiscv |       1185 |       1185 |       0 |    0 |  900 |      0 |      2 |            0 |
|     IBusCachedPlugin_cache | InstructionCache |        715 |        715 |       0 |    0 |   96 |      0 |      2 |            0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


