# sim.fdo : modelsim simulation script
# Copyright (C) 2009 Brno University of Technology,
#                    Faculty of Information Technology
# Author(s): Zdenek Vasicek
#
# LICENSE TERMS
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions
# are met:
# 1. Redistributions of source code must retain the above copyright
#    notice, this list of conditions and the following disclaimer.
# 2. Redistributions in binary form must reproduce the above copyright
#    notice, this list of conditions and the following disclaimer in
#    the documentation and/or other materials provided with the
#    distribution.
# 3. All advertising materials mentioning features or use of this software
#    or firmware must display the following acknowledgement:
#
#      This product includes software developed by the University of
#      Technology, Faculty of Information Technology, Brno and its
#      contributors.
#
# 4. Neither the name of the Company nor the names of its contributors
#    may be used to endorse or promote products derived from this
#    software without specific prior written permission.
#
# This software or firmware is provided ``as is'', and any express or implied
# warranties, including, but not limited to, the implied warranties of
# merchantability and fitness for a particular purpose are disclaimed.
# In no event shall the company or contributors be liable for any
# direct, indirect, incidental, special, exemplary, or consequential
# damages (including, but not limited to, procurement of substitute
# goods or services; loss of use, data, or profits; or business
# interruption) however caused and on any theory of liability, whether
# in contract, strict liability, or tort (including negligence or
# otherwise) arising in any way out of the use of this software, even
# if advised of the possibility of such damage.
#

#Project setup
#========================================
#Test bench files (separated by space)
set TBFILES "tb.vhd"
set TIMESIM "no"

#Compile project
#========================================
source "../../build/fpga/audio_sim.fdo"

#Simulation
#========================================
vsim -t 1ps work.testbench

add_divider "Top level FPGA"
add_wave_label "-color yellow" "reset" /testbench/uut/p3m(0)
add_wave_label "-color orange" "smclk" /testbench/uut/smclk
add_wave_label "-color orange" "CLK" /testbench/uut/fpga_inst/clk
add_wave_label "" "irq" /testbench/uut/x(0)

add_divider "SPI"
add_wave_label "" "SCK" /testbench/uut/spi_clk
add_wave_label "" "CS" /testbench/uut/spi_cs
add_wave_label "" "DI" /testbench/uut/spi_di
add_wave_label "" "DO" /testbench/uut/spi_do

add_divider "CODEC Digital Interface"
add_wave_label "-color yellow" "BCLK" /testbench/xbus(1)
add_wave_label "-color yellow" "LRCIN" /testbench/xbus(3)
add_wave_label "-color yellow" "CODEC_DIN" /testbench/xbus(2)
add_wave_label "-color orange" "LRCOUT" /testbench/xbus(5)
add_wave_label "-color orange" "CODEC_DOUT" /testbench/xbus(4)

add_wave_label "-hex" "wr_cntr" /testbench/uut/fpga_inst/aud_wire/wr_cntr
add_wave_label "-hex" "rd_cntr" /testbench/uut/fpga_inst/aud_wire/rd_cntr

add_wave_label "-hex" "CONTROL register" /testbench/uut/fpga_inst/ctrl_reg

#add wave /testbench/uut/fpga_inst/aud_wire/aud_wr/*
#add wave /testbench/uut/fpga_inst/aud_wire/aud_rd/*

add_divider "Audio SPI"
add_wave_label "" "CLK" /testbench/p3m(3)
add_wave_label "" "MOSI" /testbench/p3m(1)
add_wave_label "" "MISO" /testbench/p3m(2)
add_wave_label "" "sample ready" /testbench/p3m(7)
add_wave_label "-color orange" "buffer overflow" /testbench/ledf


add_divider "CTRL"
add wave /testbench/uut/fpga_inst/spi_ctrl/*

run 6 ms
wave zoomfull
