

================================================================
== Vitis HLS Report for 'makeSuperPoint_alignedToLine'
================================================================
* Date:           Thu Jul 11 15:44:22 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.069 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- rowListSet_loop                      |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- start_value_loop                     |        ?|        ?|         5|          3|          1|      ?|       yes|
        |- LRdiscovery_loop                     |        ?|        ?|         4|          1|          1|      ?|       yes|
        |- VITIS_LOOP_1181_1_VITIS_LOOP_1183_2  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_1193_3_VITIS_LOOP_1195_4  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_1222_5_VITIS_LOOP_1224_6  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_1234_7_VITIS_LOOP_1236_8  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- initWedgeSP_loop                     |        ?|        ?|         4|          4|          1|      ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 3, depth = 5
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 8
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 3, D = 5, States = { 20 21 22 23 24 }
  Pipeline-2 : II = 1, D = 4, States = { 27 28 29 30 }
  Pipeline-3 : II = 1, D = 3, States = { 33 34 35 }
  Pipeline-4 : II = 1, D = 3, States = { 37 38 39 }
  Pipeline-5 : II = 1, D = 3, States = { 41 42 43 }
  Pipeline-6 : II = 1, D = 3, States = { 46 47 48 }
  Pipeline-7 : II = 4, D = 4, States = { 50 51 52 53 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 25 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 20 
25 --> 26 
26 --> 27 
27 --> 31 28 
28 --> 29 
29 --> 30 
30 --> 27 
31 --> 32 36 37 41 45 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 49 
37 --> 40 38 
38 --> 39 
39 --> 37 
40 --> 36 
41 --> 44 42 
42 --> 43 
43 --> 41 
44 --> 36 
45 --> 46 
46 --> 36 47 
47 --> 48 
48 --> 46 
49 --> 50 
50 --> 54 51 
51 --> 52 
52 --> 53 
53 --> 50 
54 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i" [patchMaker.cpp:5]   --->   Operation 55 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%row_list = alloca i64 1" [patchMaker.cpp:1142]   --->   Operation 56 'alloca' 'row_list' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1141 = zext i3 %i_read" [patchMaker.cpp:1141]   --->   Operation 57 'zext' 'zext_ln1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%radii_addr = getelementptr i25 %radii, i64 0, i64 %zext_ln1141" [patchMaker.cpp:1141]   --->   Operation 58 'getelementptr' 'radii_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.69ns)   --->   "%y = load i3 %radii_addr" [patchMaker.cpp:1141]   --->   Operation 59 'load' 'y' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %zext_ln1141" [patchMaker.cpp:1141]   --->   Operation 60 'getelementptr' 'GDn_points_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr" [patchMaker.cpp:1141]   --->   Operation 61 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [patchMaker.cpp:5]   --->   Operation 62 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%leftRight_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight_offset" [patchMaker.cpp:5]   --->   Operation 63 'read' 'leftRight_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%original_ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_ppl" [patchMaker.cpp:5]   --->   Operation 64 'read' 'original_ppl_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%apexZ0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %apexZ0" [patchMaker.cpp:5]   --->   Operation 65 'read' 'apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%z_top_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_top" [patchMaker.cpp:5]   --->   Operation 66 'read' 'z_top_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%init_patch_addr = getelementptr i64 %init_patch, i64 0, i64 96" [patchMaker.cpp:5]   --->   Operation 67 'getelementptr' 'init_patch_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%init_patch_addr_1 = getelementptr i64 %init_patch, i64 0, i64 99" [patchMaker.cpp:6]   --->   Operation 68 'getelementptr' 'init_patch_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%init_patch_addr_2 = getelementptr i64 %init_patch, i64 0, i64 102" [patchMaker.cpp:7]   --->   Operation 69 'getelementptr' 'init_patch_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%init_patch1_addr = getelementptr i64 %init_patch1, i64 0, i64 96" [patchMaker.cpp:5]   --->   Operation 70 'getelementptr' 'init_patch1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%init_patch1_addr_1 = getelementptr i64 %init_patch1, i64 0, i64 99" [patchMaker.cpp:6]   --->   Operation 71 'getelementptr' 'init_patch1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%init_patch1_addr_2 = getelementptr i64 %init_patch1, i64 0, i64 102" [patchMaker.cpp:7]   --->   Operation 72 'getelementptr' 'init_patch1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%init_patch2_addr = getelementptr i64 %init_patch2, i64 0, i64 96" [patchMaker.cpp:5]   --->   Operation 73 'getelementptr' 'init_patch2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%init_patch2_addr_1 = getelementptr i64 %init_patch2, i64 0, i64 99" [patchMaker.cpp:6]   --->   Operation 74 'getelementptr' 'init_patch2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%init_patch2_addr_2 = getelementptr i64 %init_patch2, i64 0, i64 102" [patchMaker.cpp:7]   --->   Operation 75 'getelementptr' 'init_patch2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%init_patch3_addr = getelementptr i64 %init_patch3, i64 0, i64 96" [patchMaker.cpp:5]   --->   Operation 76 'getelementptr' 'init_patch3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%init_patch3_addr_1 = getelementptr i64 %init_patch3, i64 0, i64 99" [patchMaker.cpp:6]   --->   Operation 77 'getelementptr' 'init_patch3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%init_patch3_addr_2 = getelementptr i64 %init_patch3, i64 0, i64 102" [patchMaker.cpp:7]   --->   Operation 78 'getelementptr' 'init_patch3_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%init_patch4_addr = getelementptr i64 %init_patch4, i64 0, i64 96" [patchMaker.cpp:5]   --->   Operation 79 'getelementptr' 'init_patch4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%init_patch4_addr_1 = getelementptr i64 %init_patch4, i64 0, i64 99" [patchMaker.cpp:6]   --->   Operation 80 'getelementptr' 'init_patch4_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%init_patch4_addr_2 = getelementptr i64 %init_patch4, i64 0, i64 102" [patchMaker.cpp:7]   --->   Operation 81 'getelementptr' 'init_patch4_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %GDarray, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/2] (0.69ns)   --->   "%y = load i3 %radii_addr" [patchMaker.cpp:1141]   --->   Operation 84 'load' 'y' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 85 [1/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr" [patchMaker.cpp:1141]   --->   Operation 85 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 86 [1/1] (0.85ns)   --->   "%icmp_ln1145 = icmp_sgt  i32 %GDn_points_load, i32 0" [patchMaker.cpp:1145]   --->   Operation 86 'icmp' 'icmp_ln1145' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln1145 = br i1 %icmp_ln1145, void %._crit_edge38, void %.lr.ph37" [patchMaker.cpp:1145]   --->   Operation 87 'br' 'br_ln1145' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %GDn_points_load" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 88 'trunc' 'trunc_ln54' <Predicate = (icmp_ln1145)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln54_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 89 'bitconcatenate' 'shl_ln54_s' <Predicate = (icmp_ln1145)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i16 %shl_ln54_s" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 90 'zext' 'zext_ln54' <Predicate = (icmp_ln1145)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln54_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 91 'bitconcatenate' 'shl_ln54_1' <Predicate = (icmp_ln1145)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i14 %shl_ln54_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 92 'zext' 'zext_ln54_2' <Predicate = (icmp_ln1145)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.78ns)   --->   "%sub_ln54 = sub i17 %zext_ln54, i17 %zext_ln54_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 93 'sub' 'sub_ln54' <Predicate = (icmp_ln1145)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln54 = or i17 %sub_ln54, i17 16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 94 'or' 'or_ln54' <Predicate = (icmp_ln1145)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1145 = sext i17 %or_ln54" [patchMaker.cpp:1145]   --->   Operation 95 'sext' 'sext_ln1145' <Predicate = (icmp_ln1145)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln1145 = br void" [patchMaker.cpp:1145]   --->   Operation 96 'br' 'br_ln1145' <Predicate = (icmp_ln1145)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.85>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%row_list_size = phi i31 %add_ln1147_1, void %.split38, i31 0, void %.lr.ph37" [patchMaker.cpp:1147]   --->   Operation 97 'phi' 'row_list_size' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.87ns)   --->   "%add_ln1147_1 = add i31 %row_list_size, i31 1" [patchMaker.cpp:1147]   --->   Operation 98 'add' 'add_ln1147_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 99 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.84ns)   --->   "%icmp_ln1145_1 = icmp_eq  i31 %row_list_size, i31 %trunc_ln54" [patchMaker.cpp:1145]   --->   Operation 100 'icmp' 'icmp_ln1145_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 101 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln1145 = br i1 %icmp_ln1145_1, void %.split38, void %._crit_edge38.loopexit" [patchMaker.cpp:1145]   --->   Operation 102 'br' 'br_ln1145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln54_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i31.i5, i31 %row_list_size, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 103 'bitconcatenate' 'shl_ln54_2' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i36 %shl_ln54_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 104 'zext' 'zext_ln54_3' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln54_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i31.i3, i31 %row_list_size, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 105 'bitconcatenate' 'shl_ln54_3' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i34 %shl_ln54_3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 106 'zext' 'zext_ln54_4' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.92ns)   --->   "%sub_ln54_5 = sub i37 %zext_ln54_3, i37 %zext_ln54_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 107 'sub' 'sub_ln54_5' <Predicate = (!icmp_ln1145_1)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i37 %sub_ln54_5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 108 'sext' 'sext_ln54' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.93ns)   --->   "%add_ln54 = add i38 %sext_ln54, i38 %sext_ln1145" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 109 'add' 'add_ln54' <Predicate = (!icmp_ln1145_1)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.15>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1147 = sext i38 %add_ln54" [patchMaker.cpp:1147]   --->   Operation 110 'sext' 'sext_ln1147' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1147 = zext i64 %sext_ln1147" [patchMaker.cpp:1147]   --->   Operation 111 'zext' 'zext_ln1147' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (4.51ns)   --->   "%mul_ln1147 = mul i129 %zext_ln1147, i129 24595658764946068822" [patchMaker.cpp:1147]   --->   Operation 112 'mul' 'mul_ln1147' <Predicate = (!icmp_ln1145_1)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1147, i32 69, i32 128" [patchMaker.cpp:1147]   --->   Operation 113 'partselect' 'tmp_118' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1147_3 = zext i60 %tmp_118" [patchMaker.cpp:1147]   --->   Operation 114 'zext' 'zext_ln1147_3' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%GDarray_addr = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1147_3" [patchMaker.cpp:1147]   --->   Operation 115 'getelementptr' 'GDarray_addr' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_4 : Operation 116 [2/2] (1.64ns)   --->   "%GDarray_load = load i11 %GDarray_addr" [patchMaker.cpp:1147]   --->   Operation 116 'load' 'GDarray_load' <Predicate = (!icmp_ln1145_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1147, i32 69, i32 127" [patchMaker.cpp:1147]   --->   Operation 117 'partselect' 'tmp_106' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln1147_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_106, i5 0" [patchMaker.cpp:1147]   --->   Operation 118 'bitconcatenate' 'shl_ln1147_1' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln1147_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_118, i3 0" [patchMaker.cpp:1147]   --->   Operation 119 'bitconcatenate' 'shl_ln1147_2' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1147_1 = zext i63 %shl_ln1147_2" [patchMaker.cpp:1147]   --->   Operation 120 'zext' 'zext_ln1147_1' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1147 = sub i64 %zext_ln1147_1, i64 %shl_ln1147_1" [patchMaker.cpp:1147]   --->   Operation 121 'sub' 'sub_ln1147' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 122 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln1147 = add i64 %sub_ln1147, i64 %sext_ln1147" [patchMaker.cpp:1147]   --->   Operation 122 'add' 'add_ln1147' <Predicate = (!icmp_ln1145_1)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 5 <SV = 4> <Delay = 4.03>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%row_list_size_cast9 = zext i31 %row_list_size" [patchMaker.cpp:1147]   --->   Operation 123 'zext' 'row_list_size_cast9' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln1143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [patchMaker.cpp:1143]   --->   Operation 124 'specloopname' 'specloopname_ln1143' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_5 : Operation 125 [1/2] (1.64ns)   --->   "%GDarray_load = load i11 %GDarray_addr" [patchMaker.cpp:1147]   --->   Operation 125 'load' 'GDarray_load' <Predicate = (!icmp_ln1145_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1147, i3 0" [patchMaker.cpp:1147]   --->   Operation 126 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1147_2 = zext i67 %shl_ln" [patchMaker.cpp:1147]   --->   Operation 127 'zext' 'zext_ln1147_2' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (1.18ns)   --->   "%lshr_ln1147 = lshr i192 %GDarray_load, i192 %zext_ln1147_2" [patchMaker.cpp:1147]   --->   Operation 128 'lshr' 'lshr_ln1147' <Predicate = (!icmp_ln1145_1)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln1147 = trunc i192 %lshr_ln1147" [patchMaker.cpp:1147]   --->   Operation 129 'trunc' 'trunc_ln1147' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%row_list_addr = getelementptr i64 %row_list, i64 0, i64 %row_list_size_cast9" [patchMaker.cpp:1147]   --->   Operation 130 'getelementptr' 'row_list_addr' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.20ns)   --->   "%store_ln1147 = store i64 %trunc_ln1147, i8 %row_list_addr" [patchMaker.cpp:1147]   --->   Operation 131 'store' 'store_ln1147' <Predicate = (!icmp_ln1145_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 132 'br' 'br_ln0' <Predicate = (!icmp_ln1145_1)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 5.49>
ST_6 : Operation 133 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge38"   --->   Operation 133 'br' 'br_ln0' <Predicate = (icmp_ln1145)> <Delay = 0.38>
ST_6 : Operation 134 [1/1] (1.14ns)   --->   "%sub_ln1151 = sub i64 %z_top_read, i64 %apexZ0_read" [patchMaker.cpp:1151]   --->   Operation 134 'sub' 'sub_ln1151' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [2/2] (4.35ns)   --->   "%conv9 = sitofp i64 %sub_ln1151" [patchMaker.cpp:1151]   --->   Operation 135 'sitofp' 'conv9' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.83ns)   --->   "%add_ln1151 = add i25 %y, i25 28554432" [patchMaker.cpp:1151]   --->   Operation 136 'add' 'add_ln1151' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1151 = zext i25 %add_ln1151" [patchMaker.cpp:1151]   --->   Operation 137 'zext' 'zext_ln1151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [2/2] (4.35ns)   --->   "%conv = sitofp i64 %zext_ln1151" [patchMaker.cpp:1151]   --->   Operation 138 'sitofp' 'conv' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 139 [2/2] (4.35ns)   --->   "%conv6 = sitofp i64 %apexZ0_read" [patchMaker.cpp:1151]   --->   Operation 139 'sitofp' 'conv6' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 4> <Delay = 4.35>
ST_7 : Operation 140 [1/2] (4.35ns)   --->   "%conv9 = sitofp i64 %sub_ln1151" [patchMaker.cpp:1151]   --->   Operation 140 'sitofp' 'conv9' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 141 [1/2] (4.35ns)   --->   "%conv = sitofp i64 %zext_ln1151" [patchMaker.cpp:1151]   --->   Operation 141 'sitofp' 'conv' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 142 [1/2] (4.35ns)   --->   "%conv6 = sitofp i64 %apexZ0_read" [patchMaker.cpp:1151]   --->   Operation 142 'sitofp' 'conv6' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 5> <Delay = 7.06>
ST_8 : Operation 143 [6/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1151]   --->   Operation 143 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 7.06>
ST_9 : Operation 144 [5/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1151]   --->   Operation 144 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 7.06>
ST_10 : Operation 145 [4/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1151]   --->   Operation 145 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 7.06>
ST_11 : Operation 146 [3/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1151]   --->   Operation 146 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 7.06>
ST_12 : Operation 147 [2/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1151]   --->   Operation 147 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.06>
ST_13 : Operation 148 [1/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1151]   --->   Operation 148 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 4.90>
ST_14 : Operation 149 [2/2] (4.90ns)   --->   "%mul = fmul i32 %conv9, i32 %div" [patchMaker.cpp:1151]   --->   Operation 149 'fmul' 'mul' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 4.90>
ST_15 : Operation 150 [1/2] (4.90ns)   --->   "%mul = fmul i32 %conv9, i32 %div" [patchMaker.cpp:1151]   --->   Operation 150 'fmul' 'mul' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.14>
ST_16 : Operation 151 [3/3] (6.14ns)   --->   "%dc = fadd i32 %mul, i32 %conv6" [patchMaker.cpp:1151]   --->   Operation 151 'fadd' 'dc' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 6.14>
ST_17 : Operation 152 [2/3] (6.14ns)   --->   "%dc = fadd i32 %mul, i32 %conv6" [patchMaker.cpp:1151]   --->   Operation 152 'fadd' 'dc' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 6.14>
ST_18 : Operation 153 [1/3] (6.14ns)   --->   "%dc = fadd i32 %mul, i32 %conv6" [patchMaker.cpp:1151]   --->   Operation 153 'fadd' 'dc' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 3.61>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%row_list_size_assign = phi i32 0, void, i32 %GDn_points_load, void %._crit_edge38.loopexit" [patchMaker.cpp:1141]   --->   Operation 154 'phi' 'row_list_size_assign' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 155 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 156 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 157 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_137 = trunc i32 %data_V"   --->   Operation 158 'trunc' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_137, i1 0"   --->   Operation 159 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 160 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_136" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 161 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 162 [1/1] (0.70ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 162 'add' 'add_ln341' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 163 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 163 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (0.70ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_136"   --->   Operation 164 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 165 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 166 'select' 'ush' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 167 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 168 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 169 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_9 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 170 'shl' 'r_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24"   --->   Operation 171 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp_123"   --->   Operation 172 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_110 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_9, i32 24, i32 87"   --->   Operation 173 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 174 [1/1] (1.05ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_110"   --->   Operation 174 'select' 'val' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 175 [1/1] (1.14ns)   --->   "%result_V_15 = sub i64 0, i64 %val"   --->   Operation 175 'sub' 'result_V_15' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 176 [1/1] (0.41ns)   --->   "%result_V = select i1 %p_Result_s, i64 %result_V_15, i64 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 176 'select' 'result_V' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 177 [1/1] (0.38ns)   --->   "%br_ln1275 = br void" [patchMaker.cpp:1275->patchMaker.cpp:1154]   --->   Operation 177 'br' 'br_ln1275' <Predicate = true> <Delay = 0.38>

State 20 <SV = 17> <Delay = 1.20>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%start_index = phi i32 0, void %._crit_edge38, i32 %select_ln1277, void %.split.i" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 178 'phi' 'start_index' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%start_value = phi i64 9223372036854775807, void %._crit_edge38, i64 %select_ln1277_1, void %.split.i" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 179 'phi' 'start_value' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %._crit_edge38, i32 %add_ln1275, void %.split.i" [patchMaker.cpp:1279->patchMaker.cpp:1154]   --->   Operation 180 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%p_x_assign_7 = phi i64 9223372036854775807, void %._crit_edge38, i64 %select_ln1277_2, void %.split.i" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 181 'phi' 'p_x_assign_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (0.88ns)   --->   "%add_ln1275 = add i32 %j_1, i32 1" [patchMaker.cpp:1275->patchMaker.cpp:1154]   --->   Operation 182 'add' 'add_ln1275' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 183 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.85ns)   --->   "%icmp_ln1275 = icmp_eq  i32 %j_1, i32 %row_list_size_assign" [patchMaker.cpp:1275->patchMaker.cpp:1154]   --->   Operation 184 'icmp' 'icmp_ln1275' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln1275 = br i1 %icmp_ln1275, void %.split.i, void %mSP_findStartIndex.exit" [patchMaker.cpp:1275->patchMaker.cpp:1154]   --->   Operation 185 'br' 'br_ln1275' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln1279_cast = zext i32 %j_1" [patchMaker.cpp:1279->patchMaker.cpp:1154]   --->   Operation 186 'zext' 'trunc_ln1279_cast' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%row_list_addr_1 = getelementptr i64 %row_list, i64 0, i64 %trunc_ln1279_cast" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 187 'getelementptr' 'row_list_addr_1' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_20 : Operation 188 [2/2] (1.20ns)   --->   "%row_list_load = load i8 %row_list_addr_1" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 188 'load' 'row_list_load' <Predicate = (!icmp_ln1275)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 21 <SV = 18> <Delay = 6.99>
ST_21 : Operation 189 [1/2] (1.20ns)   --->   "%row_list_load = load i8 %row_list_addr_1" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 189 'load' 'row_list_load' <Predicate = (!icmp_ln1275)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_21 : Operation 190 [1/1] (1.14ns)   --->   "%sub_ln1277 = sub i64 %row_list_load, i64 %result_V" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 190 'sub' 'sub_ln1277' <Predicate = (!icmp_ln1275)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [2/2] (4.65ns)   --->   "%dc_9 = sitodp i64 %sub_ln1277" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 191 'sitodp' 'dc_9' <Predicate = (!icmp_ln1275)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 19> <Delay = 4.65>
ST_22 : Operation 192 [1/2] (4.65ns)   --->   "%dc_9 = sitodp i64 %sub_ln1277" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 192 'sitodp' 'dc_9' <Predicate = (!icmp_ln1275)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 193 [2/2] (4.65ns)   --->   "%dc_10 = sitodp i64 %p_x_assign_7" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 193 'sitodp' 'dc_10' <Predicate = (!icmp_ln1275)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 20> <Delay = 6.66>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%data_V_10 = bitcast i64 %dc_9" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 194 'bitcast' 'data_V_10' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i64 %data_V_10"   --->   Operation 195 'trunc' 'trunc_ln368' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln1277 = trunc i64 %data_V_10" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 196 'trunc' 'trunc_ln1277' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln368"   --->   Operation 197 'bitconcatenate' 'p_Result_9' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln521 = bitcast i64 %p_Result_9" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 198 'bitcast' 'bitcast_ln521' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_23 : Operation 199 [1/2] (4.65ns)   --->   "%dc_10 = sitodp i64 %p_x_assign_7" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 199 'sitodp' 'dc_10' <Predicate = (!icmp_ln1275)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%data_V_11 = bitcast i64 %dc_10" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 200 'bitcast' 'data_V_11' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i64 %data_V_11"   --->   Operation 201 'trunc' 'trunc_ln368_1' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln1277_1 = trunc i64 %data_V_11" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 202 'trunc' 'trunc_ln1277_1' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%p_Result_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln368_1"   --->   Operation 203 'bitconcatenate' 'p_Result_10' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_23 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln521_6 = bitcast i64 %p_Result_10" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 204 'bitcast' 'bitcast_ln521_6' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_10, i32 52, i32 62" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 205 'partselect' 'tmp_107' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_11, i32 52, i32 62" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 206 'partselect' 'tmp_108' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_23 : Operation 207 [1/1] (0.61ns)   --->   "%icmp_ln1277 = icmp_ne  i11 %tmp_107, i11 2047" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 207 'icmp' 'icmp_ln1277' <Predicate = (!icmp_ln1275)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 208 [1/1] (0.98ns)   --->   "%icmp_ln1277_1 = icmp_eq  i52 %trunc_ln1277, i52 0" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 208 'icmp' 'icmp_ln1277_1' <Predicate = (!icmp_ln1275)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 209 [1/1] (0.61ns)   --->   "%icmp_ln1277_2 = icmp_ne  i11 %tmp_108, i11 2047" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 209 'icmp' 'icmp_ln1277_2' <Predicate = (!icmp_ln1275)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 210 [1/1] (0.98ns)   --->   "%icmp_ln1277_3 = icmp_eq  i52 %trunc_ln1277_1, i52 0" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 210 'icmp' 'icmp_ln1277_3' <Predicate = (!icmp_ln1275)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 211 [2/2] (2.01ns)   --->   "%tmp_s = fcmp_olt  i64 %bitcast_ln521, i64 %bitcast_ln521_6" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 211 'dcmp' 'tmp_s' <Predicate = (!icmp_ln1275)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 2.54>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln500 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:500]   --->   Operation 212 'specloopname' 'specloopname_ln500' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_24 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln1277_1)   --->   "%or_ln1277 = or i1 %icmp_ln1277_1, i1 %icmp_ln1277" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 213 'or' 'or_ln1277' <Predicate = (!icmp_ln1275)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln1277_1)   --->   "%or_ln1277_1 = or i1 %icmp_ln1277_3, i1 %icmp_ln1277_2" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 214 'or' 'or_ln1277_1' <Predicate = (!icmp_ln1275)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln1277_1)   --->   "%and_ln1277 = and i1 %or_ln1277, i1 %or_ln1277_1" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 215 'and' 'and_ln1277' <Predicate = (!icmp_ln1275)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 216 [1/2] (2.01ns)   --->   "%tmp_s = fcmp_olt  i64 %bitcast_ln521, i64 %bitcast_ln521_6" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 216 'dcmp' 'tmp_s' <Predicate = (!icmp_ln1275)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 217 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1277_1 = and i1 %and_ln1277, i1 %tmp_s" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 217 'and' 'and_ln1277_1' <Predicate = (!icmp_ln1275)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 218 [1/1] (0.22ns)   --->   "%select_ln1277 = select i1 %and_ln1277_1, i32 %j_1, i32 %start_index" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 218 'select' 'select_ln1277' <Predicate = (!icmp_ln1275)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 219 [1/1] (0.41ns)   --->   "%select_ln1277_1 = select i1 %and_ln1277_1, i64 %sub_ln1277, i64 %start_value" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 219 'select' 'select_ln1277_1' <Predicate = (!icmp_ln1275)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 220 [1/1] (0.41ns)   --->   "%select_ln1277_2 = select i1 %and_ln1277_1, i64 %sub_ln1277, i64 %p_x_assign_7" [patchMaker.cpp:1277->patchMaker.cpp:1154]   --->   Operation 220 'select' 'select_ln1277_2' <Predicate = (!icmp_ln1275)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 221 'br' 'br_ln0' <Predicate = (!icmp_ln1275)> <Delay = 0.00>

State 25 <SV = 18> <Delay = 0.69>
ST_25 : Operation 222 [1/1] (0.00ns)   --->   "%trapezoid_edges_addr = getelementptr i26 %trapezoid_edges, i64 0, i64 %zext_ln1141" [patchMaker.cpp:1141]   --->   Operation 222 'getelementptr' 'trapezoid_edges_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 223 [2/2] (0.69ns)   --->   "%trapezoid_edges_load = load i3 %trapezoid_edges_addr" [patchMaker.cpp:1141]   --->   Operation 223 'load' 'trapezoid_edges_load' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>

State 26 <SV = 19> <Delay = 0.69>
ST_26 : Operation 224 [1/2] (0.69ns)   --->   "%trapezoid_edges_load = load i3 %trapezoid_edges_addr" [patchMaker.cpp:1141]   --->   Operation 224 'load' 'trapezoid_edges_load' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln1254 = zext i26 %trapezoid_edges_load" [patchMaker.cpp:1254->patchMaker.cpp:1158]   --->   Operation 225 'zext' 'zext_ln1254' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 226 [1/1] (0.38ns)   --->   "%br_ln1254 = br void" [patchMaker.cpp:1254->patchMaker.cpp:1158]   --->   Operation 226 'br' 'br_ln1254' <Predicate = true> <Delay = 0.38>

State 27 <SV = 20> <Delay = 1.20>
ST_27 : Operation 227 [1/1] (0.00ns)   --->   "%j_9 = phi i32 0, void %mSP_findStartIndex.exit, i32 %select_ln1256, void %.split.i60" [patchMaker.cpp:1256->patchMaker.cpp:1158]   --->   Operation 227 'phi' 'j_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 228 [1/1] (0.00ns)   --->   "%right_bound = phi i32 0, void %mSP_findStartIndex.exit, i32 %select_ln1262, void %.split.i60" [patchMaker.cpp:1262->patchMaker.cpp:1158]   --->   Operation 228 'phi' 'right_bound' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 229 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %mSP_findStartIndex.exit, i32 %add_ln1254, void %.split.i60" [patchMaker.cpp:1258->patchMaker.cpp:1158]   --->   Operation 229 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 230 [1/1] (0.00ns)   --->   "%rbVal = phi i64 9223372036854775807, void %mSP_findStartIndex.exit, i64 %p_Result_11, void %.split.i60"   --->   Operation 230 'phi' 'rbVal' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 231 [1/1] (0.00ns)   --->   "%lbVal = phi i64 9223372036854775807, void %mSP_findStartIndex.exit, i64 %lbVal_2, void %.split.i60"   --->   Operation 231 'phi' 'lbVal' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 232 [1/1] (0.88ns)   --->   "%add_ln1254 = add i32 %j_2, i32 1" [patchMaker.cpp:1254->patchMaker.cpp:1158]   --->   Operation 232 'add' 'add_ln1254' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 233 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 233 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 234 [1/1] (0.85ns)   --->   "%icmp_ln1254 = icmp_eq  i32 %j_2, i32 %row_list_size_assign" [patchMaker.cpp:1254->patchMaker.cpp:1158]   --->   Operation 234 'icmp' 'icmp_ln1254' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln1254 = br i1 %icmp_ln1254, void %.split.i60, void %mSP_findLRBounds.exit" [patchMaker.cpp:1254->patchMaker.cpp:1158]   --->   Operation 235 'br' 'br_ln1254' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln1258_cast = zext i32 %j_2" [patchMaker.cpp:1258->patchMaker.cpp:1158]   --->   Operation 236 'zext' 'trunc_ln1258_cast' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_27 : Operation 237 [1/1] (0.00ns)   --->   "%row_list_addr_2 = getelementptr i64 %row_list, i64 0, i64 %trunc_ln1258_cast" [patchMaker.cpp:1256->patchMaker.cpp:1158]   --->   Operation 237 'getelementptr' 'row_list_addr_2' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_27 : Operation 238 [2/2] (1.20ns)   --->   "%row_list_load_1 = load i8 %row_list_addr_2" [patchMaker.cpp:1256->patchMaker.cpp:1158]   --->   Operation 238 'load' 'row_list_load_1' <Predicate = (!icmp_ln1254)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 28 <SV = 21> <Delay = 6.99>
ST_28 : Operation 239 [1/2] (1.20ns)   --->   "%row_list_load_1 = load i8 %row_list_addr_2" [patchMaker.cpp:1256->patchMaker.cpp:1158]   --->   Operation 239 'load' 'row_list_load_1' <Predicate = (!icmp_ln1254)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_28 : Operation 240 [1/1] (1.14ns)   --->   "%add_ln1256 = add i64 %row_list_load_1, i64 %zext_ln1254" [patchMaker.cpp:1256->patchMaker.cpp:1158]   --->   Operation 240 'add' 'add_ln1256' <Predicate = (!icmp_ln1254)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 241 [2/2] (4.65ns)   --->   "%dc_11 = sitodp i64 %add_ln1256" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 241 'sitodp' 'dc_11' <Predicate = (!icmp_ln1254)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 242 [1/1] (1.14ns)   --->   "%sub_ln1262 = sub i64 %row_list_load_1, i64 %zext_ln1254" [patchMaker.cpp:1262->patchMaker.cpp:1158]   --->   Operation 242 'sub' 'sub_ln1262' <Predicate = (!icmp_ln1254)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 243 [2/2] (4.65ns)   --->   "%dc_12 = sitodp i64 %sub_ln1262" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 243 'sitodp' 'dc_12' <Predicate = (!icmp_ln1254)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 22> <Delay = 4.65>
ST_29 : Operation 244 [1/2] (4.65ns)   --->   "%dc_11 = sitodp i64 %add_ln1256" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 244 'sitodp' 'dc_11' <Predicate = (!icmp_ln1254)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 245 [1/1] (0.00ns)   --->   "%data_V_12 = bitcast i64 %dc_11" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 245 'bitcast' 'data_V_12' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_29 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_12, i32 52, i32 62"   --->   Operation 246 'partselect' 'tmp_138' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_29 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_139 = trunc i64 %data_V_12"   --->   Operation 247 'trunc' 'tmp_139' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_29 : Operation 248 [1/2] (4.65ns)   --->   "%dc_12 = sitodp i64 %sub_ln1262" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 248 'sitodp' 'dc_12' <Predicate = (!icmp_ln1254)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 249 [1/1] (0.00ns)   --->   "%data_V_13 = bitcast i64 %dc_12" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 249 'bitcast' 'data_V_13' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_29 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_13, i32 52, i32 62"   --->   Operation 250 'partselect' 'tmp_140' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_29 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_141 = trunc i64 %data_V_13"   --->   Operation 251 'trunc' 'tmp_141' <Predicate = (!icmp_ln1254)> <Delay = 0.00>

State 30 <SV = 23> <Delay = 3.63>
ST_30 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13]   --->   Operation 252 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 253 [1/1] (0.00ns)   --->   "%mantissa_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_139, i1 0"   --->   Operation 253 'bitconcatenate' 'mantissa_4' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i54 %mantissa_4" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 254 'zext' 'zext_ln15_4' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_138" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 255 'zext' 'zext_ln510' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 256 [1/1] (0.73ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 256 'add' 'add_ln510' <Predicate = (!icmp_ln1254)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 257 [1/1] (0.00ns)   --->   "%isNeg_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 257 'bitselect' 'isNeg_4' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 258 [1/1] (0.73ns)   --->   "%sub_ln1311_4 = sub i11 1023, i11 %tmp_138"   --->   Operation 258 'sub' 'sub_ln1311_4' <Predicate = (!icmp_ln1254)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i11 %sub_ln1311_4"   --->   Operation 259 'sext' 'sext_ln1311_4' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 260 [1/1] (0.29ns)   --->   "%ush_4 = select i1 %isNeg_4, i12 %sext_ln1311_4, i12 %add_ln510"   --->   Operation 260 'select' 'ush_4' <Predicate = (!icmp_ln1254)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 261 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_i_cast_cast_cast = sext i12 %ush_4"   --->   Operation 261 'sext' 'sh_prom_i_i_i_i_i_i_cast_cast_cast' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 262 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_i_cast_cast_cast"   --->   Operation 262 'zext' 'sh_prom_i_i_i_i_i_i_cast_cast_cast_cast' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%r_V_10 = lshr i169 %zext_ln15_4, i169 %sh_prom_i_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 263 'lshr' 'r_V_10' <Predicate = (!icmp_ln1254)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%r_V_11 = shl i169 %zext_ln15_4, i169 %sh_prom_i_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 264 'shl' 'r_V_11' <Predicate = (!icmp_ln1254)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_10, i32 53"   --->   Operation 265 'bitselect' 'tmp_127' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%zext_ln662_4 = zext i1 %tmp_127"   --->   Operation 266 'zext' 'zext_ln662_4' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%tmp_119 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_11, i32 53, i32 116"   --->   Operation 267 'partselect' 'tmp_119' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 268 [1/1] (1.12ns) (out node of the LUT)   --->   "%val_4 = select i1 %isNeg_4, i64 %zext_ln662_4, i64 %tmp_119"   --->   Operation 268 'select' 'val_4' <Predicate = (!icmp_ln1254)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 269 [1/1] (1.06ns)   --->   "%icmp_ln1256 = icmp_slt  i64 %val_4, i64 %lbVal" [patchMaker.cpp:1256->patchMaker.cpp:1158]   --->   Operation 269 'icmp' 'icmp_ln1256' <Predicate = (!icmp_ln1254)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 270 [1/1] (0.22ns)   --->   "%select_ln1256 = select i1 %icmp_ln1256, i32 %j_2, i32 %j_9" [patchMaker.cpp:1256->patchMaker.cpp:1158]   --->   Operation 270 'select' 'select_ln1256' <Predicate = (!icmp_ln1254)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 271 [1/1] (0.41ns)   --->   "%lbVal_2 = select i1 %icmp_ln1256, i64 %val_4, i64 %lbVal" [patchMaker.cpp:1256->patchMaker.cpp:1158]   --->   Operation 271 'select' 'lbVal_2' <Predicate = (!icmp_ln1254)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 272 [1/1] (0.00ns)   --->   "%mantissa_5 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_141, i1 0"   --->   Operation 272 'bitconcatenate' 'mantissa_5' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i54 %mantissa_5" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 273 'zext' 'zext_ln15_5' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_140" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 274 'zext' 'zext_ln510_1' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 275 [1/1] (0.73ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 275 'add' 'add_ln510_1' <Predicate = (!icmp_ln1254)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 276 [1/1] (0.00ns)   --->   "%isNeg_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 276 'bitselect' 'isNeg_5' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 277 [1/1] (0.73ns)   --->   "%sub_ln1311_5 = sub i11 1023, i11 %tmp_140"   --->   Operation 277 'sub' 'sub_ln1311_5' <Predicate = (!icmp_ln1254)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1311_5 = sext i11 %sub_ln1311_5"   --->   Operation 278 'sext' 'sext_ln1311_5' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 279 [1/1] (0.29ns)   --->   "%ush_5 = select i1 %isNeg_5, i12 %sext_ln1311_5, i12 %add_ln510_1"   --->   Operation 279 'select' 'ush_5' <Predicate = (!icmp_ln1254)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 280 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i59_i_cast_cast_cast = sext i12 %ush_5"   --->   Operation 280 'sext' 'sh_prom_i_i_i_i_i59_i_cast_cast_cast' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 281 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i59_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i59_i_cast_cast_cast"   --->   Operation 281 'zext' 'sh_prom_i_i_i_i_i59_i_cast_cast_cast_cast' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%r_V_12 = lshr i169 %zext_ln15_5, i169 %sh_prom_i_i_i_i_i59_i_cast_cast_cast_cast"   --->   Operation 282 'lshr' 'r_V_12' <Predicate = (!icmp_ln1254)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%r_V_13 = shl i169 %zext_ln15_5, i169 %sh_prom_i_i_i_i_i59_i_cast_cast_cast_cast"   --->   Operation 283 'shl' 'r_V_13' <Predicate = (!icmp_ln1254)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_12, i32 53"   --->   Operation 284 'bitselect' 'tmp_131' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%zext_ln662_5 = zext i1 %tmp_131"   --->   Operation 285 'zext' 'zext_ln662_5' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%tmp_121 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_13, i32 53, i32 116"   --->   Operation 286 'partselect' 'tmp_121' <Predicate = (!icmp_ln1254)> <Delay = 0.00>
ST_30 : Operation 287 [1/1] (1.12ns) (out node of the LUT)   --->   "%val_5 = select i1 %isNeg_5, i64 %zext_ln662_5, i64 %tmp_121"   --->   Operation 287 'select' 'val_5' <Predicate = (!icmp_ln1254)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 288 [1/1] (1.06ns)   --->   "%icmp_ln1262 = icmp_slt  i64 %val_5, i64 %rbVal" [patchMaker.cpp:1262->patchMaker.cpp:1158]   --->   Operation 288 'icmp' 'icmp_ln1262' <Predicate = (!icmp_ln1254)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 289 [1/1] (0.22ns)   --->   "%select_ln1262 = select i1 %icmp_ln1262, i32 %j_2, i32 %right_bound" [patchMaker.cpp:1262->patchMaker.cpp:1158]   --->   Operation 289 'select' 'select_ln1262' <Predicate = (!icmp_ln1254)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 290 [1/1] (0.41ns)   --->   "%p_Result_11 = select i1 %icmp_ln1262, i64 %val_5, i64 %rbVal" [patchMaker.cpp:1262->patchMaker.cpp:1158]   --->   Operation 290 'select' 'p_Result_11' <Predicate = (!icmp_ln1254)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 291 'br' 'br_ln0' <Predicate = (!icmp_ln1254)> <Delay = 0.00>

State 31 <SV = 21> <Delay = 4.00>
ST_31 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln1172 = br i1 %leftRight_offset_read, void %._crit_edge9, void %._crit_edge7" [patchMaker.cpp:1172]   --->   Operation 292 'br' 'br_ln1172' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 293 [1/1] (0.88ns)   --->   "%add_ln1205 = add i32 %row_list_size_assign, i32 4294967295" [patchMaker.cpp:1205]   --->   Operation 293 'add' 'add_ln1205' <Predicate = (!leftRight_offset_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 294 [1/1] (0.85ns)   --->   "%icmp_ln1205 = icmp_ne  i32 %start_index, i32 %add_ln1205" [patchMaker.cpp:1205]   --->   Operation 294 'icmp' 'icmp_ln1205' <Predicate = (!leftRight_offset_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 295 [1/1] (1.06ns)   --->   "%icmp_ln1210 = icmp_slt  i64 %start_value, i64 18446744073709551606" [patchMaker.cpp:1210]   --->   Operation 295 'icmp' 'icmp_ln1210' <Predicate = (!leftRight_offset_read)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln1205)   --->   "%and_ln1205 = and i1 %icmp_ln1205, i1 %icmp_ln1210" [patchMaker.cpp:1205]   --->   Operation 296 'and' 'and_ln1205' <Predicate = (!leftRight_offset_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 297 [1/1] (0.88ns)   --->   "%start_index_2 = add i32 %start_index, i32 1" [patchMaker.cpp:1212]   --->   Operation 297 'add' 'start_index_2' <Predicate = (!leftRight_offset_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 298 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1205 = select i1 %and_ln1205, i32 %start_index_2, i32 %start_index" [patchMaker.cpp:1205]   --->   Operation 298 'select' 'select_ln1205' <Predicate = (!leftRight_offset_read)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1220 = sub i32 %select_ln1205, i32 %original_ppl_read" [patchMaker.cpp:1220]   --->   Operation 299 'sub' 'sub_ln1220' <Predicate = (!leftRight_offset_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_31 : Operation 300 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%j_10 = add i32 %sub_ln1220, i32 1" [patchMaker.cpp:1220]   --->   Operation 300 'add' 'j_10' <Predicate = (!leftRight_offset_read)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_31 : Operation 301 [1/1] (0.85ns)   --->   "%icmp_ln1220 = icmp_slt  i32 %j_10, i32 %j_9" [patchMaker.cpp:1220]   --->   Operation 301 'icmp' 'icmp_ln1220' <Predicate = (!leftRight_offset_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln1220 = br i1 %icmp_ln1220, void, void" [patchMaker.cpp:1220]   --->   Operation 302 'br' 'br_ln1220' <Predicate = (!leftRight_offset_read)> <Delay = 0.00>
ST_31 : Operation 303 [1/1] (0.85ns)   --->   "%icmp_ln1234 = icmp_sgt  i32 %j_10, i32 %select_ln1205" [patchMaker.cpp:1234]   --->   Operation 303 'icmp' 'icmp_ln1234' <Predicate = (!leftRight_offset_read & !icmp_ln1220)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 304 [1/1] (0.45ns)   --->   "%br_ln1234 = br i1 %icmp_ln1234, void %.lr.ph30, void %._crit_edge" [patchMaker.cpp:1234]   --->   Operation 304 'br' 'br_ln1234' <Predicate = (!leftRight_offset_read & !icmp_ln1220)> <Delay = 0.45>
ST_31 : Operation 305 [1/1] (0.85ns)   --->   "%icmp_ln1222 = icmp_sgt  i32 %original_ppl_read, i32 0" [patchMaker.cpp:1222]   --->   Operation 305 'icmp' 'icmp_ln1222' <Predicate = (!leftRight_offset_read & icmp_ln1220)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 306 [1/1] (0.45ns)   --->   "%br_ln1222 = br i1 %icmp_ln1222, void %._crit_edge, void %.lr.ph22" [patchMaker.cpp:1222]   --->   Operation 306 'br' 'br_ln1222' <Predicate = (!leftRight_offset_read & icmp_ln1220)> <Delay = 0.45>
ST_31 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1222 = sext i32 %j_9" [patchMaker.cpp:1222]   --->   Operation 307 'sext' 'sext_ln1222' <Predicate = (!leftRight_offset_read & icmp_ln1220 & icmp_ln1222)> <Delay = 0.00>
ST_31 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln1222 = trunc i32 %original_ppl_read" [patchMaker.cpp:1222]   --->   Operation 308 'trunc' 'trunc_ln1222' <Predicate = (!leftRight_offset_read & icmp_ln1220 & icmp_ln1222)> <Delay = 0.00>
ST_31 : Operation 309 [1/1] (0.00ns)   --->   "%shl_ln54_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 309 'bitconcatenate' 'shl_ln54_8' <Predicate = (!leftRight_offset_read & icmp_ln1220 & icmp_ln1222)> <Delay = 0.00>
ST_31 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln54_9 = zext i16 %shl_ln54_8" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 310 'zext' 'zext_ln54_9' <Predicate = (!leftRight_offset_read & icmp_ln1220 & icmp_ln1222)> <Delay = 0.00>
ST_31 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln54_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 311 'bitconcatenate' 'shl_ln54_9' <Predicate = (!leftRight_offset_read & icmp_ln1220 & icmp_ln1222)> <Delay = 0.00>
ST_31 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln54_10 = zext i14 %shl_ln54_9" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 312 'zext' 'zext_ln54_10' <Predicate = (!leftRight_offset_read & icmp_ln1220 & icmp_ln1222)> <Delay = 0.00>
ST_31 : Operation 313 [1/1] (0.78ns)   --->   "%sub_ln54_8 = sub i17 %zext_ln54_9, i17 %zext_ln54_10" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 313 'sub' 'sub_ln54_8' <Predicate = (!leftRight_offset_read & icmp_ln1220 & icmp_ln1222)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln1222 = zext i31 %trunc_ln1222" [patchMaker.cpp:1222]   --->   Operation 314 'zext' 'zext_ln1222' <Predicate = (!leftRight_offset_read & icmp_ln1220 & icmp_ln1222)> <Delay = 0.00>
ST_31 : Operation 315 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %trunc_ln1222, i2 0" [patchMaker.cpp:1222]   --->   Operation 315 'bitconcatenate' 'p_shl' <Predicate = (!leftRight_offset_read & icmp_ln1220 & icmp_ln1222)> <Delay = 0.00>
ST_31 : Operation 316 [1/1] (0.89ns)   --->   "%sub_ln1222 = sub i33 %p_shl, i33 %zext_ln1222" [patchMaker.cpp:1222]   --->   Operation 316 'sub' 'sub_ln1222' <Predicate = (!leftRight_offset_read & icmp_ln1220 & icmp_ln1222)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 317 [1/1] (0.38ns)   --->   "%br_ln1222 = br void" [patchMaker.cpp:1222]   --->   Operation 317 'br' 'br_ln1222' <Predicate = (!leftRight_offset_read & icmp_ln1220 & icmp_ln1222)> <Delay = 0.38>
ST_31 : Operation 318 [1/1] (0.85ns)   --->   "%icmp_ln1174 = icmp_ne  i32 %start_index, i32 0" [patchMaker.cpp:1174]   --->   Operation 318 'icmp' 'icmp_ln1174' <Predicate = (leftRight_offset_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 319 [1/1] (1.06ns)   --->   "%icmp_ln1174_1 = icmp_sgt  i64 %start_value, i64 10" [patchMaker.cpp:1174]   --->   Operation 319 'icmp' 'icmp_ln1174_1' <Predicate = (leftRight_offset_read)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node j_4)   --->   "%and_ln1174 = and i1 %icmp_ln1174, i1 %icmp_ln1174_1" [patchMaker.cpp:1174]   --->   Operation 320 'and' 'and_ln1174' <Predicate = (leftRight_offset_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 321 [1/1] (0.88ns)   --->   "%start_index_1 = add i32 %start_index, i32 4294967295" [patchMaker.cpp:1176]   --->   Operation 321 'add' 'start_index_1' <Predicate = (leftRight_offset_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 322 [1/1] (0.22ns) (out node of the LUT)   --->   "%j_4 = select i1 %and_ln1174, i32 %start_index_1, i32 %start_index" [patchMaker.cpp:1174]   --->   Operation 322 'select' 'j_4' <Predicate = (leftRight_offset_read)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 323 [1/1] (0.88ns)   --->   "%add_ln1179 = add i32 %j_4, i32 %original_ppl_read" [patchMaker.cpp:1179]   --->   Operation 323 'add' 'add_ln1179' <Predicate = (leftRight_offset_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 324 [1/1] (0.88ns)   --->   "%add_ln1179_1 = add i32 %right_bound, i32 1" [patchMaker.cpp:1179]   --->   Operation 324 'add' 'add_ln1179_1' <Predicate = (leftRight_offset_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 325 [1/1] (0.85ns)   --->   "%icmp_ln1179 = icmp_sgt  i32 %add_ln1179, i32 %add_ln1179_1" [patchMaker.cpp:1179]   --->   Operation 325 'icmp' 'icmp_ln1179' <Predicate = (leftRight_offset_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln1179 = br i1 %icmp_ln1179, void, void" [patchMaker.cpp:1179]   --->   Operation 326 'br' 'br_ln1179' <Predicate = (leftRight_offset_read)> <Delay = 0.00>
ST_31 : Operation 327 [1/1] (0.85ns)   --->   "%icmp_ln1193 = icmp_sgt  i32 %original_ppl_read, i32 0" [patchMaker.cpp:1193]   --->   Operation 327 'icmp' 'icmp_ln1193' <Predicate = (leftRight_offset_read & !icmp_ln1179)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 328 [1/1] (0.45ns)   --->   "%br_ln1193 = br i1 %icmp_ln1193, void %._crit_edge, void %.lr.ph14" [patchMaker.cpp:1193]   --->   Operation 328 'br' 'br_ln1193' <Predicate = (leftRight_offset_read & !icmp_ln1179)> <Delay = 0.45>
ST_31 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i32 %j_4" [patchMaker.cpp:1193]   --->   Operation 329 'sext' 'sext_ln1193' <Predicate = (leftRight_offset_read & !icmp_ln1179 & icmp_ln1193)> <Delay = 0.00>
ST_31 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln1193 = trunc i32 %original_ppl_read" [patchMaker.cpp:1193]   --->   Operation 330 'trunc' 'trunc_ln1193' <Predicate = (leftRight_offset_read & !icmp_ln1179 & icmp_ln1193)> <Delay = 0.00>
ST_31 : Operation 331 [1/1] (0.00ns)   --->   "%shl_ln54_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 331 'bitconcatenate' 'shl_ln54_6' <Predicate = (leftRight_offset_read & !icmp_ln1179 & icmp_ln1193)> <Delay = 0.00>
ST_31 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln54_7 = zext i16 %shl_ln54_6" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 332 'zext' 'zext_ln54_7' <Predicate = (leftRight_offset_read & !icmp_ln1179 & icmp_ln1193)> <Delay = 0.00>
ST_31 : Operation 333 [1/1] (0.00ns)   --->   "%shl_ln54_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 333 'bitconcatenate' 'shl_ln54_7' <Predicate = (leftRight_offset_read & !icmp_ln1179 & icmp_ln1193)> <Delay = 0.00>
ST_31 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln54_8 = zext i14 %shl_ln54_7" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 334 'zext' 'zext_ln54_8' <Predicate = (leftRight_offset_read & !icmp_ln1179 & icmp_ln1193)> <Delay = 0.00>
ST_31 : Operation 335 [1/1] (0.78ns)   --->   "%sub_ln54_7 = sub i17 %zext_ln54_7, i17 %zext_ln54_8" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 335 'sub' 'sub_ln54_7' <Predicate = (leftRight_offset_read & !icmp_ln1179 & icmp_ln1193)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln1193 = zext i31 %trunc_ln1193" [patchMaker.cpp:1193]   --->   Operation 336 'zext' 'zext_ln1193' <Predicate = (leftRight_offset_read & !icmp_ln1179 & icmp_ln1193)> <Delay = 0.00>
ST_31 : Operation 337 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %trunc_ln1193, i2 0" [patchMaker.cpp:1193]   --->   Operation 337 'bitconcatenate' 'p_shl6' <Predicate = (leftRight_offset_read & !icmp_ln1179 & icmp_ln1193)> <Delay = 0.00>
ST_31 : Operation 338 [1/1] (0.89ns)   --->   "%sub_ln1193 = sub i33 %p_shl6, i33 %zext_ln1193" [patchMaker.cpp:1193]   --->   Operation 338 'sub' 'sub_ln1193' <Predicate = (leftRight_offset_read & !icmp_ln1179 & icmp_ln1193)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 339 [1/1] (0.38ns)   --->   "%br_ln1193 = br void" [patchMaker.cpp:1193]   --->   Operation 339 'br' 'br_ln1193' <Predicate = (leftRight_offset_read & !icmp_ln1179 & icmp_ln1193)> <Delay = 0.38>
ST_31 : Operation 340 [1/1] (0.88ns)   --->   "%j_3 = sub i32 %add_ln1179_1, i32 %original_ppl_read" [patchMaker.cpp:1181]   --->   Operation 340 'sub' 'j_3' <Predicate = (leftRight_offset_read & icmp_ln1179)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 341 [1/1] (0.85ns)   --->   "%icmp_ln1181 = icmp_sgt  i32 %j_3, i32 %right_bound" [patchMaker.cpp:1181]   --->   Operation 341 'icmp' 'icmp_ln1181' <Predicate = (leftRight_offset_read & icmp_ln1179)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 342 [1/1] (0.45ns)   --->   "%br_ln1181 = br i1 %icmp_ln1181, void %.lr.ph, void %._crit_edge" [patchMaker.cpp:1181]   --->   Operation 342 'br' 'br_ln1181' <Predicate = (leftRight_offset_read & icmp_ln1179)> <Delay = 0.45>

State 32 <SV = 22> <Delay = 6.42>
ST_32 : Operation 343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1234_1 = sub i32 1, i32 %original_ppl_read" [patchMaker.cpp:1234]   --->   Operation 343 'sub' 'sub_ln1234_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_32 : Operation 344 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln1234 = add i32 %sub_ln1234_1, i32 %select_ln1205" [patchMaker.cpp:1234]   --->   Operation 344 'add' 'add_ln1234' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_32 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1234 = sext i32 %add_ln1234" [patchMaker.cpp:1234]   --->   Operation 345 'sext' 'sext_ln1234' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1234_1 = sext i32 %add_ln1234" [patchMaker.cpp:1234]   --->   Operation 346 'sext' 'sext_ln1234_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1234_2 = sext i32 %add_ln1234" [patchMaker.cpp:1234]   --->   Operation 347 'sext' 'sext_ln1234_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln1234_3 = sext i32 %select_ln1205" [patchMaker.cpp:1234]   --->   Operation 348 'sext' 'sext_ln1234_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 349 [1/1] (0.88ns)   --->   "%add_ln1234_1 = add i33 %sext_ln1234_3, i33 1" [patchMaker.cpp:1234]   --->   Operation 349 'add' 'add_ln1234_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln1234_4 = sext i33 %add_ln1234_1" [patchMaker.cpp:1234]   --->   Operation 350 'sext' 'sext_ln1234_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 351 [1/1] (0.89ns)   --->   "%sub_ln1234 = sub i34 %sext_ln1234_4, i34 %sext_ln1234_2" [patchMaker.cpp:1234]   --->   Operation 351 'sub' 'sub_ln1234' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 352 [1/1] (0.88ns)   --->   "%icmp_ln1234_1 = icmp_ne  i33 %add_ln1234_1, i33 %sext_ln1234_1" [patchMaker.cpp:1234]   --->   Operation 352 'icmp' 'icmp_ln1234_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 353 [1/1] (0.22ns)   --->   "%select_ln1234 = select i1 %icmp_ln1234_1, i34 %sub_ln1234, i34 1" [patchMaker.cpp:1234]   --->   Operation 353 'select' 'select_ln1234' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln54_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 354 'bitconcatenate' 'shl_ln54_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln54_11 = zext i16 %shl_ln54_10" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 355 'zext' 'zext_ln54_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 356 [1/1] (0.00ns)   --->   "%shl_ln54_11 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 356 'bitconcatenate' 'shl_ln54_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i14 %shl_ln54_11" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 357 'zext' 'zext_ln54_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 358 [1/1] (0.78ns)   --->   "%sub_ln54_9 = sub i17 %zext_ln54_11, i17 %zext_ln54_12" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 358 'sub' 'sub_ln54_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1234_5 = sext i34 %select_ln1234" [patchMaker.cpp:1234]   --->   Operation 359 'sext' 'sext_ln1234_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln1234 = zext i64 %sext_ln1234_5" [patchMaker.cpp:1234]   --->   Operation 360 'zext' 'zext_ln1234' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 361 [1/1] (4.43ns)   --->   "%mul_ln1234 = mul i66 %zext_ln1234, i66 3" [patchMaker.cpp:1234]   --->   Operation 361 'mul' 'mul_ln1234' <Predicate = true> <Delay = 4.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 362 [1/1] (0.38ns)   --->   "%br_ln1234 = br void" [patchMaker.cpp:1234]   --->   Operation 362 'br' 'br_ln1234' <Predicate = true> <Delay = 0.38>

State 33 <SV = 23> <Delay = 3.44>
ST_33 : Operation 363 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i66 0, void %.lr.ph30, i66 %add_ln1234_3, void %.split34" [patchMaker.cpp:1234]   --->   Operation 363 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 364 [1/1] (0.00ns)   --->   "%temp_size_3 = phi i64 0, void %.lr.ph30, i64 %select_ln1234_1, void %.split34" [patchMaker.cpp:1234]   --->   Operation 364 'phi' 'temp_size_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 365 [1/1] (0.00ns)   --->   "%j_8 = phi i64 %sext_ln1234, void %.lr.ph30, i64 %select_ln1234_2, void %.split34" [patchMaker.cpp:1234]   --->   Operation 365 'phi' 'j_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 366 [1/1] (0.00ns)   --->   "%z_3 = phi i2 0, void %.lr.ph30, i2 %add_ln1236, void %.split34" [patchMaker.cpp:1236]   --->   Operation 366 'phi' 'z_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 367 [1/1] (1.15ns)   --->   "%add_ln1234_3 = add i66 %indvar_flatten23, i66 1" [patchMaker.cpp:1234]   --->   Operation 367 'add' 'add_ln1234_3' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_13)   --->   "%shl_ln54_17 = shl i64 %j_8, i64 5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 368 'shl' 'shl_ln54_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_13)   --->   "%shl_ln54_18 = shl i64 %j_8, i64 3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 369 'shl' 'shl_ln54_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 370 [1/1] (1.14ns) (out node of the LUT)   --->   "%sub_ln54_13 = sub i64 %shl_ln54_17, i64 %shl_ln54_18" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 370 'sub' 'sub_ln54_13' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 371 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 371 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 372 [1/1] (1.07ns)   --->   "%icmp_ln1234_2 = icmp_eq  i66 %indvar_flatten23, i66 %mul_ln1234" [patchMaker.cpp:1234]   --->   Operation 372 'icmp' 'icmp_ln1234_2' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln1234 = br i1 %icmp_ln1234_2, void %.split34, void %._crit_edge.loopexit113" [patchMaker.cpp:1234]   --->   Operation 373 'br' 'br_ln1234' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 374 [1/1] (1.14ns)   --->   "%add_ln1240 = add i64 %temp_size_3, i64 1" [patchMaker.cpp:1240]   --->   Operation 374 'add' 'add_ln1240' <Predicate = (!icmp_ln1234_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 375 [1/1] (1.14ns)   --->   "%add_ln1234_2 = add i64 %j_8, i64 1" [patchMaker.cpp:1234]   --->   Operation 375 'add' 'add_ln1234_2' <Predicate = (!icmp_ln1234_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 376 [1/1] (0.34ns)   --->   "%icmp_ln1236 = icmp_eq  i2 %z_3, i2 3" [patchMaker.cpp:1236]   --->   Operation 376 'icmp' 'icmp_ln1236' <Predicate = (!icmp_ln1234_2)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 377 [1/1] (0.27ns)   --->   "%select_ln1170_2 = select i1 %icmp_ln1236, i2 0, i2 %z_3" [patchMaker.cpp:1170]   --->   Operation 377 'select' 'select_ln1170_2' <Predicate = (!icmp_ln1234_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_17)   --->   "%shl_ln54_21 = shl i64 %add_ln1234_2, i64 5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 378 'shl' 'shl_ln54_21' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_33 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_17)   --->   "%shl_ln54_22 = shl i64 %add_ln1234_2, i64 3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 379 'shl' 'shl_ln54_22' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_33 : Operation 380 [1/1] (1.14ns) (out node of the LUT)   --->   "%sub_ln54_17 = sub i64 %shl_ln54_21, i64 %shl_ln54_22" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 380 'sub' 'sub_ln54_17' <Predicate = (!icmp_ln1234_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_7)   --->   "%select_ln1170_3 = select i1 %icmp_ln1236, i64 %sub_ln54_17, i64 %sub_ln54_13" [patchMaker.cpp:1170]   --->   Operation 381 'select' 'select_ln1170_3' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 382 [1/1] (0.41ns)   --->   "%select_ln1234_1 = select i1 %icmp_ln1236, i64 %add_ln1240, i64 %temp_size_3" [patchMaker.cpp:1234]   --->   Operation 382 'select' 'select_ln1234_1' <Predicate = (!icmp_ln1234_2)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln1238 = trunc i64 %select_ln1234_1" [patchMaker.cpp:1238]   --->   Operation 383 'trunc' 'trunc_ln1238' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_33 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln1238_1 = trunc i64 %select_ln1234_1" [patchMaker.cpp:1238]   --->   Operation 384 'trunc' 'trunc_ln1238_1' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_33 : Operation 385 [1/1] (0.00ns)   --->   "%p_shl16_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1238_1, i2 0" [patchMaker.cpp:1238]   --->   Operation 385 'bitconcatenate' 'p_shl16_cast' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_33 : Operation 386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1238_1 = sub i10 %p_shl16_cast, i10 %trunc_ln1238" [patchMaker.cpp:1238]   --->   Operation 386 'sub' 'sub_ln1238_1' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_33 : Operation 387 [1/1] (0.41ns)   --->   "%select_ln1234_2 = select i1 %icmp_ln1236, i64 %add_ln1234_2, i64 %j_8" [patchMaker.cpp:1234]   --->   Operation 387 'select' 'select_ln1234_2' <Predicate = (!icmp_ln1234_2)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln1238 = zext i2 %select_ln1170_2" [patchMaker.cpp:1238]   --->   Operation 388 'zext' 'zext_ln1238' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_33 : Operation 389 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1238_1 = add i10 %sub_ln1238_1, i10 %zext_ln1238" [patchMaker.cpp:1238]   --->   Operation 389 'add' 'add_ln1238_1' <Predicate = (!icmp_ln1234_2)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_33 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_7)   --->   "%tmp_115 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %sub_ln54_9, i32 5, i32 16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 390 'partselect' 'tmp_115' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_33 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_7)   --->   "%tmp3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i2.i3, i12 %tmp_115, i2 %select_ln1170_2, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 391 'bitconcatenate' 'tmp3' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_33 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_7)   --->   "%sext_ln54_18 = sext i17 %tmp3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 392 'sext' 'sext_ln54_18' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_33 : Operation 393 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln54_7 = add i64 %sext_ln54_18, i64 %select_ln1170_3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 393 'add' 'add_ln54_7' <Predicate = (!icmp_ln1234_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 394 [1/1] (0.43ns)   --->   "%add_ln1236 = add i2 %select_ln1170_2, i2 1" [patchMaker.cpp:1236]   --->   Operation 394 'add' 'add_ln1236' <Predicate = (!icmp_ln1234_2)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 24> <Delay = 6.15>
ST_34 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln1238_4 = zext i64 %add_ln54_7" [patchMaker.cpp:1238]   --->   Operation 395 'zext' 'zext_ln1238_4' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_34 : Operation 396 [1/1] (4.51ns)   --->   "%mul_ln1238 = mul i129 %zext_ln1238_4, i129 24595658764946068822" [patchMaker.cpp:1238]   --->   Operation 396 'mul' 'mul_ln1238' <Predicate = (!icmp_ln1234_2)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1238, i32 69, i32 128" [patchMaker.cpp:1238]   --->   Operation 397 'partselect' 'tmp_135' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_34 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln1238_5 = zext i60 %tmp_135" [patchMaker.cpp:1238]   --->   Operation 398 'zext' 'zext_ln1238_5' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_34 : Operation 399 [1/1] (0.00ns)   --->   "%GDarray_addr_7 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1238_5" [patchMaker.cpp:1238]   --->   Operation 399 'getelementptr' 'GDarray_addr_7' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_34 : Operation 400 [2/2] (1.64ns)   --->   "%GDarray_load_7 = load i11 %GDarray_addr_7" [patchMaker.cpp:1238]   --->   Operation 400 'load' 'GDarray_load_7' <Predicate = (!icmp_ln1234_2)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_34 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1238, i32 69, i32 127" [patchMaker.cpp:1238]   --->   Operation 401 'partselect' 'tmp_126' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_34 : Operation 402 [1/1] (0.00ns)   --->   "%shl_ln1238_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_126, i5 0" [patchMaker.cpp:1238]   --->   Operation 402 'bitconcatenate' 'shl_ln1238_1' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_34 : Operation 403 [1/1] (0.00ns)   --->   "%shl_ln1238_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_135, i3 0" [patchMaker.cpp:1238]   --->   Operation 403 'bitconcatenate' 'shl_ln1238_2' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_34 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln1238_1 = zext i63 %shl_ln1238_2" [patchMaker.cpp:1238]   --->   Operation 404 'zext' 'zext_ln1238_1' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_34 : Operation 405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1238 = sub i64 %zext_ln1238_1, i64 %shl_ln1238_1" [patchMaker.cpp:1238]   --->   Operation 405 'sub' 'sub_ln1238' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_34 : Operation 406 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln1238 = add i64 %sub_ln1238, i64 %add_ln54_7" [patchMaker.cpp:1238]   --->   Operation 406 'add' 'add_ln1238' <Predicate = (!icmp_ln1234_2)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 35 <SV = 25> <Delay = 4.03>
ST_35 : Operation 407 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1234_7_VITIS_LOOP_1236_8_str"   --->   Operation 407 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_35 : Operation 408 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 408 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_35 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln1238_3 = zext i10 %add_ln1238_1" [patchMaker.cpp:1238]   --->   Operation 409 'zext' 'zext_ln1238_3' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_35 : Operation 410 [1/1] (0.00ns)   --->   "%temp_addr_3 = getelementptr i64 %temp, i64 0, i64 %zext_ln1238_3" [patchMaker.cpp:1238]   --->   Operation 410 'getelementptr' 'temp_addr_3' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_35 : Operation 411 [1/1] (0.00ns)   --->   "%specloopname_ln1236 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [patchMaker.cpp:1236]   --->   Operation 411 'specloopname' 'specloopname_ln1236' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_35 : Operation 412 [1/2] (1.64ns)   --->   "%GDarray_load_7 = load i11 %GDarray_addr_7" [patchMaker.cpp:1238]   --->   Operation 412 'load' 'GDarray_load_7' <Predicate = (!icmp_ln1234_2)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_35 : Operation 413 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1238, i3 0" [patchMaker.cpp:1238]   --->   Operation 413 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_35 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1238_2 = zext i67 %shl_ln8" [patchMaker.cpp:1238]   --->   Operation 414 'zext' 'zext_ln1238_2' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_35 : Operation 415 [1/1] (1.18ns)   --->   "%lshr_ln1238 = lshr i192 %GDarray_load_7, i192 %zext_ln1238_2" [patchMaker.cpp:1238]   --->   Operation 415 'lshr' 'lshr_ln1238' <Predicate = (!icmp_ln1234_2)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln1238_2 = trunc i192 %lshr_ln1238" [patchMaker.cpp:1238]   --->   Operation 416 'trunc' 'trunc_ln1238_2' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>
ST_35 : Operation 417 [1/1] (1.20ns)   --->   "%store_ln1238 = store i64 %trunc_ln1238_2, i10 %temp_addr_3" [patchMaker.cpp:1238]   --->   Operation 417 'store' 'store_ln1238' <Predicate = (!icmp_ln1234_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_35 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 418 'br' 'br_ln0' <Predicate = (!icmp_ln1234_2)> <Delay = 0.00>

State 36 <SV = 24> <Delay = 1.65>
ST_36 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln1245_1 = trunc i34 %sub_ln1234" [patchMaker.cpp:1245]   --->   Operation 419 'trunc' 'trunc_ln1245_1' <Predicate = (!leftRight_offset_read & !icmp_ln1220 & !icmp_ln1234)> <Delay = 0.00>
ST_36 : Operation 420 [1/1] (0.45ns)   --->   "%br_ln1245 = br void %._crit_edge" [patchMaker.cpp:1245]   --->   Operation 420 'br' 'br_ln1245' <Predicate = (!leftRight_offset_read & !icmp_ln1220 & !icmp_ln1234)> <Delay = 0.45>
ST_36 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln1245 = trunc i34 %sub_ln1181" [patchMaker.cpp:1245]   --->   Operation 421 'trunc' 'trunc_ln1245' <Predicate = (leftRight_offset_read & icmp_ln1179 & !icmp_ln1181)> <Delay = 0.00>
ST_36 : Operation 422 [1/1] (0.45ns)   --->   "%br_ln1245 = br void %._crit_edge" [patchMaker.cpp:1245]   --->   Operation 422 'br' 'br_ln1245' <Predicate = (leftRight_offset_read & icmp_ln1179 & !icmp_ln1181)> <Delay = 0.45>
ST_36 : Operation 423 [1/1] (0.00ns)   --->   "%temp_size_4 = phi i32 %trunc_ln1245, void %._crit_edge.loopexit, i32 %trunc_ln1245_1, void %._crit_edge.loopexit113, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 %original_ppl_read, void %._crit_edge.loopexit396, i32 %original_ppl_read, void %._crit_edge.loopexit397" [patchMaker.cpp:1245]   --->   Operation 423 'phi' 'temp_size_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 424 [1/1] (0.88ns)   --->   "%add_ln1245 = add i32 %p_read, i32 1" [patchMaker.cpp:1245]   --->   Operation 424 'add' 'add_ln1245' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i32 %temp_size_4" [patchMaker.cpp:5]   --->   Operation 425 'sext' 'sext_ln5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i32 %p_read" [patchMaker.cpp:5]   --->   Operation 426 'trunc' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 427 [1/1] (0.65ns)   --->   "%switch_ln5 = switch i3 %trunc_ln5, void %branch44, i3 0, void %branch40, i3 1, void %branch41, i3 2, void %branch42, i3 3, void %branch43" [patchMaker.cpp:5]   --->   Operation 427 'switch' 'switch_ln5' <Predicate = true> <Delay = 0.65>
ST_36 : Operation 428 [1/1] (1.20ns)   --->   "%store_ln5 = store i64 %sext_ln5, i8 %init_patch3_addr" [patchMaker.cpp:5]   --->   Operation 428 'store' 'store_ln5' <Predicate = (trunc_ln5 == 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_36 : Operation 429 [1/1] (1.20ns)   --->   "%store_ln6 = store i64 9223372036854775807, i8 %init_patch3_addr_1" [patchMaker.cpp:6]   --->   Operation 429 'store' 'store_ln6' <Predicate = (trunc_ln5 == 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_36 : Operation 430 [1/1] (1.20ns)   --->   "%store_ln5 = store i64 %sext_ln5, i8 %init_patch2_addr" [patchMaker.cpp:5]   --->   Operation 430 'store' 'store_ln5' <Predicate = (trunc_ln5 == 2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_36 : Operation 431 [1/1] (1.20ns)   --->   "%store_ln6 = store i64 9223372036854775807, i8 %init_patch2_addr_1" [patchMaker.cpp:6]   --->   Operation 431 'store' 'store_ln6' <Predicate = (trunc_ln5 == 2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_36 : Operation 432 [1/1] (1.20ns)   --->   "%store_ln5 = store i64 %sext_ln5, i8 %init_patch1_addr" [patchMaker.cpp:5]   --->   Operation 432 'store' 'store_ln5' <Predicate = (trunc_ln5 == 1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_36 : Operation 433 [1/1] (1.20ns)   --->   "%store_ln6 = store i64 9223372036854775807, i8 %init_patch1_addr_1" [patchMaker.cpp:6]   --->   Operation 433 'store' 'store_ln6' <Predicate = (trunc_ln5 == 1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_36 : Operation 434 [1/1] (1.20ns)   --->   "%store_ln5 = store i64 %sext_ln5, i8 %init_patch_addr" [patchMaker.cpp:5]   --->   Operation 434 'store' 'store_ln5' <Predicate = (trunc_ln5 == 0)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_36 : Operation 435 [1/1] (1.20ns)   --->   "%store_ln6 = store i64 9223372036854775807, i8 %init_patch_addr_1" [patchMaker.cpp:6]   --->   Operation 435 'store' 'store_ln6' <Predicate = (trunc_ln5 == 0)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_36 : Operation 436 [1/1] (1.20ns)   --->   "%store_ln5 = store i64 %sext_ln5, i8 %init_patch4_addr" [patchMaker.cpp:5]   --->   Operation 436 'store' 'store_ln5' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1 & trunc_ln5 != 2 & trunc_ln5 != 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_36 : Operation 437 [1/1] (1.20ns)   --->   "%store_ln6 = store i64 9223372036854775807, i8 %init_patch4_addr_1" [patchMaker.cpp:6]   --->   Operation 437 'store' 'store_ln6' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1 & trunc_ln5 != 2 & trunc_ln5 != 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>

State 37 <SV = 22> <Delay = 2.78>
ST_37 : Operation 438 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i33 0, void %.lr.ph22, i33 %add_ln1222_1, void %.split28" [patchMaker.cpp:1222]   --->   Operation 438 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 439 [1/1] (0.00ns)   --->   "%temp_size_2 = phi i31 0, void %.lr.ph22, i31 %select_ln1222_1, void %.split28" [patchMaker.cpp:1222]   --->   Operation 439 'phi' 'temp_size_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 440 [1/1] (0.00ns)   --->   "%j_7 = phi i33 %sext_ln1222, void %.lr.ph22, i33 %select_ln1222_3, void %.split28" [patchMaker.cpp:1222]   --->   Operation 440 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 441 [1/1] (0.00ns)   --->   "%z_2 = phi i2 0, void %.lr.ph22, i2 %add_ln1224, void %.split28" [patchMaker.cpp:1224]   --->   Operation 441 'phi' 'z_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 442 [1/1] (0.89ns)   --->   "%add_ln1222_1 = add i33 %indvar_flatten15, i33 1" [patchMaker.cpp:1222]   --->   Operation 442 'add' 'add_ln1222_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 443 [1/1] (0.00ns)   --->   "%shl_ln54_15 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %j_7, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 443 'bitconcatenate' 'shl_ln54_15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln54_11 = sext i38 %shl_ln54_15" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 444 'sext' 'sext_ln54_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 445 [1/1] (0.00ns)   --->   "%shl_ln54_16 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i33.i3, i33 %j_7, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 445 'bitconcatenate' 'shl_ln54_16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln54_12 = sext i36 %shl_ln54_16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 446 'sext' 'sext_ln54_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 447 [1/1] (0.94ns)   --->   "%sub_ln54_12 = sub i39 %sext_ln54_11, i39 %sext_ln54_12" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 447 'sub' 'sub_ln54_12' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 448 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 448 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 449 [1/1] (0.88ns)   --->   "%icmp_ln1222_1 = icmp_eq  i33 %indvar_flatten15, i33 %sub_ln1222" [patchMaker.cpp:1222]   --->   Operation 449 'icmp' 'icmp_ln1222_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln1222 = br i1 %icmp_ln1222_1, void %.split28, void %._crit_edge.loopexit396" [patchMaker.cpp:1222]   --->   Operation 450 'br' 'br_ln1222' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 451 [1/1] (0.87ns)   --->   "%add_ln1228 = add i31 %temp_size_2, i31 1" [patchMaker.cpp:1228]   --->   Operation 451 'add' 'add_ln1228' <Predicate = (!icmp_ln1222_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 452 [1/1] (0.89ns)   --->   "%add_ln1222 = add i33 %j_7, i33 1" [patchMaker.cpp:1222]   --->   Operation 452 'add' 'add_ln1222' <Predicate = (!icmp_ln1222_1)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 453 [1/1] (0.34ns)   --->   "%icmp_ln1224 = icmp_eq  i2 %z_2, i2 3" [patchMaker.cpp:1224]   --->   Operation 453 'icmp' 'icmp_ln1224' <Predicate = (!icmp_ln1222_1)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 454 [1/1] (0.27ns)   --->   "%select_ln1222 = select i1 %icmp_ln1224, i2 0, i2 %z_2" [patchMaker.cpp:1222]   --->   Operation 454 'select' 'select_ln1222' <Predicate = (!icmp_ln1222_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 455 [1/1] (0.25ns)   --->   "%select_ln1222_1 = select i1 %icmp_ln1224, i31 %add_ln1228, i31 %temp_size_2" [patchMaker.cpp:1222]   --->   Operation 455 'select' 'select_ln1222_1' <Predicate = (!icmp_ln1222_1)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln1226 = trunc i31 %select_ln1222_1" [patchMaker.cpp:1226]   --->   Operation 456 'trunc' 'trunc_ln1226' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_37 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln1226_1 = trunc i31 %select_ln1222_1" [patchMaker.cpp:1226]   --->   Operation 457 'trunc' 'trunc_ln1226_1' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_37 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_151_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1226_1, i2 0" [patchMaker.cpp:1226]   --->   Operation 458 'bitconcatenate' 'tmp_151_cast' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_37 : Operation 459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1226_1 = sub i10 %tmp_151_cast, i10 %trunc_ln1226" [patchMaker.cpp:1226]   --->   Operation 459 'sub' 'sub_ln1226_1' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_37 : Operation 460 [1/1] (0.00ns)   --->   "%shl_ln54_26_mid1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %add_ln1222, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 460 'bitconcatenate' 'shl_ln54_26_mid1' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_37 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln54_19 = sext i38 %shl_ln54_26_mid1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 461 'sext' 'sext_ln54_19' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_37 : Operation 462 [1/1] (0.00ns)   --->   "%shl_ln54_27_mid1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i33.i3, i33 %add_ln1222, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 462 'bitconcatenate' 'shl_ln54_27_mid1' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_37 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln54_20 = sext i36 %shl_ln54_27_mid1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 463 'sext' 'sext_ln54_20' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_37 : Operation 464 [1/1] (0.94ns)   --->   "%sub_ln54_16 = sub i39 %sext_ln54_19, i39 %sext_ln54_20" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 464 'sub' 'sub_ln54_16' <Predicate = (!icmp_ln1222_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_6)   --->   "%select_ln1222_2 = select i1 %icmp_ln1224, i39 %sub_ln54_16, i39 %sub_ln54_12" [patchMaker.cpp:1222]   --->   Operation 465 'select' 'select_ln1222_2' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 466 [1/1] (0.22ns)   --->   "%select_ln1222_3 = select i1 %icmp_ln1224, i33 %add_ln1222, i33 %j_7" [patchMaker.cpp:1222]   --->   Operation 466 'select' 'select_ln1222_3' <Predicate = (!icmp_ln1222_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln1226 = zext i2 %select_ln1222" [patchMaker.cpp:1226]   --->   Operation 467 'zext' 'zext_ln1226' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_37 : Operation 468 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1226_1 = add i10 %sub_ln1226_1, i10 %zext_ln1226" [patchMaker.cpp:1226]   --->   Operation 468 'add' 'add_ln1226_1' <Predicate = (!icmp_ln1222_1)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_37 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_6)   --->   "%tmp_114 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %sub_ln54_8, i32 5, i32 16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 469 'partselect' 'tmp_114' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_37 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_6)   --->   "%tmp2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i2.i3, i12 %tmp_114, i2 %select_ln1222, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 470 'bitconcatenate' 'tmp2' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_37 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_6)   --->   "%sext_ln54_17 = sext i17 %tmp2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 471 'sext' 'sext_ln54_17' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_37 : Operation 472 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln54_6 = add i39 %sext_ln54_17, i39 %select_ln1222_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 472 'add' 'add_ln54_6' <Predicate = (!icmp_ln1222_1)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 473 [1/1] (0.43ns)   --->   "%add_ln1224 = add i2 %select_ln1222, i2 1" [patchMaker.cpp:1224]   --->   Operation 473 'add' 'add_ln1224' <Predicate = (!icmp_ln1222_1)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 23> <Delay = 6.15>
ST_38 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln1226 = sext i39 %add_ln54_6" [patchMaker.cpp:1226]   --->   Operation 474 'sext' 'sext_ln1226' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_38 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln1226_4 = zext i64 %sext_ln1226" [patchMaker.cpp:1226]   --->   Operation 475 'zext' 'zext_ln1226_4' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_38 : Operation 476 [1/1] (4.51ns)   --->   "%mul_ln1226 = mul i129 %zext_ln1226_4, i129 24595658764946068822" [patchMaker.cpp:1226]   --->   Operation 476 'mul' 'mul_ln1226' <Predicate = (!icmp_ln1222_1)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1226, i32 69, i32 128" [patchMaker.cpp:1226]   --->   Operation 477 'partselect' 'tmp_134' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_38 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1226_5 = zext i60 %tmp_134" [patchMaker.cpp:1226]   --->   Operation 478 'zext' 'zext_ln1226_5' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_38 : Operation 479 [1/1] (0.00ns)   --->   "%GDarray_addr_6 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1226_5" [patchMaker.cpp:1226]   --->   Operation 479 'getelementptr' 'GDarray_addr_6' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_38 : Operation 480 [2/2] (1.64ns)   --->   "%GDarray_load_6 = load i11 %GDarray_addr_6" [patchMaker.cpp:1226]   --->   Operation 480 'load' 'GDarray_load_6' <Predicate = (!icmp_ln1222_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_38 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1226, i32 69, i32 127" [patchMaker.cpp:1226]   --->   Operation 481 'partselect' 'tmp_125' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_38 : Operation 482 [1/1] (0.00ns)   --->   "%shl_ln1226_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_125, i5 0" [patchMaker.cpp:1226]   --->   Operation 482 'bitconcatenate' 'shl_ln1226_1' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_38 : Operation 483 [1/1] (0.00ns)   --->   "%shl_ln1226_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_134, i3 0" [patchMaker.cpp:1226]   --->   Operation 483 'bitconcatenate' 'shl_ln1226_2' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_38 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln1226_1 = zext i63 %shl_ln1226_2" [patchMaker.cpp:1226]   --->   Operation 484 'zext' 'zext_ln1226_1' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_38 : Operation 485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1226 = sub i64 %zext_ln1226_1, i64 %shl_ln1226_1" [patchMaker.cpp:1226]   --->   Operation 485 'sub' 'sub_ln1226' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_38 : Operation 486 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln1226 = add i64 %sub_ln1226, i64 %sext_ln1226" [patchMaker.cpp:1226]   --->   Operation 486 'add' 'add_ln1226' <Predicate = (!icmp_ln1222_1)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 39 <SV = 24> <Delay = 4.03>
ST_39 : Operation 487 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1222_5_VITIS_LOOP_1224_6_str"   --->   Operation 487 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_39 : Operation 488 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 488 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_39 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln1226_2 = zext i10 %add_ln1226_1" [patchMaker.cpp:1226]   --->   Operation 489 'zext' 'zext_ln1226_2' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_39 : Operation 490 [1/1] (0.00ns)   --->   "%temp_addr_2 = getelementptr i64 %temp, i64 0, i64 %zext_ln1226_2" [patchMaker.cpp:1226]   --->   Operation 490 'getelementptr' 'temp_addr_2' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_39 : Operation 491 [1/1] (0.00ns)   --->   "%specloopname_ln1224 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [patchMaker.cpp:1224]   --->   Operation 491 'specloopname' 'specloopname_ln1224' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_39 : Operation 492 [1/2] (1.64ns)   --->   "%GDarray_load_6 = load i11 %GDarray_addr_6" [patchMaker.cpp:1226]   --->   Operation 492 'load' 'GDarray_load_6' <Predicate = (!icmp_ln1222_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_39 : Operation 493 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1226, i3 0" [patchMaker.cpp:1226]   --->   Operation 493 'bitconcatenate' 'shl_ln7' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_39 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln1226_3 = zext i67 %shl_ln7" [patchMaker.cpp:1226]   --->   Operation 494 'zext' 'zext_ln1226_3' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_39 : Operation 495 [1/1] (1.18ns)   --->   "%lshr_ln1226 = lshr i192 %GDarray_load_6, i192 %zext_ln1226_3" [patchMaker.cpp:1226]   --->   Operation 495 'lshr' 'lshr_ln1226' <Predicate = (!icmp_ln1222_1)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln1226_2 = trunc i192 %lshr_ln1226" [patchMaker.cpp:1226]   --->   Operation 496 'trunc' 'trunc_ln1226_2' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>
ST_39 : Operation 497 [1/1] (1.20ns)   --->   "%store_ln1226 = store i64 %trunc_ln1226_2, i10 %temp_addr_2" [patchMaker.cpp:1226]   --->   Operation 497 'store' 'store_ln1226' <Predicate = (!icmp_ln1222_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_39 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 498 'br' 'br_ln0' <Predicate = (!icmp_ln1222_1)> <Delay = 0.00>

State 40 <SV = 23> <Delay = 0.45>
ST_40 : Operation 499 [1/1] (0.45ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 499 'br' 'br_ln0' <Predicate = true> <Delay = 0.45>

State 41 <SV = 22> <Delay = 2.78>
ST_41 : Operation 500 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i33 0, void %.lr.ph14, i33 %add_ln1193_1, void %.split22" [patchMaker.cpp:1193]   --->   Operation 500 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 501 [1/1] (0.00ns)   --->   "%temp_size_1 = phi i31 0, void %.lr.ph14, i31 %select_ln1193_1, void %.split22" [patchMaker.cpp:1193]   --->   Operation 501 'phi' 'temp_size_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 502 [1/1] (0.00ns)   --->   "%j_6 = phi i33 %sext_ln1193, void %.lr.ph14, i33 %select_ln1193_3, void %.split22" [patchMaker.cpp:1193]   --->   Operation 502 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 503 [1/1] (0.00ns)   --->   "%z_1 = phi i2 0, void %.lr.ph14, i2 %add_ln1195, void %.split22" [patchMaker.cpp:1195]   --->   Operation 503 'phi' 'z_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 504 [1/1] (0.89ns)   --->   "%add_ln1193_1 = add i33 %indvar_flatten7, i33 1" [patchMaker.cpp:1193]   --->   Operation 504 'add' 'add_ln1193_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 505 [1/1] (0.00ns)   --->   "%shl_ln54_13 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %j_6, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 505 'bitconcatenate' 'shl_ln54_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln54_9 = sext i38 %shl_ln54_13" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 506 'sext' 'sext_ln54_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 507 [1/1] (0.00ns)   --->   "%shl_ln54_14 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i33.i3, i33 %j_6, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 507 'bitconcatenate' 'shl_ln54_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln54_10 = sext i36 %shl_ln54_14" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 508 'sext' 'sext_ln54_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 509 [1/1] (0.94ns)   --->   "%sub_ln54_11 = sub i39 %sext_ln54_9, i39 %sext_ln54_10" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 509 'sub' 'sub_ln54_11' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 510 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 510 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 511 [1/1] (0.88ns)   --->   "%icmp_ln1193_1 = icmp_eq  i33 %indvar_flatten7, i33 %sub_ln1193" [patchMaker.cpp:1193]   --->   Operation 511 'icmp' 'icmp_ln1193_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln1193 = br i1 %icmp_ln1193_1, void %.split22, void %._crit_edge.loopexit397" [patchMaker.cpp:1193]   --->   Operation 512 'br' 'br_ln1193' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 513 [1/1] (0.87ns)   --->   "%add_ln1199 = add i31 %temp_size_1, i31 1" [patchMaker.cpp:1199]   --->   Operation 513 'add' 'add_ln1199' <Predicate = (!icmp_ln1193_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 514 [1/1] (0.89ns)   --->   "%add_ln1193 = add i33 %j_6, i33 1" [patchMaker.cpp:1193]   --->   Operation 514 'add' 'add_ln1193' <Predicate = (!icmp_ln1193_1)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 515 [1/1] (0.34ns)   --->   "%icmp_ln1195 = icmp_eq  i2 %z_1, i2 3" [patchMaker.cpp:1195]   --->   Operation 515 'icmp' 'icmp_ln1195' <Predicate = (!icmp_ln1193_1)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 516 [1/1] (0.27ns)   --->   "%select_ln1193 = select i1 %icmp_ln1195, i2 0, i2 %z_1" [patchMaker.cpp:1193]   --->   Operation 516 'select' 'select_ln1193' <Predicate = (!icmp_ln1193_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 517 [1/1] (0.25ns)   --->   "%select_ln1193_1 = select i1 %icmp_ln1195, i31 %add_ln1199, i31 %temp_size_1" [patchMaker.cpp:1193]   --->   Operation 517 'select' 'select_ln1193_1' <Predicate = (!icmp_ln1193_1)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln1197 = trunc i31 %select_ln1193_1" [patchMaker.cpp:1197]   --->   Operation 518 'trunc' 'trunc_ln1197' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_41 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln1197_1 = trunc i31 %select_ln1193_1" [patchMaker.cpp:1197]   --->   Operation 519 'trunc' 'trunc_ln1197_1' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_41 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_148_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1197_1, i2 0" [patchMaker.cpp:1197]   --->   Operation 520 'bitconcatenate' 'tmp_148_cast' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_41 : Operation 521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1197_1 = sub i10 %tmp_148_cast, i10 %trunc_ln1197" [patchMaker.cpp:1197]   --->   Operation 521 'sub' 'sub_ln1197_1' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_41 : Operation 522 [1/1] (0.00ns)   --->   "%shl_ln54_24_mid1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %add_ln1193, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 522 'bitconcatenate' 'shl_ln54_24_mid1' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_41 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln54_14 = sext i38 %shl_ln54_24_mid1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 523 'sext' 'sext_ln54_14' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_41 : Operation 524 [1/1] (0.00ns)   --->   "%shl_ln54_25_mid1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i33.i3, i33 %add_ln1193, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 524 'bitconcatenate' 'shl_ln54_25_mid1' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_41 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln54_15 = sext i36 %shl_ln54_25_mid1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 525 'sext' 'sext_ln54_15' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_41 : Operation 526 [1/1] (0.94ns)   --->   "%sub_ln54_15 = sub i39 %sext_ln54_14, i39 %sext_ln54_15" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 526 'sub' 'sub_ln54_15' <Predicate = (!icmp_ln1193_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_5)   --->   "%select_ln1193_2 = select i1 %icmp_ln1195, i39 %sub_ln54_15, i39 %sub_ln54_11" [patchMaker.cpp:1193]   --->   Operation 527 'select' 'select_ln1193_2' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 528 [1/1] (0.22ns)   --->   "%select_ln1193_3 = select i1 %icmp_ln1195, i33 %add_ln1193, i33 %j_6" [patchMaker.cpp:1193]   --->   Operation 528 'select' 'select_ln1193_3' <Predicate = (!icmp_ln1193_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln1197 = zext i2 %select_ln1193" [patchMaker.cpp:1197]   --->   Operation 529 'zext' 'zext_ln1197' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_41 : Operation 530 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1197_1 = add i10 %sub_ln1197_1, i10 %zext_ln1197" [patchMaker.cpp:1197]   --->   Operation 530 'add' 'add_ln1197_1' <Predicate = (!icmp_ln1193_1)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_41 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_5)   --->   "%tmp_113 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %sub_ln54_7, i32 5, i32 16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 531 'partselect' 'tmp_113' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_41 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_5)   --->   "%tmp1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i2.i3, i12 %tmp_113, i2 %select_ln1193, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 532 'bitconcatenate' 'tmp1' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_41 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_5)   --->   "%sext_ln54_16 = sext i17 %tmp1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 533 'sext' 'sext_ln54_16' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_41 : Operation 534 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln54_5 = add i39 %sext_ln54_16, i39 %select_ln1193_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 534 'add' 'add_ln54_5' <Predicate = (!icmp_ln1193_1)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 535 [1/1] (0.43ns)   --->   "%add_ln1195 = add i2 %select_ln1193, i2 1" [patchMaker.cpp:1195]   --->   Operation 535 'add' 'add_ln1195' <Predicate = (!icmp_ln1193_1)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 23> <Delay = 6.15>
ST_42 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1197 = sext i39 %add_ln54_5" [patchMaker.cpp:1197]   --->   Operation 536 'sext' 'sext_ln1197' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_42 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln1197_4 = zext i64 %sext_ln1197" [patchMaker.cpp:1197]   --->   Operation 537 'zext' 'zext_ln1197_4' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_42 : Operation 538 [1/1] (4.51ns)   --->   "%mul_ln1197 = mul i129 %zext_ln1197_4, i129 24595658764946068822" [patchMaker.cpp:1197]   --->   Operation 538 'mul' 'mul_ln1197' <Predicate = (!icmp_ln1193_1)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1197, i32 69, i32 128" [patchMaker.cpp:1197]   --->   Operation 539 'partselect' 'tmp_133' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_42 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln1197_5 = zext i60 %tmp_133" [patchMaker.cpp:1197]   --->   Operation 540 'zext' 'zext_ln1197_5' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_42 : Operation 541 [1/1] (0.00ns)   --->   "%GDarray_addr_5 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1197_5" [patchMaker.cpp:1197]   --->   Operation 541 'getelementptr' 'GDarray_addr_5' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_42 : Operation 542 [2/2] (1.64ns)   --->   "%GDarray_load_5 = load i11 %GDarray_addr_5" [patchMaker.cpp:1197]   --->   Operation 542 'load' 'GDarray_load_5' <Predicate = (!icmp_ln1193_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_42 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1197, i32 69, i32 127" [patchMaker.cpp:1197]   --->   Operation 543 'partselect' 'tmp_124' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_42 : Operation 544 [1/1] (0.00ns)   --->   "%shl_ln1197_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_124, i5 0" [patchMaker.cpp:1197]   --->   Operation 544 'bitconcatenate' 'shl_ln1197_1' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_42 : Operation 545 [1/1] (0.00ns)   --->   "%shl_ln1197_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_133, i3 0" [patchMaker.cpp:1197]   --->   Operation 545 'bitconcatenate' 'shl_ln1197_2' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_42 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln1197_1 = zext i63 %shl_ln1197_2" [patchMaker.cpp:1197]   --->   Operation 546 'zext' 'zext_ln1197_1' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_42 : Operation 547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1197 = sub i64 %zext_ln1197_1, i64 %shl_ln1197_1" [patchMaker.cpp:1197]   --->   Operation 547 'sub' 'sub_ln1197' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_42 : Operation 548 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln1197 = add i64 %sub_ln1197, i64 %sext_ln1197" [patchMaker.cpp:1197]   --->   Operation 548 'add' 'add_ln1197' <Predicate = (!icmp_ln1193_1)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 43 <SV = 24> <Delay = 4.03>
ST_43 : Operation 549 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1193_3_VITIS_LOOP_1195_4_str"   --->   Operation 549 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_43 : Operation 550 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 550 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_43 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln1197_2 = zext i10 %add_ln1197_1" [patchMaker.cpp:1197]   --->   Operation 551 'zext' 'zext_ln1197_2' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_43 : Operation 552 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr i64 %temp, i64 0, i64 %zext_ln1197_2" [patchMaker.cpp:1197]   --->   Operation 552 'getelementptr' 'temp_addr_1' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_43 : Operation 553 [1/1] (0.00ns)   --->   "%specloopname_ln1195 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [patchMaker.cpp:1195]   --->   Operation 553 'specloopname' 'specloopname_ln1195' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_43 : Operation 554 [1/2] (1.64ns)   --->   "%GDarray_load_5 = load i11 %GDarray_addr_5" [patchMaker.cpp:1197]   --->   Operation 554 'load' 'GDarray_load_5' <Predicate = (!icmp_ln1193_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_43 : Operation 555 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1197, i3 0" [patchMaker.cpp:1197]   --->   Operation 555 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_43 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln1197_3 = zext i67 %shl_ln6" [patchMaker.cpp:1197]   --->   Operation 556 'zext' 'zext_ln1197_3' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_43 : Operation 557 [1/1] (1.18ns)   --->   "%lshr_ln1197 = lshr i192 %GDarray_load_5, i192 %zext_ln1197_3" [patchMaker.cpp:1197]   --->   Operation 557 'lshr' 'lshr_ln1197' <Predicate = (!icmp_ln1193_1)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln1197_2 = trunc i192 %lshr_ln1197" [patchMaker.cpp:1197]   --->   Operation 558 'trunc' 'trunc_ln1197_2' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>
ST_43 : Operation 559 [1/1] (1.20ns)   --->   "%store_ln1197 = store i64 %trunc_ln1197_2, i10 %temp_addr_1" [patchMaker.cpp:1197]   --->   Operation 559 'store' 'store_ln1197' <Predicate = (!icmp_ln1193_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_43 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 560 'br' 'br_ln0' <Predicate = (!icmp_ln1193_1)> <Delay = 0.00>

State 44 <SV = 23> <Delay = 0.45>
ST_44 : Operation 561 [1/1] (0.45ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 561 'br' 'br_ln0' <Predicate = true> <Delay = 0.45>

State 45 <SV = 22> <Delay = 6.42>
ST_45 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln1181 = sext i32 %j_3" [patchMaker.cpp:1181]   --->   Operation 562 'sext' 'sext_ln1181' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln1181_1 = sext i32 %j_3" [patchMaker.cpp:1181]   --->   Operation 563 'sext' 'sext_ln1181_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln1181_2 = sext i32 %j_3" [patchMaker.cpp:1181]   --->   Operation 564 'sext' 'sext_ln1181_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln1181_3 = sext i32 %right_bound" [patchMaker.cpp:1181]   --->   Operation 565 'sext' 'sext_ln1181_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 566 [1/1] (0.88ns)   --->   "%add_ln1181 = add i33 %sext_ln1181_3, i33 1" [patchMaker.cpp:1181]   --->   Operation 566 'add' 'add_ln1181' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln1181_4 = sext i33 %add_ln1181" [patchMaker.cpp:1181]   --->   Operation 567 'sext' 'sext_ln1181_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 568 [1/1] (0.89ns)   --->   "%sub_ln1181 = sub i34 %sext_ln1181_4, i34 %sext_ln1181_2" [patchMaker.cpp:1181]   --->   Operation 568 'sub' 'sub_ln1181' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 569 [1/1] (0.88ns)   --->   "%icmp_ln1181_1 = icmp_ne  i33 %add_ln1181, i33 %sext_ln1181_1" [patchMaker.cpp:1181]   --->   Operation 569 'icmp' 'icmp_ln1181_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 570 [1/1] (0.22ns)   --->   "%select_ln1181 = select i1 %icmp_ln1181_1, i34 %sub_ln1181, i34 1" [patchMaker.cpp:1181]   --->   Operation 570 'select' 'select_ln1181' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 571 [1/1] (0.00ns)   --->   "%shl_ln54_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 571 'bitconcatenate' 'shl_ln54_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i16 %shl_ln54_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 572 'zext' 'zext_ln54_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 573 [1/1] (0.00ns)   --->   "%shl_ln54_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 573 'bitconcatenate' 'shl_ln54_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i14 %shl_ln54_5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 574 'zext' 'zext_ln54_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 575 [1/1] (0.78ns)   --->   "%sub_ln54_6 = sub i17 %zext_ln54_5, i17 %zext_ln54_6" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 575 'sub' 'sub_ln54_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln1181_5 = sext i34 %select_ln1181" [patchMaker.cpp:1181]   --->   Operation 576 'sext' 'sext_ln1181_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln1181 = zext i64 %sext_ln1181_5" [patchMaker.cpp:1181]   --->   Operation 577 'zext' 'zext_ln1181' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 578 [1/1] (4.43ns)   --->   "%mul_ln1181 = mul i66 %zext_ln1181, i66 3" [patchMaker.cpp:1181]   --->   Operation 578 'mul' 'mul_ln1181' <Predicate = true> <Delay = 4.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 579 [1/1] (0.38ns)   --->   "%br_ln1181 = br void" [patchMaker.cpp:1181]   --->   Operation 579 'br' 'br_ln1181' <Predicate = true> <Delay = 0.38>

State 46 <SV = 23> <Delay = 3.44>
ST_46 : Operation 580 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i66 0, void %.lr.ph, i66 %add_ln1181_2, void %.split17" [patchMaker.cpp:1181]   --->   Operation 580 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 581 [1/1] (0.00ns)   --->   "%temp_size = phi i64 0, void %.lr.ph, i64 %select_ln1181_1, void %.split17" [patchMaker.cpp:1181]   --->   Operation 581 'phi' 'temp_size' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 582 [1/1] (0.00ns)   --->   "%j_5 = phi i64 %sext_ln1181, void %.lr.ph, i64 %select_ln1181_2, void %.split17" [patchMaker.cpp:1181]   --->   Operation 582 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 583 [1/1] (0.00ns)   --->   "%z = phi i2 0, void %.lr.ph, i2 %add_ln1183, void %.split17" [patchMaker.cpp:1183]   --->   Operation 583 'phi' 'z' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 584 [1/1] (1.15ns)   --->   "%add_ln1181_2 = add i66 %indvar_flatten, i66 1" [patchMaker.cpp:1181]   --->   Operation 584 'add' 'add_ln1181_2' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_10)   --->   "%shl_ln54 = shl i64 %j_5, i64 5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 585 'shl' 'shl_ln54' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_10)   --->   "%shl_ln54_12 = shl i64 %j_5, i64 3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 586 'shl' 'shl_ln54_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 587 [1/1] (1.14ns) (out node of the LUT)   --->   "%sub_ln54_10 = sub i64 %shl_ln54, i64 %shl_ln54_12" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 587 'sub' 'sub_ln54_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 588 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 588 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 589 [1/1] (1.07ns)   --->   "%icmp_ln1181_2 = icmp_eq  i66 %indvar_flatten, i66 %mul_ln1181" [patchMaker.cpp:1181]   --->   Operation 589 'icmp' 'icmp_ln1181_2' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln1181 = br i1 %icmp_ln1181_2, void %.split17, void %._crit_edge.loopexit" [patchMaker.cpp:1181]   --->   Operation 590 'br' 'br_ln1181' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 591 [1/1] (1.14ns)   --->   "%add_ln1187 = add i64 %temp_size, i64 1" [patchMaker.cpp:1187]   --->   Operation 591 'add' 'add_ln1187' <Predicate = (!icmp_ln1181_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 592 [1/1] (1.14ns)   --->   "%add_ln1181_1 = add i64 %j_5, i64 1" [patchMaker.cpp:1181]   --->   Operation 592 'add' 'add_ln1181_1' <Predicate = (!icmp_ln1181_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 593 [1/1] (0.34ns)   --->   "%icmp_ln1183 = icmp_eq  i2 %z, i2 3" [patchMaker.cpp:1183]   --->   Operation 593 'icmp' 'icmp_ln1183' <Predicate = (!icmp_ln1181_2)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 594 [1/1] (0.27ns)   --->   "%select_ln1170 = select i1 %icmp_ln1183, i2 0, i2 %z" [patchMaker.cpp:1170]   --->   Operation 594 'select' 'select_ln1170' <Predicate = (!icmp_ln1181_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_14)   --->   "%shl_ln54_19 = shl i64 %add_ln1181_1, i64 5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 595 'shl' 'shl_ln54_19' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_46 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_14)   --->   "%shl_ln54_20 = shl i64 %add_ln1181_1, i64 3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 596 'shl' 'shl_ln54_20' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_46 : Operation 597 [1/1] (1.14ns) (out node of the LUT)   --->   "%sub_ln54_14 = sub i64 %shl_ln54_19, i64 %shl_ln54_20" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 597 'sub' 'sub_ln54_14' <Predicate = (!icmp_ln1181_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_4)   --->   "%select_ln1170_1 = select i1 %icmp_ln1183, i64 %sub_ln54_14, i64 %sub_ln54_10" [patchMaker.cpp:1170]   --->   Operation 598 'select' 'select_ln1170_1' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 599 [1/1] (0.41ns)   --->   "%select_ln1181_1 = select i1 %icmp_ln1183, i64 %add_ln1187, i64 %temp_size" [patchMaker.cpp:1181]   --->   Operation 599 'select' 'select_ln1181_1' <Predicate = (!icmp_ln1181_2)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln1185 = trunc i64 %select_ln1181_1" [patchMaker.cpp:1185]   --->   Operation 600 'trunc' 'trunc_ln1185' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_46 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln1185_1 = trunc i64 %select_ln1181_1" [patchMaker.cpp:1185]   --->   Operation 601 'trunc' 'trunc_ln1185_1' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_46 : Operation 602 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1185_1, i2 0" [patchMaker.cpp:1185]   --->   Operation 602 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_46 : Operation 603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1185_1 = sub i10 %p_shl_cast, i10 %trunc_ln1185" [patchMaker.cpp:1185]   --->   Operation 603 'sub' 'sub_ln1185_1' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_46 : Operation 604 [1/1] (0.41ns)   --->   "%select_ln1181_2 = select i1 %icmp_ln1183, i64 %add_ln1181_1, i64 %j_5" [patchMaker.cpp:1181]   --->   Operation 604 'select' 'select_ln1181_2' <Predicate = (!icmp_ln1181_2)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln1185 = zext i2 %select_ln1170" [patchMaker.cpp:1185]   --->   Operation 605 'zext' 'zext_ln1185' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_46 : Operation 606 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1185_1 = add i10 %sub_ln1185_1, i10 %zext_ln1185" [patchMaker.cpp:1185]   --->   Operation 606 'add' 'add_ln1185_1' <Predicate = (!icmp_ln1181_2)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_46 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_4)   --->   "%tmp_112 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %sub_ln54_6, i32 5, i32 16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 607 'partselect' 'tmp_112' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_46 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_4)   --->   "%tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i2.i3, i12 %tmp_112, i2 %select_ln1170, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 608 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_46 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_4)   --->   "%sext_ln54_13 = sext i17 %tmp" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 609 'sext' 'sext_ln54_13' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_46 : Operation 610 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln54_4 = add i64 %sext_ln54_13, i64 %select_ln1170_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 610 'add' 'add_ln54_4' <Predicate = (!icmp_ln1181_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 611 [1/1] (0.43ns)   --->   "%add_ln1183 = add i2 %select_ln1170, i2 1" [patchMaker.cpp:1183]   --->   Operation 611 'add' 'add_ln1183' <Predicate = (!icmp_ln1181_2)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 24> <Delay = 6.15>
ST_47 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln1185_4 = zext i64 %add_ln54_4" [patchMaker.cpp:1185]   --->   Operation 612 'zext' 'zext_ln1185_4' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_47 : Operation 613 [1/1] (4.51ns)   --->   "%mul_ln1185 = mul i129 %zext_ln1185_4, i129 24595658764946068822" [patchMaker.cpp:1185]   --->   Operation 613 'mul' 'mul_ln1185' <Predicate = (!icmp_ln1181_2)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1185, i32 69, i32 128" [patchMaker.cpp:1185]   --->   Operation 614 'partselect' 'tmp_132' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_47 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln1185_5 = zext i60 %tmp_132" [patchMaker.cpp:1185]   --->   Operation 615 'zext' 'zext_ln1185_5' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_47 : Operation 616 [1/1] (0.00ns)   --->   "%GDarray_addr_4 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1185_5" [patchMaker.cpp:1185]   --->   Operation 616 'getelementptr' 'GDarray_addr_4' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_47 : Operation 617 [2/2] (1.64ns)   --->   "%GDarray_load_4 = load i11 %GDarray_addr_4" [patchMaker.cpp:1185]   --->   Operation 617 'load' 'GDarray_load_4' <Predicate = (!icmp_ln1181_2)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_47 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1185, i32 69, i32 127" [patchMaker.cpp:1185]   --->   Operation 618 'partselect' 'tmp_122' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_47 : Operation 619 [1/1] (0.00ns)   --->   "%shl_ln1185_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_122, i5 0" [patchMaker.cpp:1185]   --->   Operation 619 'bitconcatenate' 'shl_ln1185_1' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_47 : Operation 620 [1/1] (0.00ns)   --->   "%shl_ln1185_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_132, i3 0" [patchMaker.cpp:1185]   --->   Operation 620 'bitconcatenate' 'shl_ln1185_2' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_47 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln1185_1 = zext i63 %shl_ln1185_2" [patchMaker.cpp:1185]   --->   Operation 621 'zext' 'zext_ln1185_1' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_47 : Operation 622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1185 = sub i64 %zext_ln1185_1, i64 %shl_ln1185_1" [patchMaker.cpp:1185]   --->   Operation 622 'sub' 'sub_ln1185' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_47 : Operation 623 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln1185 = add i64 %sub_ln1185, i64 %add_ln54_4" [patchMaker.cpp:1185]   --->   Operation 623 'add' 'add_ln1185' <Predicate = (!icmp_ln1181_2)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 48 <SV = 25> <Delay = 4.03>
ST_48 : Operation 624 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1181_1_VITIS_LOOP_1183_2_str"   --->   Operation 624 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_48 : Operation 625 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 625 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_48 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln1185_3 = zext i10 %add_ln1185_1" [patchMaker.cpp:1185]   --->   Operation 626 'zext' 'zext_ln1185_3' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_48 : Operation 627 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i64 %temp, i64 0, i64 %zext_ln1185_3" [patchMaker.cpp:1185]   --->   Operation 627 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_48 : Operation 628 [1/1] (0.00ns)   --->   "%specloopname_ln1183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [patchMaker.cpp:1183]   --->   Operation 628 'specloopname' 'specloopname_ln1183' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_48 : Operation 629 [1/2] (1.64ns)   --->   "%GDarray_load_4 = load i11 %GDarray_addr_4" [patchMaker.cpp:1185]   --->   Operation 629 'load' 'GDarray_load_4' <Predicate = (!icmp_ln1181_2)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_48 : Operation 630 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1185, i3 0" [patchMaker.cpp:1185]   --->   Operation 630 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_48 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln1185_2 = zext i67 %shl_ln5" [patchMaker.cpp:1185]   --->   Operation 631 'zext' 'zext_ln1185_2' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_48 : Operation 632 [1/1] (1.18ns)   --->   "%lshr_ln1185 = lshr i192 %GDarray_load_4, i192 %zext_ln1185_2" [patchMaker.cpp:1185]   --->   Operation 632 'lshr' 'lshr_ln1185' <Predicate = (!icmp_ln1181_2)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln1185_2 = trunc i192 %lshr_ln1185" [patchMaker.cpp:1185]   --->   Operation 633 'trunc' 'trunc_ln1185_2' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>
ST_48 : Operation 634 [1/1] (1.20ns)   --->   "%store_ln1185 = store i64 %trunc_ln1185_2, i10 %temp_addr" [patchMaker.cpp:1185]   --->   Operation 634 'store' 'store_ln1185' <Predicate = (!icmp_ln1181_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_48 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 635 'br' 'br_ln0' <Predicate = (!icmp_ln1181_2)> <Delay = 0.00>

State 49 <SV = 25> <Delay = 1.20>
ST_49 : Operation 636 [1/1] (1.20ns)   --->   "%store_ln7 = store i64 9223372036854775808, i8 %init_patch3_addr_2" [patchMaker.cpp:7]   --->   Operation 636 'store' 'store_ln7' <Predicate = (trunc_ln5 == 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_49 : Operation 637 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge37"   --->   Operation 637 'br' 'br_ln0' <Predicate = (trunc_ln5 == 3)> <Delay = 0.00>
ST_49 : Operation 638 [1/1] (1.20ns)   --->   "%store_ln7 = store i64 9223372036854775808, i8 %init_patch2_addr_2" [patchMaker.cpp:7]   --->   Operation 638 'store' 'store_ln7' <Predicate = (trunc_ln5 == 2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_49 : Operation 639 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge37"   --->   Operation 639 'br' 'br_ln0' <Predicate = (trunc_ln5 == 2)> <Delay = 0.00>
ST_49 : Operation 640 [1/1] (1.20ns)   --->   "%store_ln7 = store i64 9223372036854775808, i8 %init_patch1_addr_2" [patchMaker.cpp:7]   --->   Operation 640 'store' 'store_ln7' <Predicate = (trunc_ln5 == 1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_49 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge37"   --->   Operation 641 'br' 'br_ln0' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_49 : Operation 642 [1/1] (1.20ns)   --->   "%store_ln7 = store i64 9223372036854775808, i8 %init_patch_addr_2" [patchMaker.cpp:7]   --->   Operation 642 'store' 'store_ln7' <Predicate = (trunc_ln5 == 0)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_49 : Operation 643 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge37"   --->   Operation 643 'br' 'br_ln0' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_49 : Operation 644 [1/1] (1.20ns)   --->   "%store_ln7 = store i64 9223372036854775808, i8 %init_patch4_addr_2" [patchMaker.cpp:7]   --->   Operation 644 'store' 'store_ln7' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1 & trunc_ln5 != 2 & trunc_ln5 != 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_49 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge37"   --->   Operation 645 'br' 'br_ln0' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1 & trunc_ln5 != 2 & trunc_ln5 != 3)> <Delay = 0.00>
ST_49 : Operation 646 [1/1] (0.38ns)   --->   "%br_ln13 = br void" [patchMaker.cpp:13]   --->   Operation 646 'br' 'br_ln13' <Predicate = true> <Delay = 0.38>

State 50 <SV = 26> <Delay = 2.65>
ST_50 : Operation 647 [1/1] (0.00ns)   --->   "%i_10 = phi i8 %add_ln13, void %._crit_edge13, i8 0, void %._crit_edge37" [patchMaker.cpp:13]   --->   Operation 647 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 648 [1/1] (0.70ns)   --->   "%add_ln13 = add i8 %i_10, i8 1" [patchMaker.cpp:13]   --->   Operation 648 'add' 'add_ln13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 649 [1/1] (0.00ns)   --->   "%i_10_cast = zext i8 %i_10" [patchMaker.cpp:13]   --->   Operation 649 'zext' 'i_10_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 650 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 650 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 651 [1/1] (0.85ns)   --->   "%icmp_ln13 = icmp_eq  i32 %i_10_cast, i32 %temp_size_4" [patchMaker.cpp:13]   --->   Operation 651 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 652 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split13, void %_Z19initWedgeSuperPointRA3_A16_A3_lPS_i.exit.loopexit" [patchMaker.cpp:13]   --->   Operation 652 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i8 %i_10" [patchMaker.cpp:17]   --->   Operation 653 'zext' 'zext_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_128 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %i_10, i2 0" [patchMaker.cpp:17]   --->   Operation 654 'bitconcatenate' 'tmp_128' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 655 [1/1] (0.72ns)   --->   "%sub_ln17 = sub i10 %tmp_128, i10 %zext_ln17" [patchMaker.cpp:17]   --->   Operation 655 'sub' 'sub_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i10 %sub_ln17" [patchMaker.cpp:17]   --->   Operation 656 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i10 %sub_ln17" [patchMaker.cpp:17]   --->   Operation 657 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 658 [1/1] (0.00ns)   --->   "%temp_addr_4 = getelementptr i64 %temp, i64 0, i64 %zext_ln17_1" [patchMaker.cpp:17]   --->   Operation 658 'getelementptr' 'temp_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 659 [1/1] (0.72ns)   --->   "%add_ln17 = add i10 %sub_ln17, i10 1" [patchMaker.cpp:17]   --->   Operation 659 'add' 'add_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i10 %add_ln17" [patchMaker.cpp:17]   --->   Operation 660 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 661 [1/1] (0.00ns)   --->   "%temp_addr_5 = getelementptr i64 %temp, i64 0, i64 %zext_ln17_2" [patchMaker.cpp:17]   --->   Operation 661 'getelementptr' 'temp_addr_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 662 [1/1] (0.00ns)   --->   "%init_patch_addr_3 = getelementptr i64 %init_patch, i64 0, i64 %zext_ln17_1" [patchMaker.cpp:17]   --->   Operation 662 'getelementptr' 'init_patch_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 663 [1/1] (0.00ns)   --->   "%init_patch_addr_4 = getelementptr i64 %init_patch, i64 0, i64 %zext_ln17_2" [patchMaker.cpp:17]   --->   Operation 663 'getelementptr' 'init_patch_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 664 [1/1] (0.00ns)   --->   "%init_patch1_addr_3 = getelementptr i64 %init_patch1, i64 0, i64 %zext_ln17_1" [patchMaker.cpp:17]   --->   Operation 664 'getelementptr' 'init_patch1_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 665 [1/1] (0.00ns)   --->   "%init_patch1_addr_4 = getelementptr i64 %init_patch1, i64 0, i64 %zext_ln17_2" [patchMaker.cpp:17]   --->   Operation 665 'getelementptr' 'init_patch1_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 666 [1/1] (0.00ns)   --->   "%init_patch2_addr_3 = getelementptr i64 %init_patch2, i64 0, i64 %zext_ln17_1" [patchMaker.cpp:17]   --->   Operation 666 'getelementptr' 'init_patch2_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 667 [1/1] (0.00ns)   --->   "%init_patch2_addr_4 = getelementptr i64 %init_patch2, i64 0, i64 %zext_ln17_2" [patchMaker.cpp:17]   --->   Operation 667 'getelementptr' 'init_patch2_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 668 [1/1] (0.00ns)   --->   "%init_patch3_addr_3 = getelementptr i64 %init_patch3, i64 0, i64 %zext_ln17_1" [patchMaker.cpp:17]   --->   Operation 668 'getelementptr' 'init_patch3_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 669 [1/1] (0.00ns)   --->   "%init_patch3_addr_4 = getelementptr i64 %init_patch3, i64 0, i64 %zext_ln17_2" [patchMaker.cpp:17]   --->   Operation 669 'getelementptr' 'init_patch3_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 670 [1/1] (0.00ns)   --->   "%init_patch4_addr_3 = getelementptr i64 %init_patch4, i64 0, i64 %zext_ln17_1" [patchMaker.cpp:17]   --->   Operation 670 'getelementptr' 'init_patch4_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 671 [1/1] (0.00ns)   --->   "%init_patch4_addr_4 = getelementptr i64 %init_patch4, i64 0, i64 %zext_ln17_2" [patchMaker.cpp:17]   --->   Operation 671 'getelementptr' 'init_patch4_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 672 [2/2] (1.20ns)   --->   "%temp_load = load i10 %temp_addr_4" [patchMaker.cpp:17]   --->   Operation 672 'load' 'temp_load' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_50 : Operation 673 [2/2] (1.20ns)   --->   "%temp_load_1 = load i10 %temp_addr_5" [patchMaker.cpp:17]   --->   Operation 673 'load' 'temp_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_50 : Operation 674 [2/2] (1.20ns)   --->   "%init_patch_load = load i8 %init_patch_addr_1" [patchMaker.cpp:22]   --->   Operation 674 'load' 'init_patch_load' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_50 : Operation 675 [2/2] (1.20ns)   --->   "%init_patch1_load = load i8 %init_patch1_addr_1" [patchMaker.cpp:22]   --->   Operation 675 'load' 'init_patch1_load' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_50 : Operation 676 [2/2] (1.20ns)   --->   "%init_patch2_load = load i8 %init_patch2_addr_1" [patchMaker.cpp:22]   --->   Operation 676 'load' 'init_patch2_load' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_50 : Operation 677 [2/2] (1.20ns)   --->   "%init_patch3_load = load i8 %init_patch3_addr_1" [patchMaker.cpp:22]   --->   Operation 677 'load' 'init_patch3_load' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_50 : Operation 678 [2/2] (1.20ns)   --->   "%init_patch4_load = load i8 %init_patch4_addr_1" [patchMaker.cpp:22]   --->   Operation 678 'load' 'init_patch4_load' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_50 : Operation 679 [2/2] (1.20ns)   --->   "%init_patch_load_1 = load i8 %init_patch_addr_2" [patchMaker.cpp:24]   --->   Operation 679 'load' 'init_patch_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_50 : Operation 680 [2/2] (1.20ns)   --->   "%init_patch1_load_1 = load i8 %init_patch1_addr_2" [patchMaker.cpp:24]   --->   Operation 680 'load' 'init_patch1_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_50 : Operation 681 [2/2] (1.20ns)   --->   "%init_patch2_load_1 = load i8 %init_patch2_addr_2" [patchMaker.cpp:24]   --->   Operation 681 'load' 'init_patch2_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_50 : Operation 682 [2/2] (1.20ns)   --->   "%init_patch3_load_1 = load i8 %init_patch3_addr_2" [patchMaker.cpp:24]   --->   Operation 682 'load' 'init_patch3_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_50 : Operation 683 [2/2] (1.20ns)   --->   "%init_patch4_load_1 = load i8 %init_patch4_addr_2" [patchMaker.cpp:24]   --->   Operation 683 'load' 'init_patch4_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>

State 51 <SV = 27> <Delay = 2.40>
ST_51 : Operation 684 [1/1] (0.72ns)   --->   "%add_ln17_1 = add i10 %sub_ln17, i10 2" [patchMaker.cpp:17]   --->   Operation 684 'add' 'add_ln17_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i10 %add_ln17_1" [patchMaker.cpp:17]   --->   Operation 685 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 686 [1/1] (0.00ns)   --->   "%temp_addr_6 = getelementptr i64 %temp, i64 0, i64 %zext_ln17_3" [patchMaker.cpp:17]   --->   Operation 686 'getelementptr' 'temp_addr_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 687 [1/1] (0.00ns)   --->   "%init_patch_addr_5 = getelementptr i64 %init_patch, i64 0, i64 %zext_ln17_3" [patchMaker.cpp:17]   --->   Operation 687 'getelementptr' 'init_patch_addr_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 688 [1/1] (0.00ns)   --->   "%init_patch1_addr_5 = getelementptr i64 %init_patch1, i64 0, i64 %zext_ln17_3" [patchMaker.cpp:17]   --->   Operation 688 'getelementptr' 'init_patch1_addr_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 689 [1/1] (0.00ns)   --->   "%init_patch2_addr_5 = getelementptr i64 %init_patch2, i64 0, i64 %zext_ln17_3" [patchMaker.cpp:17]   --->   Operation 689 'getelementptr' 'init_patch2_addr_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 690 [1/1] (0.00ns)   --->   "%init_patch3_addr_5 = getelementptr i64 %init_patch3, i64 0, i64 %zext_ln17_3" [patchMaker.cpp:17]   --->   Operation 690 'getelementptr' 'init_patch3_addr_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 691 [1/1] (0.00ns)   --->   "%init_patch4_addr_5 = getelementptr i64 %init_patch4, i64 0, i64 %zext_ln17_3" [patchMaker.cpp:17]   --->   Operation 691 'getelementptr' 'init_patch4_addr_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 692 [1/2] (1.20ns)   --->   "%temp_load = load i10 %temp_addr_4" [patchMaker.cpp:17]   --->   Operation 692 'load' 'temp_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_51 : Operation 693 [1/2] (1.20ns)   --->   "%temp_load_1 = load i10 %temp_addr_5" [patchMaker.cpp:17]   --->   Operation 693 'load' 'temp_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_51 : Operation 694 [2/2] (1.20ns)   --->   "%temp_load_2 = load i10 %temp_addr_6" [patchMaker.cpp:17]   --->   Operation 694 'load' 'temp_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_51 : Operation 695 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load, i8 %init_patch3_addr_3" [patchMaker.cpp:17]   --->   Operation 695 'store' 'store_ln17' <Predicate = (trunc_ln5 == 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 696 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load_1, i8 %init_patch3_addr_4" [patchMaker.cpp:17]   --->   Operation 696 'store' 'store_ln17' <Predicate = (trunc_ln5 == 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 697 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load, i8 %init_patch2_addr_3" [patchMaker.cpp:17]   --->   Operation 697 'store' 'store_ln17' <Predicate = (trunc_ln5 == 2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 698 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load_1, i8 %init_patch2_addr_4" [patchMaker.cpp:17]   --->   Operation 698 'store' 'store_ln17' <Predicate = (trunc_ln5 == 2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 699 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load, i8 %init_patch1_addr_3" [patchMaker.cpp:17]   --->   Operation 699 'store' 'store_ln17' <Predicate = (trunc_ln5 == 1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 700 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load_1, i8 %init_patch1_addr_4" [patchMaker.cpp:17]   --->   Operation 700 'store' 'store_ln17' <Predicate = (trunc_ln5 == 1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 701 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load, i8 %init_patch_addr_3" [patchMaker.cpp:17]   --->   Operation 701 'store' 'store_ln17' <Predicate = (trunc_ln5 == 0)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 702 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load_1, i8 %init_patch_addr_4" [patchMaker.cpp:17]   --->   Operation 702 'store' 'store_ln17' <Predicate = (trunc_ln5 == 0)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 703 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load, i8 %init_patch4_addr_3" [patchMaker.cpp:17]   --->   Operation 703 'store' 'store_ln17' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1 & trunc_ln5 != 2 & trunc_ln5 != 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 704 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load_1, i8 %init_patch4_addr_4" [patchMaker.cpp:17]   --->   Operation 704 'store' 'store_ln17' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1 & trunc_ln5 != 2 & trunc_ln5 != 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 705 [1/2] (1.20ns)   --->   "%init_patch_load = load i8 %init_patch_addr_1" [patchMaker.cpp:22]   --->   Operation 705 'load' 'init_patch_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 706 [1/2] (1.20ns)   --->   "%init_patch1_load = load i8 %init_patch1_addr_1" [patchMaker.cpp:22]   --->   Operation 706 'load' 'init_patch1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 707 [1/2] (1.20ns)   --->   "%init_patch2_load = load i8 %init_patch2_addr_1" [patchMaker.cpp:22]   --->   Operation 707 'load' 'init_patch2_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 708 [1/2] (1.20ns)   --->   "%init_patch3_load = load i8 %init_patch3_addr_1" [patchMaker.cpp:22]   --->   Operation 708 'load' 'init_patch3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 709 [1/2] (1.20ns)   --->   "%init_patch4_load = load i8 %init_patch4_addr_1" [patchMaker.cpp:22]   --->   Operation 709 'load' 'init_patch4_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 710 [1/1] (0.48ns)   --->   "%tmp_116 = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %init_patch_load, i64 %init_patch1_load, i64 %init_patch2_load, i64 %init_patch3_load, i64 %init_patch4_load, i3 %trunc_ln5" [patchMaker.cpp:22]   --->   Operation 710 'mux' 'tmp_116' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 711 [1/2] (1.20ns)   --->   "%init_patch_load_1 = load i8 %init_patch_addr_2" [patchMaker.cpp:24]   --->   Operation 711 'load' 'init_patch_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 712 [1/2] (1.20ns)   --->   "%init_patch1_load_1 = load i8 %init_patch1_addr_2" [patchMaker.cpp:24]   --->   Operation 712 'load' 'init_patch1_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 713 [1/2] (1.20ns)   --->   "%init_patch2_load_1 = load i8 %init_patch2_addr_2" [patchMaker.cpp:24]   --->   Operation 713 'load' 'init_patch2_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 714 [1/2] (1.20ns)   --->   "%init_patch3_load_1 = load i8 %init_patch3_addr_2" [patchMaker.cpp:24]   --->   Operation 714 'load' 'init_patch3_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 715 [1/2] (1.20ns)   --->   "%init_patch4_load_1 = load i8 %init_patch4_addr_2" [patchMaker.cpp:24]   --->   Operation 715 'load' 'init_patch4_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_51 : Operation 716 [1/1] (0.48ns)   --->   "%tmp_117 = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %init_patch_load_1, i64 %init_patch1_load_1, i64 %init_patch2_load_1, i64 %init_patch3_load_1, i64 %init_patch4_load_1, i3 %trunc_ln5" [patchMaker.cpp:24]   --->   Operation 716 'mux' 'tmp_117' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 28> <Delay = 2.40>
ST_52 : Operation 717 [1/1] (0.70ns)   --->   "%add_ln20 = add i8 %trunc_ln17, i8 48" [patchMaker.cpp:20]   --->   Operation 717 'add' 'add_ln20' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i8 %add_ln20" [patchMaker.cpp:20]   --->   Operation 718 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 719 [1/1] (0.00ns)   --->   "%init_patch_addr_6 = getelementptr i64 %init_patch, i64 0, i64 %zext_ln20" [patchMaker.cpp:20]   --->   Operation 719 'getelementptr' 'init_patch_addr_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 720 [1/1] (0.00ns)   --->   "%init_patch1_addr_6 = getelementptr i64 %init_patch1, i64 0, i64 %zext_ln20" [patchMaker.cpp:20]   --->   Operation 720 'getelementptr' 'init_patch1_addr_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 721 [1/1] (0.00ns)   --->   "%init_patch2_addr_6 = getelementptr i64 %init_patch2, i64 0, i64 %zext_ln20" [patchMaker.cpp:20]   --->   Operation 721 'getelementptr' 'init_patch2_addr_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 722 [1/1] (0.00ns)   --->   "%init_patch3_addr_6 = getelementptr i64 %init_patch3, i64 0, i64 %zext_ln20" [patchMaker.cpp:20]   --->   Operation 722 'getelementptr' 'init_patch3_addr_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 723 [1/1] (0.00ns)   --->   "%init_patch4_addr_6 = getelementptr i64 %init_patch4, i64 0, i64 %zext_ln20" [patchMaker.cpp:20]   --->   Operation 723 'getelementptr' 'init_patch4_addr_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 724 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [patchMaker.cpp:13]   --->   Operation 724 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 725 [1/2] (1.20ns)   --->   "%temp_load_2 = load i10 %temp_addr_6" [patchMaker.cpp:17]   --->   Operation 725 'load' 'temp_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_52 : Operation 726 [1/1] (0.65ns)   --->   "%switch_ln17 = switch i3 %trunc_ln5, void %branch19, i3 0, void %branch15, i3 1, void %branch16, i3 2, void %branch17, i3 3, void %branch18" [patchMaker.cpp:17]   --->   Operation 726 'switch' 'switch_ln17' <Predicate = true> <Delay = 0.65>
ST_52 : Operation 727 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load_2, i8 %init_patch3_addr_5" [patchMaker.cpp:17]   --->   Operation 727 'store' 'store_ln17' <Predicate = (trunc_ln5 == 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_52 : Operation 728 [1/1] (1.20ns)   --->   "%store_ln20 = store i64 %temp_load_2, i8 %init_patch3_addr_6" [patchMaker.cpp:20]   --->   Operation 728 'store' 'store_ln20' <Predicate = (trunc_ln5 == 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_52 : Operation 729 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split139"   --->   Operation 729 'br' 'br_ln0' <Predicate = (trunc_ln5 == 3)> <Delay = 0.00>
ST_52 : Operation 730 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load_2, i8 %init_patch2_addr_5" [patchMaker.cpp:17]   --->   Operation 730 'store' 'store_ln17' <Predicate = (trunc_ln5 == 2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_52 : Operation 731 [1/1] (1.20ns)   --->   "%store_ln20 = store i64 %temp_load_2, i8 %init_patch2_addr_6" [patchMaker.cpp:20]   --->   Operation 731 'store' 'store_ln20' <Predicate = (trunc_ln5 == 2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_52 : Operation 732 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split139"   --->   Operation 732 'br' 'br_ln0' <Predicate = (trunc_ln5 == 2)> <Delay = 0.00>
ST_52 : Operation 733 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load_2, i8 %init_patch1_addr_5" [patchMaker.cpp:17]   --->   Operation 733 'store' 'store_ln17' <Predicate = (trunc_ln5 == 1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_52 : Operation 734 [1/1] (1.20ns)   --->   "%store_ln20 = store i64 %temp_load_2, i8 %init_patch1_addr_6" [patchMaker.cpp:20]   --->   Operation 734 'store' 'store_ln20' <Predicate = (trunc_ln5 == 1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_52 : Operation 735 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split139"   --->   Operation 735 'br' 'br_ln0' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_52 : Operation 736 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load_2, i8 %init_patch_addr_5" [patchMaker.cpp:17]   --->   Operation 736 'store' 'store_ln17' <Predicate = (trunc_ln5 == 0)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_52 : Operation 737 [1/1] (1.20ns)   --->   "%store_ln20 = store i64 %temp_load_2, i8 %init_patch_addr_6" [patchMaker.cpp:20]   --->   Operation 737 'store' 'store_ln20' <Predicate = (trunc_ln5 == 0)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_52 : Operation 738 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split139"   --->   Operation 738 'br' 'br_ln0' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_52 : Operation 739 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load_2, i8 %init_patch4_addr_5" [patchMaker.cpp:17]   --->   Operation 739 'store' 'store_ln17' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1 & trunc_ln5 != 2 & trunc_ln5 != 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_52 : Operation 740 [1/1] (1.20ns)   --->   "%store_ln20 = store i64 %temp_load_2, i8 %init_patch4_addr_6" [patchMaker.cpp:20]   --->   Operation 740 'store' 'store_ln20' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1 & trunc_ln5 != 2 & trunc_ln5 != 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_52 : Operation 741 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split139"   --->   Operation 741 'br' 'br_ln0' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1 & trunc_ln5 != 2 & trunc_ln5 != 3)> <Delay = 0.00>
ST_52 : Operation 742 [1/1] (1.06ns)   --->   "%icmp_ln22 = icmp_slt  i64 %temp_load_2, i64 %tmp_116" [patchMaker.cpp:22]   --->   Operation 742 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 743 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %._crit_edge12, void" [patchMaker.cpp:22]   --->   Operation 743 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 744 [1/1] (0.65ns)   --->   "%switch_ln23 = switch i3 %trunc_ln5, void %branch34, i3 0, void %branch30, i3 1, void %branch31, i3 2, void %branch32, i3 3, void %branch33" [patchMaker.cpp:23]   --->   Operation 744 'switch' 'switch_ln23' <Predicate = (icmp_ln22)> <Delay = 0.65>
ST_52 : Operation 745 [1/1] (1.06ns)   --->   "%icmp_ln24 = icmp_sgt  i64 %temp_load_2, i64 %tmp_117" [patchMaker.cpp:24]   --->   Operation 745 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 746 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %._crit_edge13, void" [patchMaker.cpp:24]   --->   Operation 746 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 747 [1/1] (0.65ns)   --->   "%switch_ln25 = switch i3 %trunc_ln5, void %branch24, i3 0, void %branch20, i3 1, void %branch21, i3 2, void %branch22, i3 3, void %branch23" [patchMaker.cpp:25]   --->   Operation 747 'switch' 'switch_ln25' <Predicate = (icmp_ln24)> <Delay = 0.65>

State 53 <SV = 29> <Delay = 1.20>
ST_53 : Operation 748 [1/1] (1.20ns)   --->   "%store_ln23 = store i64 %temp_load_2, i8 %init_patch3_addr_1" [patchMaker.cpp:23]   --->   Operation 748 'store' 'store_ln23' <Predicate = (trunc_ln5 == 3 & !icmp_ln13 & icmp_ln22)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_53 : Operation 749 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [patchMaker.cpp:23]   --->   Operation 749 'br' 'br_ln23' <Predicate = (trunc_ln5 == 3 & !icmp_ln13 & icmp_ln22)> <Delay = 0.00>
ST_53 : Operation 750 [1/1] (1.20ns)   --->   "%store_ln23 = store i64 %temp_load_2, i8 %init_patch2_addr_1" [patchMaker.cpp:23]   --->   Operation 750 'store' 'store_ln23' <Predicate = (trunc_ln5 == 2 & !icmp_ln13 & icmp_ln22)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_53 : Operation 751 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [patchMaker.cpp:23]   --->   Operation 751 'br' 'br_ln23' <Predicate = (trunc_ln5 == 2 & !icmp_ln13 & icmp_ln22)> <Delay = 0.00>
ST_53 : Operation 752 [1/1] (1.20ns)   --->   "%store_ln23 = store i64 %temp_load_2, i8 %init_patch1_addr_1" [patchMaker.cpp:23]   --->   Operation 752 'store' 'store_ln23' <Predicate = (trunc_ln5 == 1 & !icmp_ln13 & icmp_ln22)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_53 : Operation 753 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [patchMaker.cpp:23]   --->   Operation 753 'br' 'br_ln23' <Predicate = (trunc_ln5 == 1 & !icmp_ln13 & icmp_ln22)> <Delay = 0.00>
ST_53 : Operation 754 [1/1] (1.20ns)   --->   "%store_ln23 = store i64 %temp_load_2, i8 %init_patch_addr_1" [patchMaker.cpp:23]   --->   Operation 754 'store' 'store_ln23' <Predicate = (trunc_ln5 == 0 & !icmp_ln13 & icmp_ln22)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_53 : Operation 755 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [patchMaker.cpp:23]   --->   Operation 755 'br' 'br_ln23' <Predicate = (trunc_ln5 == 0 & !icmp_ln13 & icmp_ln22)> <Delay = 0.00>
ST_53 : Operation 756 [1/1] (1.20ns)   --->   "%store_ln23 = store i64 %temp_load_2, i8 %init_patch4_addr_1" [patchMaker.cpp:23]   --->   Operation 756 'store' 'store_ln23' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1 & trunc_ln5 != 2 & trunc_ln5 != 3 & !icmp_ln13 & icmp_ln22)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_53 : Operation 757 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [patchMaker.cpp:23]   --->   Operation 757 'br' 'br_ln23' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1 & trunc_ln5 != 2 & trunc_ln5 != 3 & !icmp_ln13 & icmp_ln22)> <Delay = 0.00>
ST_53 : Operation 758 [1/1] (0.00ns)   --->   "%br_ln23 = br void %._crit_edge12" [patchMaker.cpp:23]   --->   Operation 758 'br' 'br_ln23' <Predicate = (!icmp_ln13 & icmp_ln22)> <Delay = 0.00>
ST_53 : Operation 759 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %temp_load_2, i8 %init_patch3_addr_2" [patchMaker.cpp:25]   --->   Operation 759 'store' 'store_ln25' <Predicate = (trunc_ln5 == 3 & !icmp_ln13 & icmp_ln24)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_53 : Operation 760 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [patchMaker.cpp:25]   --->   Operation 760 'br' 'br_ln25' <Predicate = (trunc_ln5 == 3 & !icmp_ln13 & icmp_ln24)> <Delay = 0.00>
ST_53 : Operation 761 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %temp_load_2, i8 %init_patch2_addr_2" [patchMaker.cpp:25]   --->   Operation 761 'store' 'store_ln25' <Predicate = (trunc_ln5 == 2 & !icmp_ln13 & icmp_ln24)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_53 : Operation 762 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [patchMaker.cpp:25]   --->   Operation 762 'br' 'br_ln25' <Predicate = (trunc_ln5 == 2 & !icmp_ln13 & icmp_ln24)> <Delay = 0.00>
ST_53 : Operation 763 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %temp_load_2, i8 %init_patch1_addr_2" [patchMaker.cpp:25]   --->   Operation 763 'store' 'store_ln25' <Predicate = (trunc_ln5 == 1 & !icmp_ln13 & icmp_ln24)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_53 : Operation 764 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [patchMaker.cpp:25]   --->   Operation 764 'br' 'br_ln25' <Predicate = (trunc_ln5 == 1 & !icmp_ln13 & icmp_ln24)> <Delay = 0.00>
ST_53 : Operation 765 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %temp_load_2, i8 %init_patch_addr_2" [patchMaker.cpp:25]   --->   Operation 765 'store' 'store_ln25' <Predicate = (trunc_ln5 == 0 & !icmp_ln13 & icmp_ln24)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_53 : Operation 766 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [patchMaker.cpp:25]   --->   Operation 766 'br' 'br_ln25' <Predicate = (trunc_ln5 == 0 & !icmp_ln13 & icmp_ln24)> <Delay = 0.00>
ST_53 : Operation 767 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %temp_load_2, i8 %init_patch4_addr_2" [patchMaker.cpp:25]   --->   Operation 767 'store' 'store_ln25' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1 & trunc_ln5 != 2 & trunc_ln5 != 3 & !icmp_ln13 & icmp_ln24)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 144> <RAM>
ST_53 : Operation 768 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [patchMaker.cpp:25]   --->   Operation 768 'br' 'br_ln25' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1 & trunc_ln5 != 2 & trunc_ln5 != 3 & !icmp_ln13 & icmp_ln24)> <Delay = 0.00>
ST_53 : Operation 769 [1/1] (0.00ns)   --->   "%br_ln25 = br void %._crit_edge13" [patchMaker.cpp:25]   --->   Operation 769 'br' 'br_ln25' <Predicate = (!icmp_ln13 & icmp_ln24)> <Delay = 0.00>
ST_53 : Operation 770 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 770 'br' 'br_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 54 <SV = 27> <Delay = 0.00>
ST_54 : Operation 771 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %original_ppl_read" [patchMaker.cpp:1246]   --->   Operation 771 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 772 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %add_ln1245" [patchMaker.cpp:1246]   --->   Operation 772 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 773 [1/1] (0.00ns)   --->   "%ret_ln1246 = ret i64 %mrv_1" [patchMaker.cpp:1246]   --->   Operation 773 'ret' 'ret_ln1246' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	wire read on port 'i' (patchMaker.cpp:5) [25]  (0 ns)
	'getelementptr' operation ('radii_addr', patchMaker.cpp:1141) [45]  (0 ns)
	'load' operation ('y', patchMaker.cpp:1141) on array 'radii' [46]  (0.699 ns)

 <State 2>: 1.94ns
The critical path consists of the following:
	'load' operation ('GDn_points_load', patchMaker.cpp:1141) on array 'GDn_points' [48]  (0.699 ns)
	'icmp' operation ('icmp_ln1145', patchMaker.cpp:1145) [49]  (0.859 ns)
	multiplexor before 'phi' operation ('row_list_size', patchMaker.cpp:1141) with incoming values : ('GDn_points_load', patchMaker.cpp:1141) [101]  (0.387 ns)

 <State 3>: 1.85ns
The critical path consists of the following:
	'phi' operation ('row_list_size', patchMaker.cpp:1147) with incoming values : ('add_ln1147_1', patchMaker.cpp:1147) [62]  (0 ns)
	'sub' operation ('sub_ln54_5', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [75]  (0.922 ns)
	'add' operation ('add_ln54', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [77]  (0.932 ns)

 <State 4>: 6.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1147', patchMaker.cpp:1147) [80]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr', patchMaker.cpp:1147) [83]  (0 ns)
	'load' operation ('GDarray_load', patchMaker.cpp:1147) on array 'GDarray' [84]  (1.65 ns)

 <State 5>: 4.03ns
The critical path consists of the following:
	'load' operation ('GDarray_load', patchMaker.cpp:1147) on array 'GDarray' [84]  (1.65 ns)
	'lshr' operation ('lshr_ln1147', patchMaker.cpp:1147) [93]  (1.19 ns)
	'store' operation ('store_ln1147', patchMaker.cpp:1147) of variable 'trunc_ln1147', patchMaker.cpp:1147 on array 'row_list', patchMaker.cpp:1142 [96]  (1.2 ns)

 <State 6>: 5.5ns
The critical path consists of the following:
	'sub' operation ('sub_ln1151', patchMaker.cpp:1151) [102]  (1.15 ns)
	'sitofp' operation ('conv9', patchMaker.cpp:1151) [103]  (4.35 ns)

 <State 7>: 4.35ns
The critical path consists of the following:
	'sitofp' operation ('conv9', patchMaker.cpp:1151) [103]  (4.35 ns)

 <State 8>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1151) [107]  (7.07 ns)

 <State 9>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1151) [107]  (7.07 ns)

 <State 10>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1151) [107]  (7.07 ns)

 <State 11>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1151) [107]  (7.07 ns)

 <State 12>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1151) [107]  (7.07 ns)

 <State 13>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1151) [107]  (7.07 ns)

 <State 14>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('mul', patchMaker.cpp:1151) [108]  (4.9 ns)

 <State 15>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('mul', patchMaker.cpp:1151) [108]  (4.9 ns)

 <State 16>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('x', patchMaker.cpp:1151) [110]  (6.15 ns)

 <State 17>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('x', patchMaker.cpp:1151) [110]  (6.15 ns)

 <State 18>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('x', patchMaker.cpp:1151) [110]  (6.15 ns)

 <State 19>: 3.62ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341) [118]  (0.705 ns)
	'select' operation ('ush') [122]  (0.303 ns)
	'lshr' operation ('r.V') [125]  (0 ns)
	'select' operation ('val') [130]  (1.05 ns)
	'sub' operation ('result.V') [131]  (1.15 ns)
	'select' operation ('result.V', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [132]  (0.411 ns)

 <State 20>: 1.2ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1279->patchMaker.cpp:1154) with incoming values : ('add_ln1275', patchMaker.cpp:1275->patchMaker.cpp:1154) [137]  (0 ns)
	'getelementptr' operation ('row_list_addr_1', patchMaker.cpp:1277->patchMaker.cpp:1154) [146]  (0 ns)
	'load' operation ('row_list_load', patchMaker.cpp:1277->patchMaker.cpp:1154) on array 'row_list', patchMaker.cpp:1142 [147]  (1.2 ns)

 <State 21>: 7ns
The critical path consists of the following:
	'load' operation ('row_list_load', patchMaker.cpp:1277->patchMaker.cpp:1154) on array 'row_list', patchMaker.cpp:1142 [147]  (1.2 ns)
	'sub' operation ('__x', patchMaker.cpp:1277->patchMaker.cpp:1154) [148]  (1.15 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [149]  (4.65 ns)

 <State 22>: 4.65ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [149]  (4.65 ns)

 <State 23>: 6.66ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [155]  (4.65 ns)
	'dcmp' operation ('tmp_s', patchMaker.cpp:1277->patchMaker.cpp:1154) [170]  (2.01 ns)

 <State 24>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_s', patchMaker.cpp:1277->patchMaker.cpp:1154) [170]  (2.01 ns)
	'and' operation ('and_ln1277_1', patchMaker.cpp:1277->patchMaker.cpp:1154) [171]  (0.122 ns)
	'select' operation ('__x', patchMaker.cpp:1277->patchMaker.cpp:1154) [173]  (0.411 ns)

 <State 25>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('trapezoid_edges_addr', patchMaker.cpp:1141) [177]  (0 ns)
	'load' operation ('trapezoid_edges_load', patchMaker.cpp:1141) on array 'trapezoid_edges' [178]  (0.699 ns)

 <State 26>: 0.699ns
The critical path consists of the following:
	'load' operation ('trapezoid_edges_load', patchMaker.cpp:1141) on array 'trapezoid_edges' [178]  (0.699 ns)

 <State 27>: 1.2ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1258->patchMaker.cpp:1158) with incoming values : ('add_ln1254', patchMaker.cpp:1254->patchMaker.cpp:1158) [184]  (0 ns)
	'getelementptr' operation ('row_list_addr_2', patchMaker.cpp:1256->patchMaker.cpp:1158) [194]  (0 ns)
	'load' operation ('row_list_load_1', patchMaker.cpp:1256->patchMaker.cpp:1158) on array 'row_list', patchMaker.cpp:1142 [195]  (1.2 ns)

 <State 28>: 7ns
The critical path consists of the following:
	'load' operation ('row_list_load_1', patchMaker.cpp:1256->patchMaker.cpp:1158) on array 'row_list', patchMaker.cpp:1142 [195]  (1.2 ns)
	'add' operation ('__x', patchMaker.cpp:1256->patchMaker.cpp:1158) [196]  (1.15 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [197]  (4.65 ns)

 <State 29>: 4.65ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [197]  (4.65 ns)

 <State 30>: 3.64ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510) [204]  (0.735 ns)
	'select' operation ('ush') [208]  (0.299 ns)
	'lshr' operation ('r.V') [211]  (0 ns)
	'select' operation ('val') [216]  (1.13 ns)
	'icmp' operation ('icmp_ln1256', patchMaker.cpp:1256->patchMaker.cpp:1158) [217]  (1.06 ns)
	'select' operation ('lbVal', patchMaker.cpp:1256->patchMaker.cpp:1158) [219]  (0.411 ns)

 <State 31>: 4.01ns
The critical path consists of the following:
	'add' operation ('add_ln1205', patchMaker.cpp:1205) [248]  (0.88 ns)
	'icmp' operation ('icmp_ln1205', patchMaker.cpp:1205) [249]  (0.859 ns)
	'and' operation ('and_ln1205', patchMaker.cpp:1205) [251]  (0 ns)
	'select' operation ('select_ln1205', patchMaker.cpp:1205) [253]  (0.227 ns)
	'sub' operation ('sub_ln1220', patchMaker.cpp:1220) [254]  (0 ns)
	'add' operation ('j', patchMaker.cpp:1220) [255]  (0.731 ns)
	'icmp' operation ('icmp_ln1234', patchMaker.cpp:1234) [259]  (0.859 ns)
	multiplexor before 'phi' operation ('temp_size', patchMaker.cpp:1245) with incoming values : ('original_ppl_read', patchMaker.cpp:5) ('trunc_ln1245_1', patchMaker.cpp:1245) ('trunc_ln1245', patchMaker.cpp:1245) [594]  (0.453 ns)

 <State 32>: 6.43ns
The critical path consists of the following:
	'add' operation ('add_ln1234_1', patchMaker.cpp:1234) [268]  (0.88 ns)
	'sub' operation ('sub_ln1234', patchMaker.cpp:1234) [270]  (0.89 ns)
	'select' operation ('select_ln1234', patchMaker.cpp:1234) [272]  (0.228 ns)
	'mul' operation ('mul_ln1234', patchMaker.cpp:1234) [280]  (4.43 ns)

 <State 33>: 3.44ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1234) with incoming values : ('sext_ln1234', patchMaker.cpp:1234) ('select_ln1234_2', patchMaker.cpp:1234) [285]  (0 ns)
	'add' operation ('add_ln1234_2', patchMaker.cpp:1234) [296]  (1.15 ns)
	'shl' operation ('shl_ln54_21', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [300]  (0 ns)
	'sub' operation ('sub_ln54_17', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [302]  (1.15 ns)
	'select' operation ('select_ln1170_3', patchMaker.cpp:1170) [303]  (0 ns)
	'add' operation ('add_ln54_7', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [319]  (1.15 ns)

 <State 34>: 6.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1238', patchMaker.cpp:1238) [321]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr_7', patchMaker.cpp:1238) [324]  (0 ns)
	'load' operation ('GDarray_load_7', patchMaker.cpp:1238) on array 'GDarray' [325]  (1.65 ns)

 <State 35>: 4.03ns
The critical path consists of the following:
	'load' operation ('GDarray_load_7', patchMaker.cpp:1238) on array 'GDarray' [325]  (1.65 ns)
	'lshr' operation ('lshr_ln1238', patchMaker.cpp:1238) [334]  (1.19 ns)
	'store' operation ('store_ln1238', patchMaker.cpp:1238) of variable 'trunc_ln1238_2', patchMaker.cpp:1238 on array 'temp' [336]  (1.2 ns)

 <State 36>: 1.65ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('temp_size', patchMaker.cpp:1245) with incoming values : ('original_ppl_read', patchMaker.cpp:5) ('trunc_ln1245_1', patchMaker.cpp:1245) ('trunc_ln1245', patchMaker.cpp:1245) [594]  (0.453 ns)
	'phi' operation ('temp_size', patchMaker.cpp:1245) with incoming values : ('original_ppl_read', patchMaker.cpp:5) ('trunc_ln1245_1', patchMaker.cpp:1245) ('trunc_ln1245', patchMaker.cpp:1245) [594]  (0 ns)
	'store' operation ('store_ln5', patchMaker.cpp:5) of variable 'sext_ln5', patchMaker.cpp:5 on array 'init_patch2' [605]  (1.2 ns)

 <State 37>: 2.79ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1222) with incoming values : ('sext_ln1222', patchMaker.cpp:1222) ('select_ln1222_3', patchMaker.cpp:1222) [360]  (0 ns)
	'add' operation ('add_ln1222', patchMaker.cpp:1222) [373]  (0.89 ns)
	'sub' operation ('sub_ln54_16', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [386]  (0.943 ns)
	'select' operation ('select_ln1222_2', patchMaker.cpp:1222) [387]  (0 ns)
	'add' operation ('add_ln54_6', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [398]  (0.954 ns)

 <State 38>: 6.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1226', patchMaker.cpp:1226) [401]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr_6', patchMaker.cpp:1226) [404]  (0 ns)
	'load' operation ('GDarray_load_6', patchMaker.cpp:1226) on array 'GDarray' [405]  (1.65 ns)

 <State 39>: 4.03ns
The critical path consists of the following:
	'load' operation ('GDarray_load_6', patchMaker.cpp:1226) on array 'GDarray' [405]  (1.65 ns)
	'lshr' operation ('lshr_ln1226', patchMaker.cpp:1226) [414]  (1.19 ns)
	'store' operation ('store_ln1226', patchMaker.cpp:1226) of variable 'trunc_ln1226_2', patchMaker.cpp:1226 on array 'temp' [416]  (1.2 ns)

 <State 40>: 0.453ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('temp_size', patchMaker.cpp:1245) with incoming values : ('original_ppl_read', patchMaker.cpp:5) ('trunc_ln1245_1', patchMaker.cpp:1245) ('trunc_ln1245', patchMaker.cpp:1245) [594]  (0.453 ns)

 <State 41>: 2.79ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1193) with incoming values : ('sext_ln1193', patchMaker.cpp:1193) ('select_ln1193_3', patchMaker.cpp:1193) [449]  (0 ns)
	'add' operation ('add_ln1193', patchMaker.cpp:1193) [462]  (0.89 ns)
	'sub' operation ('sub_ln54_15', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [475]  (0.943 ns)
	'select' operation ('select_ln1193_2', patchMaker.cpp:1193) [476]  (0 ns)
	'add' operation ('add_ln54_5', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [487]  (0.954 ns)

 <State 42>: 6.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1197', patchMaker.cpp:1197) [490]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr_5', patchMaker.cpp:1197) [493]  (0 ns)
	'load' operation ('GDarray_load_5', patchMaker.cpp:1197) on array 'GDarray' [494]  (1.65 ns)

 <State 43>: 4.03ns
The critical path consists of the following:
	'load' operation ('GDarray_load_5', patchMaker.cpp:1197) on array 'GDarray' [494]  (1.65 ns)
	'lshr' operation ('lshr_ln1197', patchMaker.cpp:1197) [503]  (1.19 ns)
	'store' operation ('store_ln1197', patchMaker.cpp:1197) of variable 'trunc_ln1197_2', patchMaker.cpp:1197 on array 'temp' [505]  (1.2 ns)

 <State 44>: 0.453ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('temp_size', patchMaker.cpp:1245) with incoming values : ('original_ppl_read', patchMaker.cpp:5) ('trunc_ln1245_1', patchMaker.cpp:1245) ('trunc_ln1245', patchMaker.cpp:1245) [594]  (0.453 ns)

 <State 45>: 6.43ns
The critical path consists of the following:
	'add' operation ('add_ln1181', patchMaker.cpp:1181) [519]  (0.88 ns)
	'sub' operation ('sub_ln1181', patchMaker.cpp:1181) [521]  (0.89 ns)
	'select' operation ('select_ln1181', patchMaker.cpp:1181) [523]  (0.228 ns)
	'mul' operation ('mul_ln1181', patchMaker.cpp:1181) [531]  (4.43 ns)

 <State 46>: 3.44ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1181) with incoming values : ('sext_ln1181', patchMaker.cpp:1181) ('select_ln1181_2', patchMaker.cpp:1181) [536]  (0 ns)
	'add' operation ('add_ln1181_1', patchMaker.cpp:1181) [547]  (1.15 ns)
	'shl' operation ('shl_ln54_20', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [552]  (0 ns)
	'sub' operation ('sub_ln54_14', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [553]  (1.15 ns)
	'select' operation ('select_ln1170_1', patchMaker.cpp:1170) [554]  (0 ns)
	'add' operation ('add_ln54_4', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [570]  (1.15 ns)

 <State 47>: 6.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1185', patchMaker.cpp:1185) [572]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr_4', patchMaker.cpp:1185) [575]  (0 ns)
	'load' operation ('GDarray_load_4', patchMaker.cpp:1185) on array 'GDarray' [576]  (1.65 ns)

 <State 48>: 4.03ns
The critical path consists of the following:
	'load' operation ('GDarray_load_4', patchMaker.cpp:1185) on array 'GDarray' [576]  (1.65 ns)
	'lshr' operation ('lshr_ln1185', patchMaker.cpp:1185) [585]  (1.19 ns)
	'store' operation ('store_ln1185', patchMaker.cpp:1185) of variable 'trunc_ln1185_2', patchMaker.cpp:1185 on array 'temp' [587]  (1.2 ns)

 <State 49>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln7', patchMaker.cpp:7) of constant 9223372036854775808 on array 'init_patch' [617]  (1.2 ns)

 <State 50>: 2.65ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:13) with incoming values : ('add_ln13', patchMaker.cpp:13) [627]  (0 ns)
	'sub' operation ('sub_ln17', patchMaker.cpp:17) [636]  (0.725 ns)
	'add' operation ('add_ln17', patchMaker.cpp:17) [640]  (0.725 ns)
	'getelementptr' operation ('temp_addr_5', patchMaker.cpp:17) [642]  (0 ns)
	'load' operation ('temp_load_1', patchMaker.cpp:17) on array 'temp' [670]  (1.2 ns)

 <State 51>: 2.4ns
The critical path consists of the following:
	'load' operation ('temp_load', patchMaker.cpp:17) on array 'temp' [669]  (1.2 ns)
	'store' operation ('store_ln17', patchMaker.cpp:17) of variable 'temp_load', patchMaker.cpp:17 on array 'init_patch4' [698]  (1.2 ns)

 <State 52>: 2.4ns
The critical path consists of the following:
	'load' operation ('temp_load_2', patchMaker.cpp:17) on array 'temp' [671]  (1.2 ns)
	'store' operation ('store_ln17', patchMaker.cpp:17) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch3' [676]  (1.2 ns)

 <State 53>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln25', patchMaker.cpp:25) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch1' [749]  (1.2 ns)

 <State 54>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
