

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_15'
================================================================
* Date:           Mon Jun 26 15:21:20 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  3.899 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.500 us|  0.500 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         2|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index2723_t = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index2723_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%cr_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'cr_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cr_V_1_9 = alloca i32 1"   --->   Operation 7 'alloca' 'cr_V_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cr_V_1_10 = alloca i32 1"   --->   Operation 8 'alloca' 'cr_V_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cr_V_0_1_126_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cr_V_0_1_126"   --->   Operation 9 'read' 'cr_V_0_1_126_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cr_V_1_1_124_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cr_V_1_1_124"   --->   Operation 10 'read' 'cr_V_1_1_124_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cr_V_2_1_122_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cr_V_2_1_122"   --->   Operation 11 'read' 'cr_V_2_1_122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cr_V_2_1_122_read, i85 %cr_V_1_10"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cr_V_1_1_124_read, i85 %cr_V_1_9"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cr_V_0_1_126_read, i85 %cr_V_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %loop_index2723_t"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2722"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%loop_index2723_t_load = load i2 %loop_index2723_t"   --->   Operation 17 'load' 'loop_index2723_t_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.95ns)   --->   "%exitcond517025 = icmp_eq  i2 %loop_index2723_t_load, i2 3"   --->   Operation 19 'icmp' 'exitcond517025' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.56ns)   --->   "%empty = add i2 %loop_index2723_t_load, i2 1"   --->   Operation 21 'add' 'empty' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond517025, void %load-store-loop2722.split, void %load-store-loop2719.preheader.exitStub"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%loop_index2723_t_cast = zext i2 %loop_index2723_t_load"   --->   Operation 23 'zext' 'loop_index2723_t_cast' <Predicate = (!exitcond517025)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%c_V_addr = getelementptr i85 %c_V, i64 0, i64 %loop_index2723_t_cast"   --->   Operation 24 'getelementptr' 'c_V_addr' <Predicate = (!exitcond517025)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.31ns)   --->   "%cr_V_1_12 = load i3 %c_V_addr"   --->   Operation 25 'load' 'cr_V_1_12' <Predicate = (!exitcond517025)> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_1 : Operation 26 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i2 %loop_index2723_t_load, void %branch38, i2 0, void %load-store-loop2722.split.load-store-loop2722.split318_crit_edge, i2 1, void %load-store-loop2722.split.load-store-loop2722.split318_crit_edge6"   --->   Operation 26 'switch' 'switch_ln0' <Predicate = (!exitcond517025)> <Delay = 0.95>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty, i2 %loop_index2723_t"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond517025)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2722"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!exitcond517025)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%cr_V_1_load = load i85 %cr_V_1"   --->   Operation 36 'load' 'cr_V_1_load' <Predicate = (exitcond517025)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cr_V_1_9_load = load i85 %cr_V_1_9"   --->   Operation 37 'load' 'cr_V_1_9_load' <Predicate = (exitcond517025)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%cr_V_1_10_load = load i85 %cr_V_1_10"   --->   Operation 38 'load' 'cr_V_1_10_load' <Predicate = (exitcond517025)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %cr_V_2_1_2_out, i85 %cr_V_1_10_load"   --->   Operation 39 'write' 'write_ln0' <Predicate = (exitcond517025)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %cr_V_1_1_2_out, i85 %cr_V_1_9_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (exitcond517025)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %cr_V_0_1_2_out, i85 %cr_V_1_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (exitcond517025)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (exitcond517025)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.89>
ST_2 : Operation 29 [1/2] (2.31ns)   --->   "%cr_V_1_12 = load i3 %c_V_addr"   --->   Operation 29 'load' 'cr_V_1_12' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cr_V_1_12, i85 %cr_V_1_9"   --->   Operation 30 'store' 'store_ln0' <Predicate = (loop_index2723_t_load == 1)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2722.split318"   --->   Operation 31 'br' 'br_ln0' <Predicate = (loop_index2723_t_load == 1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cr_V_1_12, i85 %cr_V_1"   --->   Operation 32 'store' 'store_ln0' <Predicate = (loop_index2723_t_load == 0)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2722.split318"   --->   Operation 33 'br' 'br_ln0' <Predicate = (loop_index2723_t_load == 0)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cr_V_1_12, i85 %cr_V_1_10"   --->   Operation 34 'store' 'store_ln0' <Predicate = (loop_index2723_t_load != 0 & loop_index2723_t_load != 1)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2722.split318"   --->   Operation 35 'br' 'br_ln0' <Predicate = (loop_index2723_t_load != 0 & loop_index2723_t_load != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 3.15ns
The critical path consists of the following:
	'alloca' operation ('loop_index2723_t') [8]  (0 ns)
	'load' operation ('loop_index2723_t_load') on local variable 'loop_index2723_t' [21]  (0 ns)
	'add' operation ('empty') [25]  (1.56 ns)
	'store' operation ('store_ln0') of variable 'empty' on local variable 'loop_index2723_t' [42]  (1.59 ns)

 <State 2>: 3.9ns
The critical path consists of the following:
	'load' operation ('cr.V[1]') on array 'c_V' [30]  (2.31 ns)
	'store' operation ('store_ln0') of variable 'cr.V[1]' on local variable 'cr.V[1]' [39]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
