{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655822212659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655822212659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 22:36:52 2022 " "Processing started: Tue Jun 21 22:36:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655822212659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655822212659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655822212659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1655822212927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822212959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655822212959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pointsmemory/point.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pointsmemory/point.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Point-Main " "Found design unit 1: Point-Main" {  } { { "pointsMemory/Point.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/pointsMemory/Point.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213208 ""} { "Info" "ISGN_ENTITY_NAME" "1 Point " "Found entity 1: Point" {  } { { "pointsMemory/Point.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/pointsMemory/Point.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655822213208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectortobits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vectortobits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectorToBits-main " "Found design unit 1: vectorToBits-main" {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213210 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectorToBits " "Found entity 1: vectorToBits" {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655822213210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1655822213240 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "seven inst11 " "Block or symbol \"seven\" of instance \"inst11\" overlaps another block or symbol" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -80 1872 1984 96 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1655822213243 ""}
{ "Warning" "WSGN_SEARCH_FILE" "win_lose.vhd 2 1 " "Using design file win_lose.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 win_lose-dise " "Found design unit 1: win_lose-dise" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213254 ""} { "Info" "ISGN_ENTITY_NAME" "1 win_lose " "Found entity 1: win_lose" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213254 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655822213254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_lose win_lose:inst2 " "Elaborating entity \"win_lose\" for hierarchy \"win_lose:inst2\"" {  } { { "final.bdf" "inst2" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 440 1976 2144 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213255 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"E2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655822213256 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D3 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"D3\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655822213256 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"C2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655822213256 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"C1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655822213256 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"L2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655822213256 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"L1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655822213256 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"G2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655822213256 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"G1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655822213256 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "U2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"U2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655822213256 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "N1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"N1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655822213256 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AA2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"AA2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655822213256 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AA1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"AA1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655822213256 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "W2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"W2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655822213256 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "U1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"U1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655822213256 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1 win_lose.vhd(28) " "Inferred latch for \"U1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655822213257 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W2 win_lose.vhd(28) " "Inferred latch for \"W2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655822213257 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AA1 win_lose.vhd(28) " "Inferred latch for \"AA1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655822213257 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AA2 win_lose.vhd(28) " "Inferred latch for \"AA2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655822213257 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1 win_lose.vhd(28) " "Inferred latch for \"N1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655822213257 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U2 win_lose.vhd(28) " "Inferred latch for \"U2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655822213257 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G1 win_lose.vhd(28) " "Inferred latch for \"G1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655822213257 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G2 win_lose.vhd(28) " "Inferred latch for \"G2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655822213257 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1 win_lose.vhd(28) " "Inferred latch for \"L1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655822213257 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L2 win_lose.vhd(28) " "Inferred latch for \"L2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655822213257 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1 win_lose.vhd(28) " "Inferred latch for \"C1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655822213257 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2 win_lose.vhd(28) " "Inferred latch for \"C2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655822213257 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3 win_lose.vhd(28) " "Inferred latch for \"D3\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655822213257 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E2 win_lose.vhd(28) " "Inferred latch for \"E2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655822213257 "|final|win_lose:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "comparator8.vhd 2 1 " "Using design file comparator8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator8-testDemo " "Found design unit 1: comparator8-testDemo" {  } { { "comparator8.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/comparator8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213264 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator8 " "Found entity 1: comparator8" {  } { { "comparator8.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/comparator8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213264 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655822213264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator8 comparator8:inst1 " "Elaborating entity \"comparator8\" for hierarchy \"comparator8:inst1\"" {  } { { "final.bdf" "inst1" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 440 1808 1976 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213265 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bits8_comp.vhd 2 1 " "Using design file bits8_comp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bits8_comp-comp " "Found design unit 1: bits8_comp-comp" {  } { { "bits8_comp.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213273 ""} { "Info" "ISGN_ENTITY_NAME" "1 bits8_comp " "Found entity 1: bits8_comp" {  } { { "bits8_comp.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213273 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655822213273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bits8_comp bits8_comp:inst8 " "Elaborating entity \"bits8_comp\" for hierarchy \"bits8_comp:inst8\"" {  } { { "final.bdf" "inst8" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 216 1512 1680 296 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213273 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nofc bits8_comp.vhd(19) " "VHDL Process Statement warning at bits8_comp.vhd(19): signal \"nofc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bits8_comp.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655822213274 "|final|bits8_comp:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Point Point:inst4 " "Elaborating entity \"Point\" for hierarchy \"Point:inst4\"" {  } { { "final.bdf" "inst4" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 160 1232 1424 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213274 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_gen.bdf 1 1 " "Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/clk_gen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213282 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655822213282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst23 " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst23\"" {  } { { "final.bdf" "inst23" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -144 224 344 -16 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213282 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div10_t.bdf 1 1 " "Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div10_t " "Found entity 1: div10_t" {  } { { "div10_t.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/div10_t.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213290 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655822213290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10_t clk_gen:inst23\|div10_t:inst3 " "Elaborating entity \"div10_t\" for hierarchy \"clk_gen:inst23\|div10_t:inst3\"" {  } { { "clk_gen.bdf" "inst3" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/clk_gen.bdf" { { 32 432 560 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213290 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch.vhd 2 1 " "Using design file switch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch-addcard " "Found design unit 1: switch-addcard" {  } { { "switch.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/switch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213301 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/switch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213301 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655822213301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:inst5 " "Elaborating entity \"switch\" for hierarchy \"switch:inst5\"" {  } { { "final.bdf" "inst5" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 72 512 648 152 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213302 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lfsr.vhd 2 1 " "Using design file lfsr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-Main " "Found design unit 1: lfsr-Main" {  } { { "lfsr.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213309 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213309 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655822213309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:inst " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:inst\"" {  } { { "final.bdf" "inst" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 168 912 1096 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213310 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cardnum.vhd 2 1 " "Using design file cardnum.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cardNum-Main " "Found design unit 1: cardNum-Main" {  } { { "cardnum.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/cardnum.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213317 ""} { "Info" "ISGN_ENTITY_NAME" "1 cardNum " "Found entity 1: cardNum" {  } { { "cardnum.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/cardnum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213317 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655822213317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cardNum cardNum:inst7 " "Elaborating entity \"cardNum\" for hierarchy \"cardNum:inst7\"" {  } { { "final.bdf" "inst7" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 352 1240 1424 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213318 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nowC cardnum.vhd(32) " "VHDL Process Statement warning at cardnum.vhd(32): signal \"nowC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cardnum.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/cardnum.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655822213318 "|final|cardNum:inst7"}
{ "Warning" "WSGN_SEARCH_FILE" "bits8_comp_b.vhd 2 1 " "Using design file bits8_comp_b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bits8_comp_b-comp " "Found design unit 1: bits8_comp_b-comp" {  } { { "bits8_comp_b.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp_b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213325 ""} { "Info" "ISGN_ENTITY_NAME" "1 bits8_comp_b " "Found entity 1: bits8_comp_b" {  } { { "bits8_comp_b.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp_b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213325 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655822213325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bits8_comp_b bits8_comp_b:inst20 " "Elaborating entity \"bits8_comp_b\" for hierarchy \"bits8_comp_b:inst20\"" {  } { { "final.bdf" "inst20" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 736 1480 1632 816 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213326 ""}
{ "Warning" "WSGN_SEARCH_FILE" "over11.vhd 2 1 " "Using design file over11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 over11-testDemo " "Found design unit 1: over11-testDemo" {  } { { "over11.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/over11.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213334 ""} { "Info" "ISGN_ENTITY_NAME" "1 over11 " "Found entity 1: over11" {  } { { "over11.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/over11.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213334 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655822213334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "over11 over11:inst18 " "Elaborating entity \"over11\" for hierarchy \"over11:inst18\"" {  } { { "final.bdf" "inst18" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 552 1440 1568 632 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213334 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lfsr_add.vhd 2 1 " "Using design file lfsr_add.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr_add-Main " "Found design unit 1: lfsr_add-Main" {  } { { "lfsr_add.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr_add.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213341 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr_add " "Found entity 1: lfsr_add" {  } { { "lfsr_add.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr_add.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213341 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655822213341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_add lfsr_add:inst12 " "Elaborating entity \"lfsr_add\" for hierarchy \"lfsr_add:inst12\"" {  } { { "final.bdf" "inst12" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 688 872 1056 768 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213342 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven.vhd 2 1 " "Using design file seven.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven-arch " "Found design unit 1: seven-arch" {  } { { "seven.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/seven.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213350 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven " "Found entity 1: seven" {  } { { "seven.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/seven.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213350 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655822213350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven seven:inst11 " "Elaborating entity \"seven\" for hierarchy \"seven:inst11\"" {  } { { "final.bdf" "inst11" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -80 1872 1984 96 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorToBits vectorToBits:inst21 " "Elaborating entity \"vectorToBits\" for hierarchy \"vectorToBits:inst21\"" {  } { { "final.bdf" "inst21" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 0 1520 1720 176 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213352 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempMOM vectorToBits.vhd(20) " "Verilog HDL or VHDL warning at vectorToBits.vhd(20): object \"tempMOM\" assigned a value but never read" {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1655822213352 "|final|vectorToBits:inst21"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vectorToBits:inst21\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vectorToBits:inst21\|Div1\"" {  } { { "vectorToBits.vhd" "Div1" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655822213570 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vectorToBits:inst21\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vectorToBits:inst21\|Div0\"" {  } { { "vectorToBits.vhd" "Div0" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655822213570 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lfsr:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lfsr:inst\|Mod0\"" {  } { { "lfsr.vhd" "Mod0" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655822213570 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lfsr_add:inst12\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lfsr_add:inst12\|Mod0\"" {  } { { "lfsr_add.vhd" "Mod0" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr_add.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655822213570 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1655822213570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectorToBits:inst21\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vectorToBits:inst21\|lpm_divide:Div1\"" {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655822213599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectorToBits:inst21\|lpm_divide:Div1 " "Instantiated megafunction \"vectorToBits:inst21\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213599 ""}  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1655822213599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655822213642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655822213650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655822213660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lfsr:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lfsr:inst\|lpm_divide:Mod0\"" {  } { { "lfsr.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655822213671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lfsr:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"lfsr:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655822213671 ""}  } { { "lfsr.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1655822213671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655822213713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655822213723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655822213733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655822213733 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n21 VCC " "Pin \"n21\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 864 1912 2088 880 "n21" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655822213903 "|final|n21"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3 VCC " "Pin \"d3\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 480 2144 2320 496 "d3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655822213903 "|final|d3"} { "Warning" "WMLS_MLS_STUCK_PIN" "c2 VCC " "Pin \"c2\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 496 2144 2320 512 "c2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655822213903 "|final|c2"} { "Warning" "WMLS_MLS_STUCK_PIN" "c1 VCC " "Pin \"c1\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 512 2144 2320 528 "c1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655822213903 "|final|c1"} { "Warning" "WMLS_MLS_STUCK_PIN" "L1 VCC " "Pin \"L1\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 544 2144 2320 560 "L1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655822213903 "|final|L1"} { "Warning" "WMLS_MLS_STUCK_PIN" "L2 VCC " "Pin \"L2\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 528 2144 2320 544 "L2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655822213903 "|final|L2"} { "Warning" "WMLS_MLS_STUCK_PIN" "G2 VCC " "Pin \"G2\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 560 2144 2320 576 "G2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655822213903 "|final|G2"} { "Warning" "WMLS_MLS_STUCK_PIN" "G1 VCC " "Pin \"G1\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 576 2144 2320 592 "G1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655822213903 "|final|G1"} { "Warning" "WMLS_MLS_STUCK_PIN" "U2 VCC " "Pin \"U2\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 592 2144 2320 608 "U2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655822213903 "|final|U2"} { "Warning" "WMLS_MLS_STUCK_PIN" "N1 VCC " "Pin \"N1\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 608 2144 2320 624 "N1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655822213903 "|final|N1"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA2 VCC " "Pin \"AA2\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 624 2144 2320 640 "AA2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655822213903 "|final|AA2"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA1 VCC " "Pin \"AA1\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 640 2144 2320 656 "AA1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655822213903 "|final|AA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "W2 VCC " "Pin \"W2\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 656 2144 2320 672 "W2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655822213903 "|final|W2"} { "Warning" "WMLS_MLS_STUCK_PIN" "U1 VCC " "Pin \"U1\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 672 2144 2320 688 "U1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655822213903 "|final|U1"} { "Warning" "WMLS_MLS_STUCK_PIN" "de1 GND " "Pin \"de1\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 88 1720 1896 104 "de1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655822213903 "|final|de1"} { "Warning" "WMLS_MLS_STUCK_PIN" "e2 VCC " "Pin \"e2\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 464 2144 2320 480 "e2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655822213903 "|final|e2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1655822213903 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1655822213983 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1655822214096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1655822214209 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655822214209 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b13 " "No output dependent on input pin \"b13\"" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 112 304 480 128 "b13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655822214248 "|final|b13"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1655822214248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "227 " "Implemented 227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1655822214249 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1655822214249 ""} { "Info" "ICUT_CUT_TM_LCELLS" "198 " "Implemented 198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1655822214249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1655822214249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655822214274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 22:36:54 2022 " "Processing ended: Tue Jun 21 22:36:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655822214274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655822214274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655822214274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655822214274 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655822215633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655822215634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 22:36:55 2022 " "Processing started: Tue Jun 21 22:36:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655822215634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1655822215634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1655822215634 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1655822215689 ""}
{ "Info" "0" "" "Project  = final" {  } {  } 0 0 "Project  = final" 0 0 "Fitter" 0 0 1655822215689 ""}
{ "Info" "0" "" "Revision = final" {  } {  } 0 0 "Revision = final" 0 0 "Fitter" 0 0 1655822215690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1655822215782 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final 5CEFA4F23C8 " "Selected device 5CEFA4F23C8 for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1655822215787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655822215812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655822215812 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1655822215905 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1655822215921 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1655822216174 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 29 " "No exact pin location assignment(s) for 1 pins of 29 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e2 " "Pin e2 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { e2 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 464 2144 2320 480 "e2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655822216407 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1655822216407 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1655822219549 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 3 global CLKCTRL_G6 " "clk~inputCLKENA0 with 3 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1655822219612 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1655822219612 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655822219686 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1655822220123 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1655822220124 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1655822220126 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1655822220127 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1655822220127 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1655822220132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655822220133 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655822220134 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1655822220134 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1655822220134 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1655822220134 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1655822220151 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1655822220152 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1655822220152 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "e1 " "Node \"e1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1655822220230 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1655822220230 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655822220230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1655822221800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655822222072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1655822222079 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1655822223036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655822223036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1655822223986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y11 X21_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22" {  } { { "loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22"} 11 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1655822226161 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1655822226161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655822227468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1655822227468 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1655822227468 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.86 " "Total time spent on timing analysis during the Fitter is 0.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1655822228670 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655822228758 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655822229118 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655822229179 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655822229903 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655822232964 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1655822233212 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/output_files/final.fit.smsg " "Generated suppressed messages file C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/output_files/final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1655822233264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6061 " "Peak virtual memory: 6061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655822233728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 22:37:13 2022 " "Processing ended: Tue Jun 21 22:37:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655822233728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655822233728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655822233728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655822233728 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1655822235033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655822235033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 22:37:14 2022 " "Processing started: Tue Jun 21 22:37:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655822235033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1655822235033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1655822235033 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1655822237989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655822238873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 22:37:18 2022 " "Processing ended: Tue Jun 21 22:37:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655822238873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655822238873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655822238873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1655822238873 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1655822239463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1655822240278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655822240278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 22:37:20 2022 " "Processing started: Tue Jun 21 22:37:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655822240278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655822240278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c final " "Command: quartus_sta final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655822240278 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1655822240341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1655822240829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1655822240858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1655822240858 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1655822241505 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1655822241506 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name c13 c13 " "create_clock -period 1.000 -name c13 c13" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241507 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst4\|2 clk_gen:inst23\|div10_t:inst4\|2 " "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst4\|2 clk_gen:inst23\|div10_t:inst4\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241507 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst3\|2 clk_gen:inst23\|div10_t:inst3\|2 " "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst3\|2 clk_gen:inst23\|div10_t:inst3\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241507 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst2\|2 clk_gen:inst23\|div10_t:inst2\|2 " "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst2\|2 clk_gen:inst23\|div10_t:inst2\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241507 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst1\|2 clk_gen:inst23\|div10_t:inst1\|2 " "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst1\|2 clk_gen:inst23\|div10_t:inst1\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241507 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst\|2 clk_gen:inst23\|div10_t:inst\|2 " "create_clock -period 1.000 -name clk_gen:inst23\|div10_t:inst\|2 clk_gen:inst23\|div10_t:inst\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241507 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241507 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241507 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1655822241509 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241520 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1655822241521 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1655822241526 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1655822241549 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1655822241549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.340 " "Worst-case setup slack is -16.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.340            -154.641 clk_gen:inst23\|div10_t:inst4\|2  " "  -16.340            -154.641 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.979            -187.602 c13  " "   -7.979            -187.602 c13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.546              -7.590 clk_gen:inst23\|div10_t:inst3\|2  " "   -1.546              -7.590 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.522              -5.564 clk_gen:inst23\|div10_t:inst2\|2  " "   -1.522              -5.564 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.413              -6.528 clk_gen:inst23\|div10_t:inst\|2  " "   -1.413              -6.528 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.382              -6.560 clk_gen:inst23\|div10_t:inst1\|2  " "   -1.382              -6.560 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658              -2.464 clk  " "   -0.658              -2.464 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655822241551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.040 " "Worst-case hold slack is -2.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.040              -3.530 clk  " "   -2.040              -3.530 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.413              -2.659 clk_gen:inst23\|div10_t:inst2\|2  " "   -1.413              -2.659 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.016              -1.965 clk_gen:inst23\|div10_t:inst\|2  " "   -1.016              -1.965 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.641              -1.165 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.641              -1.165 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.606              -0.907 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.606              -0.907 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 clk_gen:inst23\|div10_t:inst4\|2  " "    0.018               0.000 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 c13  " "    0.713               0.000 c13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655822241554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655822241556 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655822241558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -56.547 c13  " "   -0.724             -56.547 c13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -26.549 clk_gen:inst23\|div10_t:inst4\|2  " "   -0.724             -26.549 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -6.624 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.724              -6.624 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.829 clk_gen:inst23\|div10_t:inst\|2  " "   -0.724              -5.829 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.512 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.724              -5.512 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.902 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.724              -4.902 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.536 clk  " "   -0.724              -4.536 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822241560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655822241560 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1655822241573 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1655822241606 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1655822242713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242813 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1655822242820 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1655822242820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.884 " "Worst-case setup slack is -16.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.884            -157.381 clk_gen:inst23\|div10_t:inst4\|2  " "  -16.884            -157.381 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.457            -196.272 c13  " "   -8.457            -196.272 c13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.630              -7.644 clk_gen:inst23\|div10_t:inst3\|2  " "   -1.630              -7.644 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.609              -5.813 clk_gen:inst23\|div10_t:inst2\|2  " "   -1.609              -5.813 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.431              -6.667 clk_gen:inst23\|div10_t:inst1\|2  " "   -1.431              -6.667 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.401              -6.587 clk_gen:inst23\|div10_t:inst\|2  " "   -1.401              -6.587 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.892              -2.958 clk  " "   -0.892              -2.958 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655822242821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.987 " "Worst-case hold slack is -1.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.987              -3.652 clk  " "   -1.987              -3.652 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.394 clk_gen:inst23\|div10_t:inst2\|2  " "   -1.285              -2.394 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.928              -1.681 clk_gen:inst23\|div10_t:inst\|2  " "   -0.928              -1.681 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.573              -0.715 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.573              -0.715 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.539              -0.951 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.539              -0.951 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 clk_gen:inst23\|div10_t:inst4\|2  " "    0.077               0.000 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 c13  " "    0.666               0.000 c13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655822242825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655822242827 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655822242829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.889 " "Worst-case minimum pulse width slack is -0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.889             -61.968 c13  " "   -0.889             -61.968 c13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -26.372 clk_gen:inst23\|div10_t:inst4\|2  " "   -0.724             -26.372 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -6.619 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.724              -6.619 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.798 clk_gen:inst23\|div10_t:inst\|2  " "   -0.724              -5.798 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.532 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.724              -5.532 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.980 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.724              -4.980 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.526 clk  " "   -0.724              -4.526 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822242830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655822242830 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1655822242843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1655822243003 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1655822243591 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243647 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1655822243650 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1655822243650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.739 " "Worst-case setup slack is -6.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.739             -59.032 clk_gen:inst23\|div10_t:inst4\|2  " "   -6.739             -59.032 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.738             -61.530 c13  " "   -2.738             -61.530 c13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.725              -1.198 clk  " "   -0.725              -1.198 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -1.215 clk_gen:inst23\|div10_t:inst\|2  " "   -0.317              -1.215 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.277              -1.163 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.277              -1.163 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.275              -1.197 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.275              -1.197 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268              -0.921 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.268              -0.921 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655822243651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.803 " "Worst-case hold slack is -0.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803              -1.584 clk  " "   -0.803              -1.584 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.758              -1.471 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.758              -1.471 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644              -1.269 clk_gen:inst23\|div10_t:inst\|2  " "   -0.644              -1.269 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.463              -0.843 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.463              -0.843 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.427              -0.747 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.427              -0.747 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.017 clk_gen:inst23\|div10_t:inst4\|2  " "   -0.017              -0.017 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 c13  " "    0.158               0.000 c13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655822243655 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655822243657 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655822243659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.639 " "Worst-case minimum pulse width slack is -0.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.639             -31.275 c13  " "   -0.639             -31.275 c13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.415              -0.751 clk  " "   -0.415              -0.751 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -0.210 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.053              -0.210 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 clk_gen:inst23\|div10_t:inst4\|2  " "    0.011               0.000 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036               0.000 clk_gen:inst23\|div10_t:inst\|2  " "    0.036               0.000 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 clk_gen:inst23\|div10_t:inst1\|2  " "    0.126               0.000 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 clk_gen:inst23\|div10_t:inst3\|2  " "    0.153               0.000 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655822243661 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1655822243674 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243967 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1655822243970 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1655822243970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.457 " "Worst-case setup slack is -6.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.457             -55.754 clk_gen:inst23\|div10_t:inst4\|2  " "   -6.457             -55.754 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.544             -56.054 c13  " "   -2.544             -56.054 c13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -0.956 clk  " "   -0.614              -0.956 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291              -1.034 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.291              -1.034 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258              -0.959 clk_gen:inst23\|div10_t:inst\|2  " "   -0.258              -0.959 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.253              -0.800 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.253              -0.800 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -0.969 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.231              -0.969 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655822243971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.810 " "Worst-case hold slack is -0.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.810              -1.619 clk  " "   -0.810              -1.619 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.670              -1.310 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.670              -1.310 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.620              -1.207 clk_gen:inst23\|div10_t:inst\|2  " "   -0.620              -1.207 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441              -0.804 clk_gen:inst23\|div10_t:inst3\|2  " "   -0.441              -0.804 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412              -0.706 clk_gen:inst23\|div10_t:inst1\|2  " "   -0.412              -0.706 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020              -0.020 clk_gen:inst23\|div10_t:inst4\|2  " "   -0.020              -0.020 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 c13  " "    0.144               0.000 c13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655822243975 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655822243977 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1655822243979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.628 " "Worst-case minimum pulse width slack is -0.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.628             -31.743 c13  " "   -0.628             -31.743 c13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.402              -0.744 clk  " "   -0.402              -0.744 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -0.158 clk_gen:inst23\|div10_t:inst2\|2  " "   -0.040              -0.158 clk_gen:inst23\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 clk_gen:inst23\|div10_t:inst4\|2  " "    0.034               0.000 clk_gen:inst23\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 clk_gen:inst23\|div10_t:inst\|2  " "    0.057               0.000 clk_gen:inst23\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clk_gen:inst23\|div10_t:inst1\|2  " "    0.125               0.000 clk_gen:inst23\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 clk_gen:inst23\|div10_t:inst3\|2  " "    0.150               0.000 clk_gen:inst23\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1655822243980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1655822243980 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1655822244854 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1655822244854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4987 " "Peak virtual memory: 4987 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655822244913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 22:37:24 2022 " "Processing ended: Tue Jun 21 22:37:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655822244913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655822244913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655822244913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655822244913 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655822246261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655822246261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 22:37:26 2022 " "Processing started: Tue Jun 21 22:37:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655822246261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655822246261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655822246261 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final.vo C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/simulation/qsim// simulation " "Generated file final.vo in folder \"C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1655822246945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655822246989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 22:37:26 2022 " "Processing ended: Tue Jun 21 22:37:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655822246989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655822246989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655822246989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655822246989 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus II Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655822247591 ""}
