
khithelp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b34  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000498  08009cc8  08009cc8  00019cc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a160  0800a160  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800a160  0800a160  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a160  0800a160  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a160  0800a160  0001a160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a164  0800a164  0001a164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a168  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          0000017c  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000035c  2000035c  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f141  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e9e  00000000  00000000  0002f351  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c08  00000000  00000000  000311f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000b40  00000000  00000000  00031df8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001eafd  00000000  00000000  00032938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010c13  00000000  00000000  00051435  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b8b7d  00000000  00000000  00062048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0011abc5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000043b4  00000000  00000000  0011ac18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009cac 	.word	0x08009cac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08009cac 	.word	0x08009cac

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <enable_clocks>:

//define sConfig struct type to be used in ADC_select functions
ADC_ChannelConfTypeDef sConfig = {0};


void enable_clocks() {
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0

RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN | RCC_AHBENR_GPIOEEN;
 8000c4c:	4b05      	ldr	r3, [pc, #20]	; (8000c64 <enable_clocks+0x1c>)
 8000c4e:	695b      	ldr	r3, [r3, #20]
 8000c50:	4a04      	ldr	r2, [pc, #16]	; (8000c64 <enable_clocks+0x1c>)
 8000c52:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
 8000c56:	6153      	str	r3, [r2, #20]
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	40021000 	.word	0x40021000

08000c68 <ADC_select_CH2>:


void ADC_select_CH2 (void){
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
sConfig.Channel = ADC_CHANNEL_2;
 8000c6c:	4b0e      	ldr	r3, [pc, #56]	; (8000ca8 <ADC_select_CH2+0x40>)
 8000c6e:	2202      	movs	r2, #2
 8000c70:	601a      	str	r2, [r3, #0]
sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c72:	4b0d      	ldr	r3, [pc, #52]	; (8000ca8 <ADC_select_CH2+0x40>)
 8000c74:	2201      	movs	r2, #1
 8000c76:	605a      	str	r2, [r3, #4]
sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c78:	4b0b      	ldr	r3, [pc, #44]	; (8000ca8 <ADC_select_CH2+0x40>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	60da      	str	r2, [r3, #12]
sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c7e:	4b0a      	ldr	r3, [pc, #40]	; (8000ca8 <ADC_select_CH2+0x40>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	609a      	str	r2, [r3, #8]
sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c84:	4b08      	ldr	r3, [pc, #32]	; (8000ca8 <ADC_select_CH2+0x40>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	611a      	str	r2, [r3, #16]
sConfig.Offset = 0;
 8000c8a:	4b07      	ldr	r3, [pc, #28]	; (8000ca8 <ADC_select_CH2+0x40>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	615a      	str	r2, [r3, #20]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c90:	4905      	ldr	r1, [pc, #20]	; (8000ca8 <ADC_select_CH2+0x40>)
 8000c92:	4806      	ldr	r0, [pc, #24]	; (8000cac <ADC_select_CH2+0x44>)
 8000c94:	f002 f882 	bl	8002d9c <HAL_ADC_ConfigChannel>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <ADC_select_CH2+0x3a>
{
  Error_Handler();
 8000c9e:	f001 f8f7 	bl	8001e90 <Error_Handler>
}
}
 8000ca2:	bf00      	nop
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	2000032c 	.word	0x2000032c
 8000cac:	200002d8 	.word	0x200002d8

08000cb0 <ADC_select_CH3>:

void ADC_select_CH3 (void){
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
sConfig.Channel = ADC_CHANNEL_3;
 8000cb4:	4b0e      	ldr	r3, [pc, #56]	; (8000cf0 <ADC_select_CH3+0x40>)
 8000cb6:	2203      	movs	r2, #3
 8000cb8:	601a      	str	r2, [r3, #0]
sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cba:	4b0d      	ldr	r3, [pc, #52]	; (8000cf0 <ADC_select_CH3+0x40>)
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	605a      	str	r2, [r3, #4]
sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cc0:	4b0b      	ldr	r3, [pc, #44]	; (8000cf0 <ADC_select_CH3+0x40>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	60da      	str	r2, [r3, #12]
sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000cc6:	4b0a      	ldr	r3, [pc, #40]	; (8000cf0 <ADC_select_CH3+0x40>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	609a      	str	r2, [r3, #8]
sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ccc:	4b08      	ldr	r3, [pc, #32]	; (8000cf0 <ADC_select_CH3+0x40>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	611a      	str	r2, [r3, #16]
sConfig.Offset = 0;
 8000cd2:	4b07      	ldr	r3, [pc, #28]	; (8000cf0 <ADC_select_CH3+0x40>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	615a      	str	r2, [r3, #20]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cd8:	4905      	ldr	r1, [pc, #20]	; (8000cf0 <ADC_select_CH3+0x40>)
 8000cda:	4806      	ldr	r0, [pc, #24]	; (8000cf4 <ADC_select_CH3+0x44>)
 8000cdc:	f002 f85e 	bl	8002d9c <HAL_ADC_ConfigChannel>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <ADC_select_CH3+0x3a>
{
  Error_Handler();
 8000ce6:	f001 f8d3 	bl	8001e90 <Error_Handler>
}
}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	2000032c 	.word	0x2000032c
 8000cf4:	200002d8 	.word	0x200002d8

08000cf8 <ADC_select_CH4>:

void ADC_select_CH4 (void){
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
sConfig.Channel = ADC_CHANNEL_4;
 8000cfc:	4b0e      	ldr	r3, [pc, #56]	; (8000d38 <ADC_select_CH4+0x40>)
 8000cfe:	2204      	movs	r2, #4
 8000d00:	601a      	str	r2, [r3, #0]
sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d02:	4b0d      	ldr	r3, [pc, #52]	; (8000d38 <ADC_select_CH4+0x40>)
 8000d04:	2201      	movs	r2, #1
 8000d06:	605a      	str	r2, [r3, #4]
sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d08:	4b0b      	ldr	r3, [pc, #44]	; (8000d38 <ADC_select_CH4+0x40>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	60da      	str	r2, [r3, #12]
sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d0e:	4b0a      	ldr	r3, [pc, #40]	; (8000d38 <ADC_select_CH4+0x40>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	609a      	str	r2, [r3, #8]
sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d14:	4b08      	ldr	r3, [pc, #32]	; (8000d38 <ADC_select_CH4+0x40>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	611a      	str	r2, [r3, #16]
sConfig.Offset = 0;
 8000d1a:	4b07      	ldr	r3, [pc, #28]	; (8000d38 <ADC_select_CH4+0x40>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	615a      	str	r2, [r3, #20]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d20:	4905      	ldr	r1, [pc, #20]	; (8000d38 <ADC_select_CH4+0x40>)
 8000d22:	4806      	ldr	r0, [pc, #24]	; (8000d3c <ADC_select_CH4+0x44>)
 8000d24:	f002 f83a 	bl	8002d9c <HAL_ADC_ConfigChannel>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <ADC_select_CH4+0x3a>
{
  Error_Handler();
 8000d2e:	f001 f8af 	bl	8001e90 <Error_Handler>
}
}
 8000d32:	bf00      	nop
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	2000032c 	.word	0x2000032c
 8000d3c:	200002d8 	.word	0x200002d8

08000d40 <ADC_select_CH5>:

void ADC_select_CH5 (void){
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
sConfig.Channel = ADC_CHANNEL_5;
 8000d44:	4b0e      	ldr	r3, [pc, #56]	; (8000d80 <ADC_select_CH5+0x40>)
 8000d46:	2205      	movs	r2, #5
 8000d48:	601a      	str	r2, [r3, #0]
sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d4a:	4b0d      	ldr	r3, [pc, #52]	; (8000d80 <ADC_select_CH5+0x40>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	605a      	str	r2, [r3, #4]
sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d50:	4b0b      	ldr	r3, [pc, #44]	; (8000d80 <ADC_select_CH5+0x40>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	60da      	str	r2, [r3, #12]
sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d56:	4b0a      	ldr	r3, [pc, #40]	; (8000d80 <ADC_select_CH5+0x40>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	609a      	str	r2, [r3, #8]
sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d5c:	4b08      	ldr	r3, [pc, #32]	; (8000d80 <ADC_select_CH5+0x40>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	611a      	str	r2, [r3, #16]
sConfig.Offset = 0;
 8000d62:	4b07      	ldr	r3, [pc, #28]	; (8000d80 <ADC_select_CH5+0x40>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	615a      	str	r2, [r3, #20]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d68:	4905      	ldr	r1, [pc, #20]	; (8000d80 <ADC_select_CH5+0x40>)
 8000d6a:	4806      	ldr	r0, [pc, #24]	; (8000d84 <ADC_select_CH5+0x44>)
 8000d6c:	f002 f816 	bl	8002d9c <HAL_ADC_ConfigChannel>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <ADC_select_CH5+0x3a>
{
  Error_Handler();
 8000d76:	f001 f88b 	bl	8001e90 <Error_Handler>
}
}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	2000032c 	.word	0x2000032c
 8000d84:	200002d8 	.word	0x200002d8

08000d88 <ADC_select_CH6>:

void ADC_select_CH6 (void){
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
sConfig.Channel = ADC_CHANNEL_6;
 8000d8c:	4b0e      	ldr	r3, [pc, #56]	; (8000dc8 <ADC_select_CH6+0x40>)
 8000d8e:	2206      	movs	r2, #6
 8000d90:	601a      	str	r2, [r3, #0]
sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d92:	4b0d      	ldr	r3, [pc, #52]	; (8000dc8 <ADC_select_CH6+0x40>)
 8000d94:	2201      	movs	r2, #1
 8000d96:	605a      	str	r2, [r3, #4]
sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d98:	4b0b      	ldr	r3, [pc, #44]	; (8000dc8 <ADC_select_CH6+0x40>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	60da      	str	r2, [r3, #12]
sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d9e:	4b0a      	ldr	r3, [pc, #40]	; (8000dc8 <ADC_select_CH6+0x40>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	609a      	str	r2, [r3, #8]
sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000da4:	4b08      	ldr	r3, [pc, #32]	; (8000dc8 <ADC_select_CH6+0x40>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	611a      	str	r2, [r3, #16]
sConfig.Offset = 0;
 8000daa:	4b07      	ldr	r3, [pc, #28]	; (8000dc8 <ADC_select_CH6+0x40>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	615a      	str	r2, [r3, #20]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000db0:	4905      	ldr	r1, [pc, #20]	; (8000dc8 <ADC_select_CH6+0x40>)
 8000db2:	4806      	ldr	r0, [pc, #24]	; (8000dcc <ADC_select_CH6+0x44>)
 8000db4:	f001 fff2 	bl	8002d9c <HAL_ADC_ConfigChannel>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <ADC_select_CH6+0x3a>
{
  Error_Handler();
 8000dbe:	f001 f867 	bl	8001e90 <Error_Handler>
}
}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	2000032c 	.word	0x2000032c
 8000dcc:	200002d8 	.word	0x200002d8

08000dd0 <ADC_select_CH7>:

void ADC_select_CH7 (void){
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
sConfig.Channel = ADC_CHANNEL_7;
 8000dd4:	4b0e      	ldr	r3, [pc, #56]	; (8000e10 <ADC_select_CH7+0x40>)
 8000dd6:	2207      	movs	r2, #7
 8000dd8:	601a      	str	r2, [r3, #0]
sConfig.Rank = ADC_REGULAR_RANK_1;
 8000dda:	4b0d      	ldr	r3, [pc, #52]	; (8000e10 <ADC_select_CH7+0x40>)
 8000ddc:	2201      	movs	r2, #1
 8000dde:	605a      	str	r2, [r3, #4]
sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000de0:	4b0b      	ldr	r3, [pc, #44]	; (8000e10 <ADC_select_CH7+0x40>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	60da      	str	r2, [r3, #12]
sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000de6:	4b0a      	ldr	r3, [pc, #40]	; (8000e10 <ADC_select_CH7+0x40>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	609a      	str	r2, [r3, #8]
sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000dec:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <ADC_select_CH7+0x40>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	611a      	str	r2, [r3, #16]
sConfig.Offset = 0;
 8000df2:	4b07      	ldr	r3, [pc, #28]	; (8000e10 <ADC_select_CH7+0x40>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	615a      	str	r2, [r3, #20]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000df8:	4905      	ldr	r1, [pc, #20]	; (8000e10 <ADC_select_CH7+0x40>)
 8000dfa:	4806      	ldr	r0, [pc, #24]	; (8000e14 <ADC_select_CH7+0x44>)
 8000dfc:	f001 ffce 	bl	8002d9c <HAL_ADC_ConfigChannel>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <ADC_select_CH7+0x3a>
{
  Error_Handler();
 8000e06:	f001 f843 	bl	8001e90 <Error_Handler>
}
}
 8000e0a:	bf00      	nop
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	2000032c 	.word	0x2000032c
 8000e14:	200002d8 	.word	0x200002d8

08000e18 <ADC_select_CH8>:

void ADC_select_CH8 (void){
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
sConfig.Channel = ADC_CHANNEL_8;
 8000e1c:	4b0e      	ldr	r3, [pc, #56]	; (8000e58 <ADC_select_CH8+0x40>)
 8000e1e:	2208      	movs	r2, #8
 8000e20:	601a      	str	r2, [r3, #0]
sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e22:	4b0d      	ldr	r3, [pc, #52]	; (8000e58 <ADC_select_CH8+0x40>)
 8000e24:	2201      	movs	r2, #1
 8000e26:	605a      	str	r2, [r3, #4]
sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e28:	4b0b      	ldr	r3, [pc, #44]	; (8000e58 <ADC_select_CH8+0x40>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	60da      	str	r2, [r3, #12]
sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000e2e:	4b0a      	ldr	r3, [pc, #40]	; (8000e58 <ADC_select_CH8+0x40>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	609a      	str	r2, [r3, #8]
sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e34:	4b08      	ldr	r3, [pc, #32]	; (8000e58 <ADC_select_CH8+0x40>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	611a      	str	r2, [r3, #16]
sConfig.Offset = 0;
 8000e3a:	4b07      	ldr	r3, [pc, #28]	; (8000e58 <ADC_select_CH8+0x40>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	615a      	str	r2, [r3, #20]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e40:	4905      	ldr	r1, [pc, #20]	; (8000e58 <ADC_select_CH8+0x40>)
 8000e42:	4806      	ldr	r0, [pc, #24]	; (8000e5c <ADC_select_CH8+0x44>)
 8000e44:	f001 ffaa 	bl	8002d9c <HAL_ADC_ConfigChannel>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <ADC_select_CH8+0x3a>
{
  Error_Handler();
 8000e4e:	f001 f81f 	bl	8001e90 <Error_Handler>
}
}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	2000032c 	.word	0x2000032c
 8000e5c:	200002d8 	.word	0x200002d8

08000e60 <ADC_select_CH9>:

void ADC_select_CH9 (void){
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
sConfig.Channel = ADC_CHANNEL_9;
 8000e64:	4b0e      	ldr	r3, [pc, #56]	; (8000ea0 <ADC_select_CH9+0x40>)
 8000e66:	2209      	movs	r2, #9
 8000e68:	601a      	str	r2, [r3, #0]
sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e6a:	4b0d      	ldr	r3, [pc, #52]	; (8000ea0 <ADC_select_CH9+0x40>)
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	605a      	str	r2, [r3, #4]
sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e70:	4b0b      	ldr	r3, [pc, #44]	; (8000ea0 <ADC_select_CH9+0x40>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	60da      	str	r2, [r3, #12]
sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000e76:	4b0a      	ldr	r3, [pc, #40]	; (8000ea0 <ADC_select_CH9+0x40>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	609a      	str	r2, [r3, #8]
sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e7c:	4b08      	ldr	r3, [pc, #32]	; (8000ea0 <ADC_select_CH9+0x40>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	611a      	str	r2, [r3, #16]
sConfig.Offset = 0;
 8000e82:	4b07      	ldr	r3, [pc, #28]	; (8000ea0 <ADC_select_CH9+0x40>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	615a      	str	r2, [r3, #20]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e88:	4905      	ldr	r1, [pc, #20]	; (8000ea0 <ADC_select_CH9+0x40>)
 8000e8a:	4806      	ldr	r0, [pc, #24]	; (8000ea4 <ADC_select_CH9+0x44>)
 8000e8c:	f001 ff86 	bl	8002d9c <HAL_ADC_ConfigChannel>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <ADC_select_CH9+0x3a>
{
  Error_Handler();
 8000e96:	f000 fffb 	bl	8001e90 <Error_Handler>
}
}
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	2000032c 	.word	0x2000032c
 8000ea4:	200002d8 	.word	0x200002d8

08000ea8 <shuffleArray>:


void shuffleArray(float array[], float degrees){
 8000ea8:	b480      	push	{r7}
 8000eaa:	b085      	sub	sp, #20
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	ed87 0a00 	vstr	s0, [r7]
	for(int i = 1; i < ARRAY_SIZE; i ++){
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	60fb      	str	r3, [r7, #12]
 8000eb8:	e00f      	b.n	8000eda <shuffleArray+0x32>
		array[i - 1] = array[i];
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	009b      	lsls	r3, r3, #2
 8000ebe:	687a      	ldr	r2, [r7, #4]
 8000ec0:	441a      	add	r2, r3
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000ec8:	3b01      	subs	r3, #1
 8000eca:	009b      	lsls	r3, r3, #2
 8000ecc:	6879      	ldr	r1, [r7, #4]
 8000ece:	440b      	add	r3, r1
 8000ed0:	6812      	ldr	r2, [r2, #0]
 8000ed2:	601a      	str	r2, [r3, #0]
	for(int i = 1; i < ARRAY_SIZE; i ++){
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	2b1d      	cmp	r3, #29
 8000ede:	ddec      	ble.n	8000eba <shuffleArray+0x12>
	}
	array[ARRAY_SIZE - 1] = degrees;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	3374      	adds	r3, #116	; 0x74
 8000ee4:	683a      	ldr	r2, [r7, #0]
 8000ee6:	601a      	str	r2, [r3, #0]
}
 8000ee8:	bf00      	nop
 8000eea:	3714      	adds	r7, #20
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <turnOnLED>:

	//set LED pins to output
	*portReg = LED_OUTPUT;
}

void turnOnLED(int pos){
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
	LED_POS = pos;
 8000efc:	4a08      	ldr	r2, [pc, #32]	; (8000f20 <turnOnLED+0x2c>)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6013      	str	r3, [r2, #0]
	*led_output_display = 1UL << LED_POS;
 8000f02:	4b07      	ldr	r3, [pc, #28]	; (8000f20 <turnOnLED+0x2c>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	2201      	movs	r2, #1
 8000f08:	409a      	lsls	r2, r3
 8000f0a:	4b06      	ldr	r3, [pc, #24]	; (8000f24 <turnOnLED+0x30>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	b2d2      	uxtb	r2, r2
 8000f10:	701a      	strb	r2, [r3, #0]

}
 8000f12:	bf00      	nop
 8000f14:	370c      	adds	r7, #12
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	20000328 	.word	0x20000328
 8000f24:	20000000 	.word	0x20000000

08000f28 <turnOnAll>:

void turnOnAll(){
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
	*led_output_display = LED_OUTPUT;
 8000f2c:	4b04      	ldr	r3, [pc, #16]	; (8000f40 <turnOnAll+0x18>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2255      	movs	r2, #85	; 0x55
 8000f32:	701a      	strb	r2, [r3, #0]
}
 8000f34:	bf00      	nop
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	20000000 	.word	0x20000000
 8000f44:	00000000 	.word	0x00000000

08000f48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f48:	b5b0      	push	{r4, r5, r7, lr}
 8000f4a:	f5ad 6d1f 	sub.w	sp, sp, #2544	; 0x9f0
 8000f4e:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
	enable_clocks();
 8000f50:	f7ff fe7a 	bl	8000c48 <enable_clocks>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f54:	f001 f9ea 	bl	800232c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f58:	f000 fdfa 	bl	8001b50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f5c:	f000 ff1a 	bl	8001d94 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f60:	f000 fea8 	bl	8001cb4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000f64:	f000 fee6 	bl	8001d34 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000f68:	f000 fe54 	bl	8001c14 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  void (*LDRChannels[8])() = {
 8000f6c:	4bc8      	ldr	r3, [pc, #800]	; (8001290 <main+0x348>)
 8000f6e:	f607 1458 	addw	r4, r7, #2392	; 0x958
 8000f72:	461d      	mov	r5, r3
 8000f74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f78:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000f7c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  &ADC_select_CH8,
		  &ADC_select_CH9
  };

  // Array to record LDR status
  int LDRs[] = {0, 0, 0, 0, 0, 0, 0, 0};
 8000f80:	f607 1338 	addw	r3, r7, #2360	; 0x938
 8000f84:	2220      	movs	r2, #32
 8000f86:	2100      	movs	r1, #0
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f005 fdfb 	bl	8006b84 <memset>

  int solution = 2;
 8000f8e:	2302      	movs	r3, #2
 8000f90:	f8c7 39b4 	str.w	r3, [r7, #2484]	; 0x9b4

  	uint8_t test[64];
  	uint8_t countString[64];
  	uint8_t string[64];
  	//VARIABLES FRO AVERAGE FUNCTION
  	float array[ARRAY_SIZE] = {0};
 8000f94:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8000f98:	f5a3 631b 	sub.w	r3, r3, #2480	; 0x9b0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	2378      	movs	r3, #120	; 0x78
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	f005 fdee 	bl	8006b84 <memset>
  	float average = 0;
 8000fa8:	f04f 0300 	mov.w	r3, #0
 8000fac:	f607 12dc 	addw	r2, r7, #2524	; 0x9dc
 8000fb0:	6013      	str	r3, [r2, #0]
  	int count = 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	f8c7 39d8 	str.w	r3, [r7, #2520]	; 0x9d8
  	float sum = 0;
 8000fb8:	f04f 0300 	mov.w	r3, #0
 8000fbc:	f607 12d4 	addw	r2, r7, #2516	; 0x9d4
 8000fc0:	6013      	str	r3, [r2, #0]

  	//srand(time(NULL));
  	//int solution = rand() % 8;

  	HAL_Init();
 8000fc2:	f001 f9b3 	bl	800232c <HAL_Init>
  		SystemClock_Config();
 8000fc6:	f000 fdc3 	bl	8001b50 <SystemClock_Config>

  	MX_GPIO_Init();
 8000fca:	f000 fee3 	bl	8001d94 <MX_GPIO_Init>
  		MX_USART1_UART_Init();
 8000fce:	f000 feb1 	bl	8001d34 <MX_USART1_UART_Init>
  		MX_I2C1_Init();
 8000fd2:	f000 fe6f 	bl	8001cb4 <MX_I2C1_Init>



  //MAGNETOMETER

  		uint8_t configValue = LSM303AGR_ODR_220_HZ;
 8000fd6:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8000fda:	f6a3 13b1 	subw	r3, r3, #2481	; 0x9b1
 8000fde:	221c      	movs	r2, #28
 8000fe0:	701a      	strb	r2, [r3, #0]
  		odr = HAL_I2C_Mem_Write(&hi2c1, MAG_WRITE, LSM303AGR_CFG_REG_A_M, 1, &configValue, 1, 10);
 8000fe2:	230a      	movs	r3, #10
 8000fe4:	9302      	str	r3, [sp, #8]
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	9301      	str	r3, [sp, #4]
 8000fea:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8000fee:	9300      	str	r3, [sp, #0]
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	2260      	movs	r2, #96	; 0x60
 8000ff4:	213d      	movs	r1, #61	; 0x3d
 8000ff6:	48a7      	ldr	r0, [pc, #668]	; (8001294 <main+0x34c>)
 8000ff8:	f002 ff36 	bl	8003e68 <HAL_I2C_Mem_Write>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	f887 39b3 	strb.w	r3, [r7, #2483]	; 0x9b3


  		uint8_t mode = LSM303AGR_BlockUpdate_Continuous;
 8001002:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8001006:	f6a3 13b2 	subw	r3, r3, #2482	; 0x9b2
 800100a:	2200      	movs	r2, #0
 800100c:	701a      	strb	r2, [r3, #0]
  		  		check = HAL_I2C_Mem_Write(&hi2c1, MAG_WRITE, 0x22, 1, &mode, 1, 10);
 800100e:	230a      	movs	r3, #10
 8001010:	9302      	str	r3, [sp, #8]
 8001012:	2301      	movs	r3, #1
 8001014:	9301      	str	r3, [sp, #4]
 8001016:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	2301      	movs	r3, #1
 800101e:	2222      	movs	r2, #34	; 0x22
 8001020:	213d      	movs	r1, #61	; 0x3d
 8001022:	489c      	ldr	r0, [pc, #624]	; (8001294 <main+0x34c>)
 8001024:	f002 ff20 	bl	8003e68 <HAL_I2C_Mem_Write>
 8001028:	4603      	mov	r3, r0
 800102a:	f887 39b2 	strb.w	r3, [r7, #2482]	; 0x9b2



  		  		uint8_t magregValue = 0x57;
 800102e:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8001032:	f6a3 13b3 	subw	r3, r3, #2483	; 0x9b3
 8001036:	2257      	movs	r2, #87	; 0x57
 8001038:	701a      	strb	r2, [r3, #0]
  				 returnValue = HAL_I2C_Mem_Write(&hi2c1, MAG_WRITE, 0x20, 1, &magregValue, 1, 10);
 800103a:	230a      	movs	r3, #10
 800103c:	9302      	str	r3, [sp, #8]
 800103e:	2301      	movs	r3, #1
 8001040:	9301      	str	r3, [sp, #4]
 8001042:	f107 032d 	add.w	r3, r7, #45	; 0x2d
 8001046:	9300      	str	r3, [sp, #0]
 8001048:	2301      	movs	r3, #1
 800104a:	2220      	movs	r2, #32
 800104c:	213d      	movs	r1, #61	; 0x3d
 800104e:	4891      	ldr	r0, [pc, #580]	; (8001294 <main+0x34c>)
 8001050:	f002 ff0a 	bl	8003e68 <HAL_I2C_Mem_Write>
 8001054:	4603      	mov	r3, r0
 8001056:	f887 39b1 	strb.w	r3, [r7, #2481]	; 0x9b1
  // MAGNETOMETER LOOP START
  while (1){


	   //MAGNETOMETER
	  	float sens = (1); //1LSB/1.5mg
 800105a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800105e:	f607 12ac 	addw	r2, r7, #2476	; 0x9ac
 8001062:	6013      	str	r3, [r2, #0]


	  	//raw values unconverted
	  	//int8_t magXm = 0x00;
	  	uint8_t magXm;
	  	HAL_I2C_Mem_Read(&hi2c1, MAG_READ, 0x69, 1, &magXm, 1, 1000);
 8001064:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001068:	9302      	str	r3, [sp, #8]
 800106a:	2301      	movs	r3, #1
 800106c:	9301      	str	r3, [sp, #4]
 800106e:	f107 030b 	add.w	r3, r7, #11
 8001072:	9300      	str	r3, [sp, #0]
 8001074:	2301      	movs	r3, #1
 8001076:	2269      	movs	r2, #105	; 0x69
 8001078:	213c      	movs	r1, #60	; 0x3c
 800107a:	4886      	ldr	r0, [pc, #536]	; (8001294 <main+0x34c>)
 800107c:	f003 f808 	bl	8004090 <HAL_I2C_Mem_Read>

	  	//int8_t magXl = 0x00;
	  	uint8_t magXl;
	  	HAL_I2C_Mem_Read(&hi2c1,MAG_READ, 0x68, 1, &magXl, 1, 1000);
 8001080:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001084:	9302      	str	r3, [sp, #8]
 8001086:	2301      	movs	r3, #1
 8001088:	9301      	str	r3, [sp, #4]
 800108a:	f107 030a 	add.w	r3, r7, #10
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	2301      	movs	r3, #1
 8001092:	2268      	movs	r2, #104	; 0x68
 8001094:	213c      	movs	r1, #60	; 0x3c
 8001096:	487f      	ldr	r0, [pc, #508]	; (8001294 <main+0x34c>)
 8001098:	f002 fffa 	bl	8004090 <HAL_I2C_Mem_Read>
	  	//ADC Sensitivity * sensor sensitivity * data

	  	int16_t magX = (((magXm << 8) | magXl));
 800109c:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 80010a0:	f6a3 13d5 	subw	r3, r3, #2517	; 0x9d5
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	021b      	lsls	r3, r3, #8
 80010a8:	b21a      	sxth	r2, r3
 80010aa:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 80010ae:	f6a3 13d6 	subw	r3, r3, #2518	; 0x9d6
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	b21b      	sxth	r3, r3
 80010b6:	4313      	orrs	r3, r2
 80010b8:	f8a7 39aa 	strh.w	r3, [r7, #2474]	; 0x9aa

	  	//float mag_x = magX *LSM303AGR_M_SENSITIVITY_XY_1_3Ga;
	  	float mag_x = magX* sens;
 80010bc:	f9b7 39aa 	ldrsh.w	r3, [r7, #2474]	; 0x9aa
 80010c0:	ee07 3a90 	vmov	s15, r3
 80010c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010c8:	f607 13ac 	addw	r3, r7, #2476	; 0x9ac
 80010cc:	ed93 7a00 	vldr	s14, [r3]
 80010d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d4:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 80010d8:	edc3 7a00 	vstr	s15, [r3]


	  	//int8_t magYm = 0x00;
	  	uint8_t magYm;
	  	HAL_I2C_Mem_Read(&hi2c1,MAG_READ, 0x6B, 1, &magYm, 1, 1000);
 80010dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010e0:	9302      	str	r3, [sp, #8]
 80010e2:	2301      	movs	r3, #1
 80010e4:	9301      	str	r3, [sp, #4]
 80010e6:	f107 0309 	add.w	r3, r7, #9
 80010ea:	9300      	str	r3, [sp, #0]
 80010ec:	2301      	movs	r3, #1
 80010ee:	226b      	movs	r2, #107	; 0x6b
 80010f0:	213c      	movs	r1, #60	; 0x3c
 80010f2:	4868      	ldr	r0, [pc, #416]	; (8001294 <main+0x34c>)
 80010f4:	f002 ffcc 	bl	8004090 <HAL_I2C_Mem_Read>
	  	//int8_t magYl = 0x00;
	  	uint8_t magYl;
	  	HAL_I2C_Mem_Read(&hi2c1,MAG_READ, 0x6A, 1, &magYl, 1, 1000);
 80010f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010fc:	9302      	str	r3, [sp, #8]
 80010fe:	2301      	movs	r3, #1
 8001100:	9301      	str	r3, [sp, #4]
 8001102:	f107 0308 	add.w	r3, r7, #8
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	2301      	movs	r3, #1
 800110a:	226a      	movs	r2, #106	; 0x6a
 800110c:	213c      	movs	r1, #60	; 0x3c
 800110e:	4861      	ldr	r0, [pc, #388]	; (8001294 <main+0x34c>)
 8001110:	f002 ffbe 	bl	8004090 <HAL_I2C_Mem_Read>
	  	int16_t magY = (((magYm << 8) | magYl));
 8001114:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8001118:	f6a3 13d7 	subw	r3, r3, #2519	; 0x9d7
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	021b      	lsls	r3, r3, #8
 8001120:	b21a      	sxth	r2, r3
 8001122:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8001126:	f6a3 13d8 	subw	r3, r3, #2520	; 0x9d8
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	b21b      	sxth	r3, r3
 800112e:	4313      	orrs	r3, r2
 8001130:	f8a7 39a2 	strh.w	r3, [r7, #2466]	; 0x9a2

	  	//float mag_y = magY * LSM303AGR_M_SENSITIVITY_XY_1_3Ga;
	  	float mag_y = magY* sens;
 8001134:	f9b7 39a2 	ldrsh.w	r3, [r7, #2466]	; 0x9a2
 8001138:	ee07 3a90 	vmov	s15, r3
 800113c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001140:	f607 13ac 	addw	r3, r7, #2476	; 0x9ac
 8001144:	ed93 7a00 	vldr	s14, [r3]
 8001148:	ee67 7a27 	vmul.f32	s15, s14, s15
 800114c:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 8001150:	edc3 7a00 	vstr	s15, [r3]

	  	//int8_t magZm = 0x00;
	  	uint8_t magZm;
	  	HAL_I2C_Mem_Read(&hi2c1,MAG_READ, 0x6D, 1, &magZm, 1, 1000);
 8001154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001158:	9302      	str	r3, [sp, #8]
 800115a:	2301      	movs	r3, #1
 800115c:	9301      	str	r3, [sp, #4]
 800115e:	1dfb      	adds	r3, r7, #7
 8001160:	9300      	str	r3, [sp, #0]
 8001162:	2301      	movs	r3, #1
 8001164:	226d      	movs	r2, #109	; 0x6d
 8001166:	213c      	movs	r1, #60	; 0x3c
 8001168:	484a      	ldr	r0, [pc, #296]	; (8001294 <main+0x34c>)
 800116a:	f002 ff91 	bl	8004090 <HAL_I2C_Mem_Read>
	  	//int8_t magZl = 0x00;
	  	uint8_t magZl;
	  	HAL_I2C_Mem_Read(&hi2c1,MAG_READ, 0x6C, 1, &magZl, 1, 1000);
 800116e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001172:	9302      	str	r3, [sp, #8]
 8001174:	2301      	movs	r3, #1
 8001176:	9301      	str	r3, [sp, #4]
 8001178:	1dbb      	adds	r3, r7, #6
 800117a:	9300      	str	r3, [sp, #0]
 800117c:	2301      	movs	r3, #1
 800117e:	226c      	movs	r2, #108	; 0x6c
 8001180:	213c      	movs	r1, #60	; 0x3c
 8001182:	4844      	ldr	r0, [pc, #272]	; (8001294 <main+0x34c>)
 8001184:	f002 ff84 	bl	8004090 <HAL_I2C_Mem_Read>
	  	int16_t magZ = (((magZm << 8) | magZl));
 8001188:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 800118c:	f6a3 13d9 	subw	r3, r3, #2521	; 0x9d9
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	021b      	lsls	r3, r3, #8
 8001194:	b21a      	sxth	r2, r3
 8001196:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 800119a:	f6a3 13da 	subw	r3, r3, #2522	; 0x9da
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	b21b      	sxth	r3, r3
 80011a2:	4313      	orrs	r3, r2
 80011a4:	f8a7 399a 	strh.w	r3, [r7, #2458]	; 0x99a

	  	//float mag_z = magZ * LSM303AGR_M_SENSITIVITY_Z_1_3Ga;
	  	float mag_z = magZ * sens;
 80011a8:	f9b7 399a 	ldrsh.w	r3, [r7, #2458]	; 0x99a
 80011ac:	ee07 3a90 	vmov	s15, r3
 80011b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011b4:	f607 13ac 	addw	r3, r7, #2476	; 0x9ac
 80011b8:	ed93 7a00 	vldr	s14, [r3]
 80011bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011c0:	f607 1394 	addw	r3, r7, #2452	; 0x994
 80011c4:	edc3 7a00 	vstr	s15, [r3]

	  	//CONVERTING TO DEGREES

	  	double degrees, y_on_x;
	  	double pi = 3.14159;
 80011c8:	a32f      	add	r3, pc, #188	; (adr r3, 8001288 <main+0x340>)
 80011ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ce:	f607 1188 	addw	r1, r7, #2440	; 0x988
 80011d2:	e9c1 2300 	strd	r2, r3, [r1]
	  			if(mag_x != 0 && mag_y != 0){
 80011d6:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 80011da:	edd3 7a00 	vldr	s15, [r3]
 80011de:	eef5 7a40 	vcmp.f32	s15, #0.0
 80011e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e6:	f000 81b3 	beq.w	8001550 <main+0x608>
 80011ea:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 80011ee:	edd3 7a00 	vldr	s15, [r3]
 80011f2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80011f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fa:	f000 81a9 	beq.w	8001550 <main+0x608>

	  	  				//determining which quadrant the mag is facing
	  	  				if(mag_x > 0 && mag_y > 0){
 80011fe:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 8001202:	edd3 7a00 	vldr	s15, [r3]
 8001206:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800120a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800120e:	dd61      	ble.n	80012d4 <main+0x38c>
 8001210:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 8001214:	edd3 7a00 	vldr	s15, [r3]
 8001218:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800121c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001220:	dd58      	ble.n	80012d4 <main+0x38c>
	  	  					y_on_x = (mag_y/mag_x);
 8001222:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 8001226:	ed93 7a00 	vldr	s14, [r3]
 800122a:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 800122e:	edd3 7a00 	vldr	s15, [r3]
 8001232:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001236:	ee16 0a90 	vmov	r0, s13
 800123a:	f7ff f985 	bl	8000548 <__aeabi_f2d>
 800123e:	4602      	mov	r2, r0
 8001240:	460b      	mov	r3, r1
 8001242:	f507 6118 	add.w	r1, r7, #2432	; 0x980
 8001246:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					degrees = atan(y_on_x)*(180/pi);
 800124a:	f507 6318 	add.w	r3, r7, #2432	; 0x980
 800124e:	ed93 0b00 	vldr	d0, [r3]
 8001252:	f008 fb81 	bl	8009958 <atan>
 8001256:	ec55 4b10 	vmov	r4, r5, d0
 800125a:	f607 1388 	addw	r3, r7, #2440	; 0x988
 800125e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001262:	f04f 0000 	mov.w	r0, #0
 8001266:	490c      	ldr	r1, [pc, #48]	; (8001298 <main+0x350>)
 8001268:	f7ff faf0 	bl	800084c <__aeabi_ddiv>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4620      	mov	r0, r4
 8001272:	4629      	mov	r1, r5
 8001274:	f7ff f9c0 	bl	80005f8 <__aeabi_dmul>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001280:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					while(degrees >= 360){
 8001284:	e019      	b.n	80012ba <main+0x372>
 8001286:	bf00      	nop
 8001288:	f01b866e 	.word	0xf01b866e
 800128c:	400921f9 	.word	0x400921f9
 8001290:	08009ce8 	.word	0x08009ce8
 8001294:	200001fc 	.word	0x200001fc
 8001298:	40668000 	.word	0x40668000
	  	  						degrees = degrees - 360;
 800129c:	f04f 0200 	mov.w	r2, #0
 80012a0:	4bc7      	ldr	r3, [pc, #796]	; (80015c0 <main+0x678>)
 80012a2:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 80012a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012aa:	f7fe ffed 	bl	8000288 <__aeabi_dsub>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 80012b6:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					while(degrees >= 360){
 80012ba:	f04f 0200 	mov.w	r2, #0
 80012be:	4bc0      	ldr	r3, [pc, #768]	; (80015c0 <main+0x678>)
 80012c0:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 80012c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012c8:	f7ff fc1c 	bl	8000b04 <__aeabi_dcmpge>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d1e4      	bne.n	800129c <main+0x354>
	  	  				if(mag_x > 0 && mag_y > 0){
 80012d2:	e13c      	b.n	800154e <main+0x606>
	  	  					}
	  	  				}
	  	  				else if (mag_x < 0 && mag_y > 0){
 80012d4:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 80012d8:	edd3 7a00 	vldr	s15, [r3]
 80012dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e4:	d55f      	bpl.n	80013a6 <main+0x45e>
 80012e6:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 80012ea:	edd3 7a00 	vldr	s15, [r3]
 80012ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f6:	dd56      	ble.n	80013a6 <main+0x45e>
	  	  					y_on_x = (mag_y/mag_x);
 80012f8:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 80012fc:	ed93 7a00 	vldr	s14, [r3]
 8001300:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 8001304:	edd3 7a00 	vldr	s15, [r3]
 8001308:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800130c:	ee16 0a90 	vmov	r0, s13
 8001310:	f7ff f91a 	bl	8000548 <__aeabi_f2d>
 8001314:	4602      	mov	r2, r0
 8001316:	460b      	mov	r3, r1
 8001318:	f507 6118 	add.w	r1, r7, #2432	; 0x980
 800131c:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					degrees = atan(y_on_x)*(180/pi) + 180;
 8001320:	f507 6318 	add.w	r3, r7, #2432	; 0x980
 8001324:	ed93 0b00 	vldr	d0, [r3]
 8001328:	f008 fb16 	bl	8009958 <atan>
 800132c:	ec55 4b10 	vmov	r4, r5, d0
 8001330:	f607 1388 	addw	r3, r7, #2440	; 0x988
 8001334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001338:	f04f 0000 	mov.w	r0, #0
 800133c:	49a1      	ldr	r1, [pc, #644]	; (80015c4 <main+0x67c>)
 800133e:	f7ff fa85 	bl	800084c <__aeabi_ddiv>
 8001342:	4602      	mov	r2, r0
 8001344:	460b      	mov	r3, r1
 8001346:	4620      	mov	r0, r4
 8001348:	4629      	mov	r1, r5
 800134a:	f7ff f955 	bl	80005f8 <__aeabi_dmul>
 800134e:	4602      	mov	r2, r0
 8001350:	460b      	mov	r3, r1
 8001352:	4610      	mov	r0, r2
 8001354:	4619      	mov	r1, r3
 8001356:	f04f 0200 	mov.w	r2, #0
 800135a:	4b9a      	ldr	r3, [pc, #616]	; (80015c4 <main+0x67c>)
 800135c:	f7fe ff96 	bl	800028c <__adddf3>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001368:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					while(degrees >= 360){
 800136c:	e00e      	b.n	800138c <main+0x444>
	  	  						degrees = degrees - 360;
 800136e:	f04f 0200 	mov.w	r2, #0
 8001372:	4b93      	ldr	r3, [pc, #588]	; (80015c0 <main+0x678>)
 8001374:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001378:	e9d1 0100 	ldrd	r0, r1, [r1]
 800137c:	f7fe ff84 	bl	8000288 <__aeabi_dsub>
 8001380:	4602      	mov	r2, r0
 8001382:	460b      	mov	r3, r1
 8001384:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001388:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					while(degrees >= 360){
 800138c:	f04f 0200 	mov.w	r2, #0
 8001390:	4b8b      	ldr	r3, [pc, #556]	; (80015c0 <main+0x678>)
 8001392:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001396:	e9d1 0100 	ldrd	r0, r1, [r1]
 800139a:	f7ff fbb3 	bl	8000b04 <__aeabi_dcmpge>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d1e4      	bne.n	800136e <main+0x426>
	  	  				else if (mag_x < 0 && mag_y > 0){
 80013a4:	e0d3      	b.n	800154e <main+0x606>
	  	  					}
	  	  				}
	  	  				else if (mag_x < 0 && mag_y < 0){
 80013a6:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 80013aa:	edd3 7a00 	vldr	s15, [r3]
 80013ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013b6:	d55f      	bpl.n	8001478 <main+0x530>
 80013b8:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 80013bc:	edd3 7a00 	vldr	s15, [r3]
 80013c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c8:	d556      	bpl.n	8001478 <main+0x530>
	  	  					y_on_x = (mag_y/mag_x);
 80013ca:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 80013ce:	ed93 7a00 	vldr	s14, [r3]
 80013d2:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 80013d6:	edd3 7a00 	vldr	s15, [r3]
 80013da:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80013de:	ee16 0a90 	vmov	r0, s13
 80013e2:	f7ff f8b1 	bl	8000548 <__aeabi_f2d>
 80013e6:	4602      	mov	r2, r0
 80013e8:	460b      	mov	r3, r1
 80013ea:	f507 6118 	add.w	r1, r7, #2432	; 0x980
 80013ee:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					degrees = atan(y_on_x)*(180/pi) + 180;
 80013f2:	f507 6318 	add.w	r3, r7, #2432	; 0x980
 80013f6:	ed93 0b00 	vldr	d0, [r3]
 80013fa:	f008 faad 	bl	8009958 <atan>
 80013fe:	ec55 4b10 	vmov	r4, r5, d0
 8001402:	f607 1388 	addw	r3, r7, #2440	; 0x988
 8001406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800140a:	f04f 0000 	mov.w	r0, #0
 800140e:	496d      	ldr	r1, [pc, #436]	; (80015c4 <main+0x67c>)
 8001410:	f7ff fa1c 	bl	800084c <__aeabi_ddiv>
 8001414:	4602      	mov	r2, r0
 8001416:	460b      	mov	r3, r1
 8001418:	4620      	mov	r0, r4
 800141a:	4629      	mov	r1, r5
 800141c:	f7ff f8ec 	bl	80005f8 <__aeabi_dmul>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	4610      	mov	r0, r2
 8001426:	4619      	mov	r1, r3
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	4b65      	ldr	r3, [pc, #404]	; (80015c4 <main+0x67c>)
 800142e:	f7fe ff2d 	bl	800028c <__adddf3>
 8001432:	4602      	mov	r2, r0
 8001434:	460b      	mov	r3, r1
 8001436:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 800143a:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					while(degrees >= 360){
 800143e:	e00e      	b.n	800145e <main+0x516>
	  	  						degrees = degrees - 360;
 8001440:	f04f 0200 	mov.w	r2, #0
 8001444:	4b5e      	ldr	r3, [pc, #376]	; (80015c0 <main+0x678>)
 8001446:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 800144a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800144e:	f7fe ff1b 	bl	8000288 <__aeabi_dsub>
 8001452:	4602      	mov	r2, r0
 8001454:	460b      	mov	r3, r1
 8001456:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 800145a:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					while(degrees >= 360){
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	4b57      	ldr	r3, [pc, #348]	; (80015c0 <main+0x678>)
 8001464:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001468:	e9d1 0100 	ldrd	r0, r1, [r1]
 800146c:	f7ff fb4a 	bl	8000b04 <__aeabi_dcmpge>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1e4      	bne.n	8001440 <main+0x4f8>
	  	  				else if (mag_x < 0 && mag_y < 0){
 8001476:	e06a      	b.n	800154e <main+0x606>
	  	  					}
	  	  				}
	  	  				else if (mag_x > 0 && mag_y < 0){
 8001478:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 800147c:	edd3 7a00 	vldr	s15, [r3]
 8001480:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001488:	dc00      	bgt.n	800148c <main+0x544>
	  	  				if(mag_x > 0 && mag_y > 0){
 800148a:	e0d3      	b.n	8001634 <main+0x6ec>
	  	  				else if (mag_x > 0 && mag_y < 0){
 800148c:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 8001490:	edd3 7a00 	vldr	s15, [r3]
 8001494:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149c:	d400      	bmi.n	80014a0 <main+0x558>
	  	  				if(mag_x > 0 && mag_y > 0){
 800149e:	e0c9      	b.n	8001634 <main+0x6ec>
	  	  					y_on_x = (mag_y/mag_x);
 80014a0:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 80014a4:	ed93 7a00 	vldr	s14, [r3]
 80014a8:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 80014ac:	edd3 7a00 	vldr	s15, [r3]
 80014b0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80014b4:	ee16 0a90 	vmov	r0, s13
 80014b8:	f7ff f846 	bl	8000548 <__aeabi_f2d>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	f507 6118 	add.w	r1, r7, #2432	; 0x980
 80014c4:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					degrees = atan(y_on_x)*(180/pi) + 360;
 80014c8:	f507 6318 	add.w	r3, r7, #2432	; 0x980
 80014cc:	ed93 0b00 	vldr	d0, [r3]
 80014d0:	f008 fa42 	bl	8009958 <atan>
 80014d4:	ec55 4b10 	vmov	r4, r5, d0
 80014d8:	f607 1388 	addw	r3, r7, #2440	; 0x988
 80014dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e0:	f04f 0000 	mov.w	r0, #0
 80014e4:	4937      	ldr	r1, [pc, #220]	; (80015c4 <main+0x67c>)
 80014e6:	f7ff f9b1 	bl	800084c <__aeabi_ddiv>
 80014ea:	4602      	mov	r2, r0
 80014ec:	460b      	mov	r3, r1
 80014ee:	4620      	mov	r0, r4
 80014f0:	4629      	mov	r1, r5
 80014f2:	f7ff f881 	bl	80005f8 <__aeabi_dmul>
 80014f6:	4602      	mov	r2, r0
 80014f8:	460b      	mov	r3, r1
 80014fa:	4610      	mov	r0, r2
 80014fc:	4619      	mov	r1, r3
 80014fe:	f04f 0200 	mov.w	r2, #0
 8001502:	4b2f      	ldr	r3, [pc, #188]	; (80015c0 <main+0x678>)
 8001504:	f7fe fec2 	bl	800028c <__adddf3>
 8001508:	4602      	mov	r2, r0
 800150a:	460b      	mov	r3, r1
 800150c:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001510:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					while(degrees >= 360){
 8001514:	e00e      	b.n	8001534 <main+0x5ec>
	  	  						degrees = degrees - 360;
 8001516:	f04f 0200 	mov.w	r2, #0
 800151a:	4b29      	ldr	r3, [pc, #164]	; (80015c0 <main+0x678>)
 800151c:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001520:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001524:	f7fe feb0 	bl	8000288 <__aeabi_dsub>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001530:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					while(degrees >= 360){
 8001534:	f04f 0200 	mov.w	r2, #0
 8001538:	4b21      	ldr	r3, [pc, #132]	; (80015c0 <main+0x678>)
 800153a:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 800153e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001542:	f7ff fadf 	bl	8000b04 <__aeabi_dcmpge>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d1e4      	bne.n	8001516 <main+0x5ce>
	  	  				if(mag_x > 0 && mag_y > 0){
 800154c:	e072      	b.n	8001634 <main+0x6ec>
 800154e:	e071      	b.n	8001634 <main+0x6ec>
	  	  				else{

	  	  				}

	  	  			}
	  	  			else if(mag_x == 0 && mag_y > 0){
 8001550:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 8001554:	edd3 7a00 	vldr	s15, [r3]
 8001558:	eef5 7a40 	vcmp.f32	s15, #0.0
 800155c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001560:	d110      	bne.n	8001584 <main+0x63c>
 8001562:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 8001566:	edd3 7a00 	vldr	s15, [r3]
 800156a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800156e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001572:	dd07      	ble.n	8001584 <main+0x63c>
	  	  				degrees = 90;
 8001574:	f04f 0200 	mov.w	r2, #0
 8001578:	4b13      	ldr	r3, [pc, #76]	; (80015c8 <main+0x680>)
 800157a:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 800157e:	e9c1 2300 	strd	r2, r3, [r1]
 8001582:	e057      	b.n	8001634 <main+0x6ec>
	  	  			}
	  	  			else if(mag_x == 0 && mag_y < 0){
 8001584:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 8001588:	edd3 7a00 	vldr	s15, [r3]
 800158c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001594:	d11a      	bne.n	80015cc <main+0x684>
 8001596:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 800159a:	edd3 7a00 	vldr	s15, [r3]
 800159e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a6:	d511      	bpl.n	80015cc <main+0x684>
	  	  				degrees = 270;
 80015a8:	a303      	add	r3, pc, #12	; (adr r3, 80015b8 <main+0x670>)
 80015aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ae:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 80015b2:	e9c1 2300 	strd	r2, r3, [r1]
 80015b6:	e03d      	b.n	8001634 <main+0x6ec>
 80015b8:	00000000 	.word	0x00000000
 80015bc:	4070e000 	.word	0x4070e000
 80015c0:	40768000 	.word	0x40768000
 80015c4:	40668000 	.word	0x40668000
 80015c8:	40568000 	.word	0x40568000
	  	  			}
	  	  			else if(mag_y == 0 && mag_x > 0){
 80015cc:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 80015d0:	edd3 7a00 	vldr	s15, [r3]
 80015d4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80015d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015dc:	d111      	bne.n	8001602 <main+0x6ba>
 80015de:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 80015e2:	edd3 7a00 	vldr	s15, [r3]
 80015e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ee:	dd08      	ble.n	8001602 <main+0x6ba>
	  	  				degrees = 0;
 80015f0:	f04f 0200 	mov.w	r2, #0
 80015f4:	f04f 0300 	mov.w	r3, #0
 80015f8:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 80015fc:	e9c1 2300 	strd	r2, r3, [r1]
 8001600:	e018      	b.n	8001634 <main+0x6ec>
	  	  			}
	  	  			else if (mag_y == 0 && mag_x < 0){
 8001602:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 8001606:	edd3 7a00 	vldr	s15, [r3]
 800160a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800160e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001612:	d10f      	bne.n	8001634 <main+0x6ec>
 8001614:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 8001618:	edd3 7a00 	vldr	s15, [r3]
 800161c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001624:	d506      	bpl.n	8001634 <main+0x6ec>
	  	  				degrees = 180;
 8001626:	f04f 0200 	mov.w	r2, #0
 800162a:	4bcb      	ldr	r3, [pc, #812]	; (8001958 <main+0xa10>)
 800162c:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001630:	e9c1 2300 	strd	r2, r3, [r1]
	  	  			}


	  	  			//AVERAGING
	  	  			if (array[ARRAY_SIZE - 1] == 0){
 8001634:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8001638:	f5a3 631b 	sub.w	r3, r3, #2480	; 0x9b0
 800163c:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8001640:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001648:	d115      	bne.n	8001676 <main+0x72e>
	  	  				array[count] = degrees;
 800164a:	f607 13c8 	addw	r3, r7, #2504	; 0x9c8
 800164e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001652:	f7ff faa9 	bl	8000ba8 <__aeabi_d2f>
 8001656:	4601      	mov	r1, r0
 8001658:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 800165c:	f5a3 621b 	sub.w	r2, r3, #2480	; 0x9b0
 8001660:	f8d7 39d8 	ldr.w	r3, [r7, #2520]	; 0x9d8
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	4413      	add	r3, r2
 8001668:	6019      	str	r1, [r3, #0]
	  	  				count ++;
 800166a:	f8d7 39d8 	ldr.w	r3, [r7, #2520]	; 0x9d8
 800166e:	3301      	adds	r3, #1
 8001670:	f8c7 39d8 	str.w	r3, [r7, #2520]	; 0x9d8
 8001674:	e084      	b.n	8001780 <main+0x838>

	  	  			}
	  	  			else{
	  	  				//shuffle the array
	  	  				shuffleArray(array, degrees);
 8001676:	f607 13c8 	addw	r3, r7, #2504	; 0x9c8
 800167a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800167e:	f7ff fa93 	bl	8000ba8 <__aeabi_d2f>
 8001682:	4602      	mov	r2, r0
 8001684:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001688:	ee00 2a10 	vmov	s0, r2
 800168c:	4618      	mov	r0, r3
 800168e:	f7ff fc0b 	bl	8000ea8 <shuffleArray>

	  	  				sum = 0;
 8001692:	f04f 0300 	mov.w	r3, #0
 8001696:	f607 12d4 	addw	r2, r7, #2516	; 0x9d4
 800169a:	6013      	str	r3, [r2, #0]
	  	  				for(int i = 0; i < ARRAY_SIZE; i ++){
 800169c:	2300      	movs	r3, #0
 800169e:	f8c7 39c4 	str.w	r3, [r7, #2500]	; 0x9c4
 80016a2:	e018      	b.n	80016d6 <main+0x78e>
	  	  					sum += array[i];
 80016a4:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 80016a8:	f5a3 621b 	sub.w	r2, r3, #2480	; 0x9b0
 80016ac:	f8d7 39c4 	ldr.w	r3, [r7, #2500]	; 0x9c4
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	4413      	add	r3, r2
 80016b4:	edd3 7a00 	vldr	s15, [r3]
 80016b8:	f607 13d4 	addw	r3, r7, #2516	; 0x9d4
 80016bc:	ed93 7a00 	vldr	s14, [r3]
 80016c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016c4:	f607 13d4 	addw	r3, r7, #2516	; 0x9d4
 80016c8:	edc3 7a00 	vstr	s15, [r3]
	  	  				for(int i = 0; i < ARRAY_SIZE; i ++){
 80016cc:	f8d7 39c4 	ldr.w	r3, [r7, #2500]	; 0x9c4
 80016d0:	3301      	adds	r3, #1
 80016d2:	f8c7 39c4 	str.w	r3, [r7, #2500]	; 0x9c4
 80016d6:	f8d7 39c4 	ldr.w	r3, [r7, #2500]	; 0x9c4
 80016da:	2b1d      	cmp	r3, #29
 80016dc:	dde2      	ble.n	80016a4 <main+0x75c>
	  	  				}

	  	  				average = (sum/ARRAY_SIZE);
 80016de:	f607 13d4 	addw	r3, r7, #2516	; 0x9d4
 80016e2:	ed93 7a00 	vldr	s14, [r3]
 80016e6:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 80016ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016ee:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80016f2:	edc3 7a00 	vstr	s15, [r3]

	  	  				sprintf(buffer1, "%.2f, %.2f, ", array[0], array[ARRAY_SIZE - 1]);
 80016f6:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 80016fa:	f5a3 631b 	sub.w	r3, r3, #2480	; 0x9b0
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4618      	mov	r0, r3
 8001702:	f7fe ff21 	bl	8000548 <__aeabi_f2d>
 8001706:	4604      	mov	r4, r0
 8001708:	460d      	mov	r5, r1
 800170a:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 800170e:	f5a3 631b 	sub.w	r3, r3, #2480	; 0x9b0
 8001712:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe ff17 	bl	8000548 <__aeabi_f2d>
 800171a:	4602      	mov	r2, r0
 800171c:	460b      	mov	r3, r1
 800171e:	f507 60aa 	add.w	r0, r7, #1360	; 0x550
 8001722:	e9cd 2300 	strd	r2, r3, [sp]
 8001726:	4622      	mov	r2, r4
 8001728:	462b      	mov	r3, r5
 800172a:	498c      	ldr	r1, [pc, #560]	; (800195c <main+0xa14>)
 800172c:	f005 fe9c 	bl	8007468 <siprintf>
	  	  				HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
 8001730:	f507 63aa 	add.w	r3, r7, #1360	; 0x550
 8001734:	4618      	mov	r0, r3
 8001736:	f7fe fd4b 	bl	80001d0 <strlen>
 800173a:	4603      	mov	r3, r0
 800173c:	b29a      	uxth	r2, r3
 800173e:	f507 61aa 	add.w	r1, r7, #1360	; 0x550
 8001742:	f04f 33ff 	mov.w	r3, #4294967295
 8001746:	4886      	ldr	r0, [pc, #536]	; (8001960 <main+0xa18>)
 8001748:	f004 fd7e 	bl	8006248 <HAL_UART_Transmit>

	  	  				sprintf(buffer1, "%.2f, ", average);
 800174c:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 8001750:	6818      	ldr	r0, [r3, #0]
 8001752:	f7fe fef9 	bl	8000548 <__aeabi_f2d>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	f507 60aa 	add.w	r0, r7, #1360	; 0x550
 800175e:	4981      	ldr	r1, [pc, #516]	; (8001964 <main+0xa1c>)
 8001760:	f005 fe82 	bl	8007468 <siprintf>
	  	  				HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
 8001764:	f507 63aa 	add.w	r3, r7, #1360	; 0x550
 8001768:	4618      	mov	r0, r3
 800176a:	f7fe fd31 	bl	80001d0 <strlen>
 800176e:	4603      	mov	r3, r0
 8001770:	b29a      	uxth	r2, r3
 8001772:	f507 61aa 	add.w	r1, r7, #1360	; 0x550
 8001776:	f04f 33ff 	mov.w	r3, #4294967295
 800177a:	4879      	ldr	r0, [pc, #484]	; (8001960 <main+0xa18>)
 800177c:	f004 fd64 	bl	8006248 <HAL_UART_Transmit>
	  	  			}

	  	  			sprintf(buffer1, "%d\r\n", solution);
 8001780:	f507 63aa 	add.w	r3, r7, #1360	; 0x550
 8001784:	f8d7 29b4 	ldr.w	r2, [r7, #2484]	; 0x9b4
 8001788:	4977      	ldr	r1, [pc, #476]	; (8001968 <main+0xa20>)
 800178a:	4618      	mov	r0, r3
 800178c:	f005 fe6c 	bl	8007468 <siprintf>
	  	  			HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
 8001790:	f507 63aa 	add.w	r3, r7, #1360	; 0x550
 8001794:	4618      	mov	r0, r3
 8001796:	f7fe fd1b 	bl	80001d0 <strlen>
 800179a:	4603      	mov	r3, r0
 800179c:	b29a      	uxth	r2, r3
 800179e:	f507 61aa 	add.w	r1, r7, #1360	; 0x550
 80017a2:	f04f 33ff 	mov.w	r3, #4294967295
 80017a6:	486e      	ldr	r0, [pc, #440]	; (8001960 <main+0xa18>)
 80017a8:	f004 fd4e 	bl	8006248 <HAL_UART_Transmit>

	  	  			//LED DISPLAY
	  	  			//first sort into one of 8 categories
	  	  			if(average > 67.5 && average < 112.5 && solution == 1){
 80017ac:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80017b0:	edd3 7a00 	vldr	s15, [r3]
 80017b4:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800196c <main+0xa24>
 80017b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c0:	dd12      	ble.n	80017e8 <main+0x8a0>
 80017c2:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80017c6:	edd3 7a00 	vldr	s15, [r3]
 80017ca:	ed9f 7a70 	vldr	s14, [pc, #448]	; 800198c <main+0xa44>
 80017ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d6:	d507      	bpl.n	80017e8 <main+0x8a0>
 80017d8:	f8d7 39b4 	ldr.w	r3, [r7, #2484]	; 0x9b4
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d103      	bne.n	80017e8 <main+0x8a0>
	  	  				turnOnLED(1);
 80017e0:	2001      	movs	r0, #1
 80017e2:	f7ff fb87 	bl	8000ef4 <turnOnLED>
	  	  				break;
 80017e6:	e118      	b.n	8001a1a <main+0xad2>
	  	  			}
	  	  			else if (average > 22.5 && average < 67.5 && solution == 2){
 80017e8:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80017ec:	edd3 7a00 	vldr	s15, [r3]
 80017f0:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8001970 <main+0xa28>
 80017f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fc:	dd12      	ble.n	8001824 <main+0x8dc>
 80017fe:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 8001802:	edd3 7a00 	vldr	s15, [r3]
 8001806:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800196c <main+0xa24>
 800180a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800180e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001812:	d507      	bpl.n	8001824 <main+0x8dc>
 8001814:	f8d7 39b4 	ldr.w	r3, [r7, #2484]	; 0x9b4
 8001818:	2b02      	cmp	r3, #2
 800181a:	d103      	bne.n	8001824 <main+0x8dc>
	  	  				turnOnLED(2);
 800181c:	2002      	movs	r0, #2
 800181e:	f7ff fb69 	bl	8000ef4 <turnOnLED>
	  	  				break;
 8001822:	e0fa      	b.n	8001a1a <main+0xad2>
	  	  			}
	  	  			else if (((degrees < 360 && degrees > 337.5) || (degrees > 0 && degrees < 22.5)) && solution == 3){ //something weird for 0 - 360
 8001824:	f04f 0200 	mov.w	r2, #0
 8001828:	4b52      	ldr	r3, [pc, #328]	; (8001974 <main+0xa2c>)
 800182a:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 800182e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001832:	f7ff f953 	bl	8000adc <__aeabi_dcmplt>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d00b      	beq.n	8001854 <main+0x90c>
 800183c:	a344      	add	r3, pc, #272	; (adr r3, 8001950 <main+0xa08>)
 800183e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001842:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001846:	e9d1 0100 	ldrd	r0, r1, [r1]
 800184a:	f7ff f965 	bl	8000b18 <__aeabi_dcmpgt>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d118      	bne.n	8001886 <main+0x93e>
 8001854:	f04f 0200 	mov.w	r2, #0
 8001858:	f04f 0300 	mov.w	r3, #0
 800185c:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001860:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001864:	f7ff f958 	bl	8000b18 <__aeabi_dcmpgt>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d013      	beq.n	8001896 <main+0x94e>
 800186e:	f04f 0200 	mov.w	r2, #0
 8001872:	4b41      	ldr	r3, [pc, #260]	; (8001978 <main+0xa30>)
 8001874:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001878:	e9d1 0100 	ldrd	r0, r1, [r1]
 800187c:	f7ff f92e 	bl	8000adc <__aeabi_dcmplt>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d007      	beq.n	8001896 <main+0x94e>
 8001886:	f8d7 39b4 	ldr.w	r3, [r7, #2484]	; 0x9b4
 800188a:	2b03      	cmp	r3, #3
 800188c:	d103      	bne.n	8001896 <main+0x94e>
	  	  				turnOnLED(3);
 800188e:	2003      	movs	r0, #3
 8001890:	f7ff fb30 	bl	8000ef4 <turnOnLED>
	  	  				break;
 8001894:	e0c1      	b.n	8001a1a <main+0xad2>
	  	  			}
	  	  			else if (average > 292.5 && average < 337.5 && solution == 4){
 8001896:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 800189a:	edd3 7a00 	vldr	s15, [r3]
 800189e:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800197c <main+0xa34>
 80018a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018aa:	dd12      	ble.n	80018d2 <main+0x98a>
 80018ac:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80018b0:	edd3 7a00 	vldr	s15, [r3]
 80018b4:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8001980 <main+0xa38>
 80018b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c0:	d507      	bpl.n	80018d2 <main+0x98a>
 80018c2:	f8d7 39b4 	ldr.w	r3, [r7, #2484]	; 0x9b4
 80018c6:	2b04      	cmp	r3, #4
 80018c8:	d103      	bne.n	80018d2 <main+0x98a>
	  	  				turnOnLED(4);
 80018ca:	2004      	movs	r0, #4
 80018cc:	f7ff fb12 	bl	8000ef4 <turnOnLED>
	  	  				break;
 80018d0:	e0a3      	b.n	8001a1a <main+0xad2>
	  	  			}
	  	  			else if (average > 247.5 && average < 292.5 && solution == 5){
 80018d2:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80018d6:	edd3 7a00 	vldr	s15, [r3]
 80018da:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001984 <main+0xa3c>
 80018de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e6:	dd12      	ble.n	800190e <main+0x9c6>
 80018e8:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80018ec:	edd3 7a00 	vldr	s15, [r3]
 80018f0:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800197c <main+0xa34>
 80018f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018fc:	d507      	bpl.n	800190e <main+0x9c6>
 80018fe:	f8d7 39b4 	ldr.w	r3, [r7, #2484]	; 0x9b4
 8001902:	2b05      	cmp	r3, #5
 8001904:	d103      	bne.n	800190e <main+0x9c6>
	  	  				turnOnLED(5);
 8001906:	2005      	movs	r0, #5
 8001908:	f7ff faf4 	bl	8000ef4 <turnOnLED>
	  	  				break;
 800190c:	e085      	b.n	8001a1a <main+0xad2>
	  	  			}
	  	  			else if (average > 202.5 && average < 247.5 && solution == 6){
 800190e:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 8001912:	edd3 7a00 	vldr	s15, [r3]
 8001916:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8001988 <main+0xa40>
 800191a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800191e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001922:	dd37      	ble.n	8001994 <main+0xa4c>
 8001924:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 8001928:	edd3 7a00 	vldr	s15, [r3]
 800192c:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001984 <main+0xa3c>
 8001930:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001938:	d52c      	bpl.n	8001994 <main+0xa4c>
 800193a:	f8d7 39b4 	ldr.w	r3, [r7, #2484]	; 0x9b4
 800193e:	2b06      	cmp	r3, #6
 8001940:	d128      	bne.n	8001994 <main+0xa4c>
	  	  				turnOnLED(6);
 8001942:	2006      	movs	r0, #6
 8001944:	f7ff fad6 	bl	8000ef4 <turnOnLED>
	  	  				break;
 8001948:	e067      	b.n	8001a1a <main+0xad2>
 800194a:	bf00      	nop
 800194c:	f3af 8000 	nop.w
 8001950:	00000000 	.word	0x00000000
 8001954:	40751800 	.word	0x40751800
 8001958:	40668000 	.word	0x40668000
 800195c:	08009cc8 	.word	0x08009cc8
 8001960:	20000250 	.word	0x20000250
 8001964:	08009cd8 	.word	0x08009cd8
 8001968:	08009ce0 	.word	0x08009ce0
 800196c:	42870000 	.word	0x42870000
 8001970:	41b40000 	.word	0x41b40000
 8001974:	40768000 	.word	0x40768000
 8001978:	40368000 	.word	0x40368000
 800197c:	43924000 	.word	0x43924000
 8001980:	43a8c000 	.word	0x43a8c000
 8001984:	43778000 	.word	0x43778000
 8001988:	434a8000 	.word	0x434a8000
 800198c:	42e10000 	.word	0x42e10000
 8001990:	431d8000 	.word	0x431d8000
	  	  			}
	  	  			else if (average > 157.5 && average < 202.5 && solution == 7){
 8001994:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 8001998:	edd3 7a00 	vldr	s15, [r3]
 800199c:	ed1f 7a04 	vldr	s14, [pc, #-16]	; 8001990 <main+0xa48>
 80019a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a8:	dd12      	ble.n	80019d0 <main+0xa88>
 80019aa:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80019ae:	edd3 7a00 	vldr	s15, [r3]
 80019b2:	ed1f 7a0b 	vldr	s14, [pc, #-44]	; 8001988 <main+0xa40>
 80019b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019be:	d507      	bpl.n	80019d0 <main+0xa88>
 80019c0:	f8d7 39b4 	ldr.w	r3, [r7, #2484]	; 0x9b4
 80019c4:	2b07      	cmp	r3, #7
 80019c6:	d103      	bne.n	80019d0 <main+0xa88>
	  	  				turnOnLED(7);
 80019c8:	2007      	movs	r0, #7
 80019ca:	f7ff fa93 	bl	8000ef4 <turnOnLED>
	  	  				break;
 80019ce:	e024      	b.n	8001a1a <main+0xad2>
	  	  			}
	  	  			else if (average > 112.5 && average < 157.5 && solution == 0){
 80019d0:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80019d4:	edd3 7a00 	vldr	s15, [r3]
 80019d8:	ed1f 7a14 	vldr	s14, [pc, #-80]	; 800198c <main+0xa44>
 80019dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019e4:	dd12      	ble.n	8001a0c <main+0xac4>
 80019e6:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80019ea:	edd3 7a00 	vldr	s15, [r3]
 80019ee:	ed1f 7a18 	vldr	s14, [pc, #-96]	; 8001990 <main+0xa48>
 80019f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fa:	d507      	bpl.n	8001a0c <main+0xac4>
 80019fc:	f8d7 39b4 	ldr.w	r3, [r7, #2484]	; 0x9b4
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d103      	bne.n	8001a0c <main+0xac4>
	  	  				turnOnLED(0);
 8001a04:	2000      	movs	r0, #0
 8001a06:	f7ff fa75 	bl	8000ef4 <turnOnLED>
	  	  				break;
 8001a0a:	e006      	b.n	8001a1a <main+0xad2>
	  	  			}
	  	  			else{
	  	  				//turn on all LED's
	  	  				turnOnAll();
 8001a0c:	f7ff fa8c 	bl	8000f28 <turnOnAll>

	  	  			}

	  	  			HAL_Delay(100);
 8001a10:	2064      	movs	r0, #100	; 0x64
 8001a12:	f000 fcf1 	bl	80023f8 <HAL_Delay>
  while (1){
 8001a16:	f7ff bb20 	b.w	800105a <main+0x112>
  // END MAGNETOMETER LOOP


  // START ADC LOOP
  // calibrate ADC1
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	484a      	ldr	r0, [pc, #296]	; (8001b48 <main+0xc00>)
 8001a1e:	f001 f94a 	bl	8002cb6 <HAL_ADCEx_Calibration_Start>

  // while the system is still searching for solutions
  int ADC_Solutions[8] = {0,0,0,0,0,0,0,0};
 8001a22:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8001a26:	f6a3 13d4 	subw	r3, r3, #2516	; 0x9d4
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	2320      	movs	r3, #32
 8001a2e:	461a      	mov	r2, r3
 8001a30:	2100      	movs	r1, #0
 8001a32:	f005 f8a7 	bl	8006b84 <memset>
  ADC_Solutions[solution] = 1;
 8001a36:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8001a3a:	f6a3 13d4 	subw	r3, r3, #2516	; 0x9d4
 8001a3e:	f8d7 29b4 	ldr.w	r2, [r7, #2484]	; 0x9b4
 8001a42:	2101      	movs	r1, #1
 8001a44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  int SolCounter = 0;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	f8c7 39c0 	str.w	r3, [r7, #2496]	; 0x9c0
  while (SolCounter < 1){
 8001a4e:	e073      	b.n	8001b38 <main+0xbf0>
	// Poll each LED in sequence
	for (int i = 0; i < 8; i++){
 8001a50:	2300      	movs	r3, #0
 8001a52:	f8c7 39bc 	str.w	r3, [r7, #2492]	; 0x9bc
 8001a56:	e040      	b.n	8001ada <main+0xb92>
		LDRChannels[i]();
 8001a58:	f8d7 39bc 	ldr.w	r3, [r7, #2492]	; 0x9bc
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	f503 631e 	add.w	r3, r3, #2528	; 0x9e0
 8001a62:	443b      	add	r3, r7
 8001a64:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8001a68:	4798      	blx	r3
		HAL_ADC_Start(&hadc1);
 8001a6a:	4837      	ldr	r0, [pc, #220]	; (8001b48 <main+0xc00>)
 8001a6c:	f000 fec8 	bl	8002800 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 1000);
 8001a70:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001a74:	4834      	ldr	r0, [pc, #208]	; (8001b48 <main+0xc00>)
 8001a76:	f001 f80f 	bl	8002a98 <HAL_ADC_PollForConversion>
		int ADC_val = HAL_ADC_GetValue(&hadc1);
 8001a7a:	4833      	ldr	r0, [pc, #204]	; (8001b48 <main+0xc00>)
 8001a7c:	f001 f90e 	bl	8002c9c <HAL_ADC_GetValue>
 8001a80:	4603      	mov	r3, r0
 8001a82:	f8c7 397c 	str.w	r3, [r7, #2428]	; 0x97c
		HAL_ADC_Stop(&hadc1);
 8001a86:	4830      	ldr	r0, [pc, #192]	; (8001b48 <main+0xc00>)
 8001a88:	f000 ffd0 	bl	8002a2c <HAL_ADC_Stop>

		// read the value from ADC, full range is 12 bits
		uint8_t scale = ADC_val / (0xfff / 8);  // divide the scale into 8 even partitions (for 8 leds)
 8001a8c:	f8d7 397c 	ldr.w	r3, [r7, #2428]	; 0x97c
 8001a90:	4a2e      	ldr	r2, [pc, #184]	; (8001b4c <main+0xc04>)
 8001a92:	fb82 1203 	smull	r1, r2, r2, r3
 8001a96:	441a      	add	r2, r3
 8001a98:	1212      	asrs	r2, r2, #8
 8001a9a:	17db      	asrs	r3, r3, #31
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	f887 397b 	strb.w	r3, [r7, #2427]	; 0x97b

		// Mark LED to be triggered
		if (scale > 3) {
 8001aa2:	f897 397b 	ldrb.w	r3, [r7, #2427]	; 0x97b
 8001aa6:	2b03      	cmp	r3, #3
 8001aa8:	d909      	bls.n	8001abe <main+0xb76>
			LDRs[i] = 1;
 8001aaa:	f8d7 39bc 	ldr.w	r3, [r7, #2492]	; 0x9bc
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	f503 631e 	add.w	r3, r3, #2528	; 0x9e0
 8001ab4:	443b      	add	r3, r7
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	f843 2ca8 	str.w	r2, [r3, #-168]
 8001abc:	e008      	b.n	8001ad0 <main+0xb88>
		} else {
			LDRs[i] = 0;
 8001abe:	f8d7 39bc 	ldr.w	r3, [r7, #2492]	; 0x9bc
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	f503 631e 	add.w	r3, r3, #2528	; 0x9e0
 8001ac8:	443b      	add	r3, r7
 8001aca:	2200      	movs	r2, #0
 8001acc:	f843 2ca8 	str.w	r2, [r3, #-168]
	for (int i = 0; i < 8; i++){
 8001ad0:	f8d7 39bc 	ldr.w	r3, [r7, #2492]	; 0x9bc
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	f8c7 39bc 	str.w	r3, [r7, #2492]	; 0x9bc
 8001ada:	f8d7 39bc 	ldr.w	r3, [r7, #2492]	; 0x9bc
 8001ade:	2b07      	cmp	r3, #7
 8001ae0:	ddba      	ble.n	8001a58 <main+0xb10>
		}
	}

	// Check if solution is a match+
	for (int i = 0; i <= 8; i++){
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	f8c7 39b8 	str.w	r3, [r7, #2488]	; 0x9b8
 8001ae8:	e022      	b.n	8001b30 <main+0xbe8>
		if (i == 8){
 8001aea:	f8d7 39b8 	ldr.w	r3, [r7, #2488]	; 0x9b8
 8001aee:	2b08      	cmp	r3, #8
 8001af0:	d105      	bne.n	8001afe <main+0xbb6>
			SolCounter++;
 8001af2:	f8d7 39c0 	ldr.w	r3, [r7, #2496]	; 0x9c0
 8001af6:	3301      	adds	r3, #1
 8001af8:	f8c7 39c0 	str.w	r3, [r7, #2496]	; 0x9c0
 8001afc:	e013      	b.n	8001b26 <main+0xbde>
		}
		else if (LDRs[i] == ADC_Solutions[i]){
 8001afe:	f8d7 39b8 	ldr.w	r3, [r7, #2488]	; 0x9b8
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	f503 631e 	add.w	r3, r3, #2528	; 0x9e0
 8001b08:	443b      	add	r3, r7
 8001b0a:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8001b0e:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8001b12:	f6a3 13d4 	subw	r3, r3, #2516	; 0x9d4
 8001b16:	f8d7 19b8 	ldr.w	r1, [r7, #2488]	; 0x9b8
 8001b1a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d000      	beq.n	8001b24 <main+0xbdc>
			continue;
		} else{
			break;
 8001b22:	e009      	b.n	8001b38 <main+0xbf0>
			continue;
 8001b24:	bf00      	nop
	for (int i = 0; i <= 8; i++){
 8001b26:	f8d7 39b8 	ldr.w	r3, [r7, #2488]	; 0x9b8
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	f8c7 39b8 	str.w	r3, [r7, #2488]	; 0x9b8
 8001b30:	f8d7 39b8 	ldr.w	r3, [r7, #2488]	; 0x9b8
 8001b34:	2b08      	cmp	r3, #8
 8001b36:	ddd8      	ble.n	8001aea <main+0xba2>
  while (SolCounter < 1){
 8001b38:	f8d7 39c0 	ldr.w	r3, [r7, #2496]	; 0x9c0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	dd87      	ble.n	8001a50 <main+0xb08>
		}
	}
  }

  // Send Serial Code to core STM32 discovery board. - TEMP
  turnOnAll();
 8001b40:	f7ff f9f2 	bl	8000f28 <turnOnAll>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b44:	e7fe      	b.n	8001b44 <main+0xbfc>
 8001b46:	bf00      	nop
 8001b48:	200002d8 	.word	0x200002d8
 8001b4c:	80402011 	.word	0x80402011

08001b50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b09e      	sub	sp, #120	; 0x78
 8001b54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b56:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001b5a:	2228      	movs	r2, #40	; 0x28
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f005 f810 	bl	8006b84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b64:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	605a      	str	r2, [r3, #4]
 8001b6e:	609a      	str	r2, [r3, #8]
 8001b70:	60da      	str	r2, [r3, #12]
 8001b72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b74:	463b      	mov	r3, r7
 8001b76:	223c      	movs	r2, #60	; 0x3c
 8001b78:	2100      	movs	r1, #0
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f005 f802 	bl	8006b84 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8001b80:	2303      	movs	r3, #3
 8001b82:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001b84:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001b88:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b92:	2310      	movs	r3, #16
 8001b94:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b96:	2302      	movs	r3, #2
 8001b98:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b9e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001ba0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001ba4:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ba6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001baa:	4618      	mov	r0, r3
 8001bac:	f002 feda 	bl	8004964 <HAL_RCC_OscConfig>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001bb6:	f000 f96b 	bl	8001e90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bba:	230f      	movs	r3, #15
 8001bbc:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001bd0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001bd4:	2101      	movs	r1, #1
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f003 ff02 	bl	80059e0 <HAL_RCC_ClockConfig>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001be2:	f000 f955 	bl	8001e90 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8001be6:	23a1      	movs	r3, #161	; 0xa1
 8001be8:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001bea:	2300      	movs	r3, #0
 8001bec:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001bee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bf2:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bf8:	463b      	mov	r3, r7
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f004 f926 	bl	8005e4c <HAL_RCCEx_PeriphCLKConfig>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8001c06:	f000 f943 	bl	8001e90 <Error_Handler>
  }
}
 8001c0a:	bf00      	nop
 8001c0c:	3778      	adds	r7, #120	; 0x78
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
	...

08001c14 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001c1a:	1d3b      	adds	r3, r7, #4
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001c24:	4b22      	ldr	r3, [pc, #136]	; (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c26:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001c2a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001c2c:	4b20      	ldr	r3, [pc, #128]	; (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c32:	4b1f      	ldr	r3, [pc, #124]	; (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001c38:	4b1d      	ldr	r3, [pc, #116]	; (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001c3e:	4b1c      	ldr	r3, [pc, #112]	; (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c40:	2201      	movs	r2, #1
 8001c42:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c44:	4b1a      	ldr	r3, [pc, #104]	; (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c4c:	4b18      	ldr	r3, [pc, #96]	; (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c52:	4b17      	ldr	r3, [pc, #92]	; (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c54:	2201      	movs	r2, #1
 8001c56:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c58:	4b15      	ldr	r3, [pc, #84]	; (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001c5e:	4b14      	ldr	r3, [pc, #80]	; (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c60:	2201      	movs	r2, #1
 8001c62:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001c64:	4b12      	ldr	r3, [pc, #72]	; (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c6c:	4b10      	ldr	r3, [pc, #64]	; (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c6e:	2204      	movs	r2, #4
 8001c70:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001c72:	4b0f      	ldr	r3, [pc, #60]	; (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001c78:	4b0d      	ldr	r3, [pc, #52]	; (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c7e:	480c      	ldr	r0, [pc, #48]	; (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c80:	f000 fbde 	bl	8002440 <HAL_ADC_Init>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_ADC1_Init+0x7a>
  {
    Error_Handler();
 8001c8a:	f000 f901 	bl	8001e90 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001c92:	1d3b      	adds	r3, r7, #4
 8001c94:	4619      	mov	r1, r3
 8001c96:	4806      	ldr	r0, [pc, #24]	; (8001cb0 <MX_ADC1_Init+0x9c>)
 8001c98:	f001 fb6c 	bl	8003374 <HAL_ADCEx_MultiModeConfigChannel>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001ca2:	f000 f8f5 	bl	8001e90 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ca6:	bf00      	nop
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	200002d8 	.word	0x200002d8

08001cb4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001cb8:	4b1b      	ldr	r3, [pc, #108]	; (8001d28 <MX_I2C1_Init+0x74>)
 8001cba:	4a1c      	ldr	r2, [pc, #112]	; (8001d2c <MX_I2C1_Init+0x78>)
 8001cbc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001cbe:	4b1a      	ldr	r3, [pc, #104]	; (8001d28 <MX_I2C1_Init+0x74>)
 8001cc0:	4a1b      	ldr	r2, [pc, #108]	; (8001d30 <MX_I2C1_Init+0x7c>)
 8001cc2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001cc4:	4b18      	ldr	r3, [pc, #96]	; (8001d28 <MX_I2C1_Init+0x74>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cca:	4b17      	ldr	r3, [pc, #92]	; (8001d28 <MX_I2C1_Init+0x74>)
 8001ccc:	2201      	movs	r2, #1
 8001cce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cd0:	4b15      	ldr	r3, [pc, #84]	; (8001d28 <MX_I2C1_Init+0x74>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001cd6:	4b14      	ldr	r3, [pc, #80]	; (8001d28 <MX_I2C1_Init+0x74>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001cdc:	4b12      	ldr	r3, [pc, #72]	; (8001d28 <MX_I2C1_Init+0x74>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ce2:	4b11      	ldr	r3, [pc, #68]	; (8001d28 <MX_I2C1_Init+0x74>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ce8:	4b0f      	ldr	r3, [pc, #60]	; (8001d28 <MX_I2C1_Init+0x74>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cee:	480e      	ldr	r0, [pc, #56]	; (8001d28 <MX_I2C1_Init+0x74>)
 8001cf0:	f002 f82a 	bl	8003d48 <HAL_I2C_Init>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001cfa:	f000 f8c9 	bl	8001e90 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001cfe:	2100      	movs	r1, #0
 8001d00:	4809      	ldr	r0, [pc, #36]	; (8001d28 <MX_I2C1_Init+0x74>)
 8001d02:	f002 fd97 	bl	8004834 <HAL_I2CEx_ConfigAnalogFilter>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001d0c:	f000 f8c0 	bl	8001e90 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001d10:	2100      	movs	r1, #0
 8001d12:	4805      	ldr	r0, [pc, #20]	; (8001d28 <MX_I2C1_Init+0x74>)
 8001d14:	f002 fdd9 	bl	80048ca <HAL_I2CEx_ConfigDigitalFilter>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001d1e:	f000 f8b7 	bl	8001e90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	200001fc 	.word	0x200001fc
 8001d2c:	40005400 	.word	0x40005400
 8001d30:	2000090e 	.word	0x2000090e

08001d34 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d38:	4b14      	ldr	r3, [pc, #80]	; (8001d8c <MX_USART1_UART_Init+0x58>)
 8001d3a:	4a15      	ldr	r2, [pc, #84]	; (8001d90 <MX_USART1_UART_Init+0x5c>)
 8001d3c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d3e:	4b13      	ldr	r3, [pc, #76]	; (8001d8c <MX_USART1_UART_Init+0x58>)
 8001d40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d44:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d46:	4b11      	ldr	r3, [pc, #68]	; (8001d8c <MX_USART1_UART_Init+0x58>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d4c:	4b0f      	ldr	r3, [pc, #60]	; (8001d8c <MX_USART1_UART_Init+0x58>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d52:	4b0e      	ldr	r3, [pc, #56]	; (8001d8c <MX_USART1_UART_Init+0x58>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d58:	4b0c      	ldr	r3, [pc, #48]	; (8001d8c <MX_USART1_UART_Init+0x58>)
 8001d5a:	220c      	movs	r2, #12
 8001d5c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d5e:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <MX_USART1_UART_Init+0x58>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d64:	4b09      	ldr	r3, [pc, #36]	; (8001d8c <MX_USART1_UART_Init+0x58>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d6a:	4b08      	ldr	r3, [pc, #32]	; (8001d8c <MX_USART1_UART_Init+0x58>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d70:	4b06      	ldr	r3, [pc, #24]	; (8001d8c <MX_USART1_UART_Init+0x58>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d76:	4805      	ldr	r0, [pc, #20]	; (8001d8c <MX_USART1_UART_Init+0x58>)
 8001d78:	f004 fa18 	bl	80061ac <HAL_UART_Init>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001d82:	f000 f885 	bl	8001e90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d86:	bf00      	nop
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000250 	.word	0x20000250
 8001d90:	40013800 	.word	0x40013800

08001d94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b08a      	sub	sp, #40	; 0x28
 8001d98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d9a:	f107 0314 	add.w	r3, r7, #20
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]
 8001da2:	605a      	str	r2, [r3, #4]
 8001da4:	609a      	str	r2, [r3, #8]
 8001da6:	60da      	str	r2, [r3, #12]
 8001da8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001daa:	4b37      	ldr	r3, [pc, #220]	; (8001e88 <MX_GPIO_Init+0xf4>)
 8001dac:	695b      	ldr	r3, [r3, #20]
 8001dae:	4a36      	ldr	r2, [pc, #216]	; (8001e88 <MX_GPIO_Init+0xf4>)
 8001db0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001db4:	6153      	str	r3, [r2, #20]
 8001db6:	4b34      	ldr	r3, [pc, #208]	; (8001e88 <MX_GPIO_Init+0xf4>)
 8001db8:	695b      	ldr	r3, [r3, #20]
 8001dba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dbe:	613b      	str	r3, [r7, #16]
 8001dc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dc2:	4b31      	ldr	r3, [pc, #196]	; (8001e88 <MX_GPIO_Init+0xf4>)
 8001dc4:	695b      	ldr	r3, [r3, #20]
 8001dc6:	4a30      	ldr	r2, [pc, #192]	; (8001e88 <MX_GPIO_Init+0xf4>)
 8001dc8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001dcc:	6153      	str	r3, [r2, #20]
 8001dce:	4b2e      	ldr	r3, [pc, #184]	; (8001e88 <MX_GPIO_Init+0xf4>)
 8001dd0:	695b      	ldr	r3, [r3, #20]
 8001dd2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001dda:	4b2b      	ldr	r3, [pc, #172]	; (8001e88 <MX_GPIO_Init+0xf4>)
 8001ddc:	695b      	ldr	r3, [r3, #20]
 8001dde:	4a2a      	ldr	r2, [pc, #168]	; (8001e88 <MX_GPIO_Init+0xf4>)
 8001de0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001de4:	6153      	str	r3, [r2, #20]
 8001de6:	4b28      	ldr	r3, [pc, #160]	; (8001e88 <MX_GPIO_Init+0xf4>)
 8001de8:	695b      	ldr	r3, [r3, #20]
 8001dea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dee:	60bb      	str	r3, [r7, #8]
 8001df0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df2:	4b25      	ldr	r3, [pc, #148]	; (8001e88 <MX_GPIO_Init+0xf4>)
 8001df4:	695b      	ldr	r3, [r3, #20]
 8001df6:	4a24      	ldr	r2, [pc, #144]	; (8001e88 <MX_GPIO_Init+0xf4>)
 8001df8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dfc:	6153      	str	r3, [r2, #20]
 8001dfe:	4b22      	ldr	r3, [pc, #136]	; (8001e88 <MX_GPIO_Init+0xf4>)
 8001e00:	695b      	ldr	r3, [r3, #20]
 8001e02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e06:	607b      	str	r3, [r7, #4]
 8001e08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e0a:	4b1f      	ldr	r3, [pc, #124]	; (8001e88 <MX_GPIO_Init+0xf4>)
 8001e0c:	695b      	ldr	r3, [r3, #20]
 8001e0e:	4a1e      	ldr	r2, [pc, #120]	; (8001e88 <MX_GPIO_Init+0xf4>)
 8001e10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e14:	6153      	str	r3, [r2, #20]
 8001e16:	4b1c      	ldr	r3, [pc, #112]	; (8001e88 <MX_GPIO_Init+0xf4>)
 8001e18:	695b      	ldr	r3, [r3, #20]
 8001e1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e1e:	603b      	str	r3, [r7, #0]
 8001e20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001e22:	2200      	movs	r2, #0
 8001e24:	f64f 7108 	movw	r1, #65288	; 0xff08
 8001e28:	4818      	ldr	r0, [pc, #96]	; (8001e8c <MX_GPIO_Init+0xf8>)
 8001e2a:	f001 ff75 	bl	8003d18 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8001e2e:	2337      	movs	r3, #55	; 0x37
 8001e30:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001e32:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001e36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e3c:	f107 0314 	add.w	r3, r7, #20
 8001e40:	4619      	mov	r1, r3
 8001e42:	4812      	ldr	r0, [pc, #72]	; (8001e8c <MX_GPIO_Init+0xf8>)
 8001e44:	f001 fdee 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001e48:	f64f 7308 	movw	r3, #65288	; 0xff08
 8001e4c:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e52:	2300      	movs	r3, #0
 8001e54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e56:	2300      	movs	r3, #0
 8001e58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e5a:	f107 0314 	add.w	r3, r7, #20
 8001e5e:	4619      	mov	r1, r3
 8001e60:	480a      	ldr	r0, [pc, #40]	; (8001e8c <MX_GPIO_Init+0xf8>)
 8001e62:	f001 fddf 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001e66:	2301      	movs	r3, #1
 8001e68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e72:	f107 0314 	add.w	r3, r7, #20
 8001e76:	4619      	mov	r1, r3
 8001e78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e7c:	f001 fdd2 	bl	8003a24 <HAL_GPIO_Init>

}
 8001e80:	bf00      	nop
 8001e82:	3728      	adds	r7, #40	; 0x28
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	48001000 	.word	0x48001000

08001e90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e94:	b672      	cpsid	i
}
 8001e96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e98:	e7fe      	b.n	8001e98 <Error_Handler+0x8>
	...

08001e9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ea2:	4b0f      	ldr	r3, [pc, #60]	; (8001ee0 <HAL_MspInit+0x44>)
 8001ea4:	699b      	ldr	r3, [r3, #24]
 8001ea6:	4a0e      	ldr	r2, [pc, #56]	; (8001ee0 <HAL_MspInit+0x44>)
 8001ea8:	f043 0301 	orr.w	r3, r3, #1
 8001eac:	6193      	str	r3, [r2, #24]
 8001eae:	4b0c      	ldr	r3, [pc, #48]	; (8001ee0 <HAL_MspInit+0x44>)
 8001eb0:	699b      	ldr	r3, [r3, #24]
 8001eb2:	f003 0301 	and.w	r3, r3, #1
 8001eb6:	607b      	str	r3, [r7, #4]
 8001eb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eba:	4b09      	ldr	r3, [pc, #36]	; (8001ee0 <HAL_MspInit+0x44>)
 8001ebc:	69db      	ldr	r3, [r3, #28]
 8001ebe:	4a08      	ldr	r2, [pc, #32]	; (8001ee0 <HAL_MspInit+0x44>)
 8001ec0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ec4:	61d3      	str	r3, [r2, #28]
 8001ec6:	4b06      	ldr	r3, [pc, #24]	; (8001ee0 <HAL_MspInit+0x44>)
 8001ec8:	69db      	ldr	r3, [r3, #28]
 8001eca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ece:	603b      	str	r3, [r7, #0]
 8001ed0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ed2:	2007      	movs	r0, #7
 8001ed4:	f001 fd72 	bl	80039bc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ed8:	bf00      	nop
 8001eda:	3708      	adds	r7, #8
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40021000 	.word	0x40021000

08001ee4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b08c      	sub	sp, #48	; 0x30
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eec:	f107 031c 	add.w	r3, r7, #28
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
 8001ef8:	60da      	str	r2, [r3, #12]
 8001efa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f04:	d154      	bne.n	8001fb0 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001f06:	4b2c      	ldr	r3, [pc, #176]	; (8001fb8 <HAL_ADC_MspInit+0xd4>)
 8001f08:	695b      	ldr	r3, [r3, #20]
 8001f0a:	4a2b      	ldr	r2, [pc, #172]	; (8001fb8 <HAL_ADC_MspInit+0xd4>)
 8001f0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f10:	6153      	str	r3, [r2, #20]
 8001f12:	4b29      	ldr	r3, [pc, #164]	; (8001fb8 <HAL_ADC_MspInit+0xd4>)
 8001f14:	695b      	ldr	r3, [r3, #20]
 8001f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f1a:	61bb      	str	r3, [r7, #24]
 8001f1c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f1e:	4b26      	ldr	r3, [pc, #152]	; (8001fb8 <HAL_ADC_MspInit+0xd4>)
 8001f20:	695b      	ldr	r3, [r3, #20]
 8001f22:	4a25      	ldr	r2, [pc, #148]	; (8001fb8 <HAL_ADC_MspInit+0xd4>)
 8001f24:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001f28:	6153      	str	r3, [r2, #20]
 8001f2a:	4b23      	ldr	r3, [pc, #140]	; (8001fb8 <HAL_ADC_MspInit+0xd4>)
 8001f2c:	695b      	ldr	r3, [r3, #20]
 8001f2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f32:	617b      	str	r3, [r7, #20]
 8001f34:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f36:	4b20      	ldr	r3, [pc, #128]	; (8001fb8 <HAL_ADC_MspInit+0xd4>)
 8001f38:	695b      	ldr	r3, [r3, #20]
 8001f3a:	4a1f      	ldr	r2, [pc, #124]	; (8001fb8 <HAL_ADC_MspInit+0xd4>)
 8001f3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f40:	6153      	str	r3, [r2, #20]
 8001f42:	4b1d      	ldr	r3, [pc, #116]	; (8001fb8 <HAL_ADC_MspInit+0xd4>)
 8001f44:	695b      	ldr	r3, [r3, #20]
 8001f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f4a:	613b      	str	r3, [r7, #16]
 8001f4c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f4e:	4b1a      	ldr	r3, [pc, #104]	; (8001fb8 <HAL_ADC_MspInit+0xd4>)
 8001f50:	695b      	ldr	r3, [r3, #20]
 8001f52:	4a19      	ldr	r2, [pc, #100]	; (8001fb8 <HAL_ADC_MspInit+0xd4>)
 8001f54:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f58:	6153      	str	r3, [r2, #20]
 8001f5a:	4b17      	ldr	r3, [pc, #92]	; (8001fb8 <HAL_ADC_MspInit+0xd4>)
 8001f5c:	695b      	ldr	r3, [r3, #20]
 8001f5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    PF4     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001f66:	230f      	movs	r3, #15
 8001f68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f72:	f107 031c 	add.w	r3, r7, #28
 8001f76:	4619      	mov	r1, r3
 8001f78:	4810      	ldr	r0, [pc, #64]	; (8001fbc <HAL_ADC_MspInit+0xd8>)
 8001f7a:	f001 fd53 	bl	8003a24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001f7e:	230e      	movs	r3, #14
 8001f80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f82:	2303      	movs	r3, #3
 8001f84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f86:	2300      	movs	r3, #0
 8001f88:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f8a:	f107 031c 	add.w	r3, r7, #28
 8001f8e:	4619      	mov	r1, r3
 8001f90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f94:	f001 fd46 	bl	8003a24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f98:	2310      	movs	r3, #16
 8001f9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001fa4:	f107 031c 	add.w	r3, r7, #28
 8001fa8:	4619      	mov	r1, r3
 8001faa:	4805      	ldr	r0, [pc, #20]	; (8001fc0 <HAL_ADC_MspInit+0xdc>)
 8001fac:	f001 fd3a 	bl	8003a24 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001fb0:	bf00      	nop
 8001fb2:	3730      	adds	r7, #48	; 0x30
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	48000800 	.word	0x48000800
 8001fc0:	48001400 	.word	0x48001400

08001fc4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b08a      	sub	sp, #40	; 0x28
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fcc:	f107 0314 	add.w	r3, r7, #20
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]
 8001fd4:	605a      	str	r2, [r3, #4]
 8001fd6:	609a      	str	r2, [r3, #8]
 8001fd8:	60da      	str	r2, [r3, #12]
 8001fda:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a17      	ldr	r2, [pc, #92]	; (8002040 <HAL_I2C_MspInit+0x7c>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d127      	bne.n	8002036 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fe6:	4b17      	ldr	r3, [pc, #92]	; (8002044 <HAL_I2C_MspInit+0x80>)
 8001fe8:	695b      	ldr	r3, [r3, #20]
 8001fea:	4a16      	ldr	r2, [pc, #88]	; (8002044 <HAL_I2C_MspInit+0x80>)
 8001fec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ff0:	6153      	str	r3, [r2, #20]
 8001ff2:	4b14      	ldr	r3, [pc, #80]	; (8002044 <HAL_I2C_MspInit+0x80>)
 8001ff4:	695b      	ldr	r3, [r3, #20]
 8001ff6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ffa:	613b      	str	r3, [r7, #16]
 8001ffc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001ffe:	23c0      	movs	r3, #192	; 0xc0
 8002000:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002002:	2312      	movs	r3, #18
 8002004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002006:	2301      	movs	r3, #1
 8002008:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800200a:	2303      	movs	r3, #3
 800200c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800200e:	2304      	movs	r3, #4
 8002010:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002012:	f107 0314 	add.w	r3, r7, #20
 8002016:	4619      	mov	r1, r3
 8002018:	480b      	ldr	r0, [pc, #44]	; (8002048 <HAL_I2C_MspInit+0x84>)
 800201a:	f001 fd03 	bl	8003a24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800201e:	4b09      	ldr	r3, [pc, #36]	; (8002044 <HAL_I2C_MspInit+0x80>)
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	4a08      	ldr	r2, [pc, #32]	; (8002044 <HAL_I2C_MspInit+0x80>)
 8002024:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002028:	61d3      	str	r3, [r2, #28]
 800202a:	4b06      	ldr	r3, [pc, #24]	; (8002044 <HAL_I2C_MspInit+0x80>)
 800202c:	69db      	ldr	r3, [r3, #28]
 800202e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002032:	60fb      	str	r3, [r7, #12]
 8002034:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002036:	bf00      	nop
 8002038:	3728      	adds	r7, #40	; 0x28
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40005400 	.word	0x40005400
 8002044:	40021000 	.word	0x40021000
 8002048:	48000400 	.word	0x48000400

0800204c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b08a      	sub	sp, #40	; 0x28
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002054:	f107 0314 	add.w	r3, r7, #20
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	605a      	str	r2, [r3, #4]
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	60da      	str	r2, [r3, #12]
 8002062:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a17      	ldr	r2, [pc, #92]	; (80020c8 <HAL_UART_MspInit+0x7c>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d127      	bne.n	80020be <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800206e:	4b17      	ldr	r3, [pc, #92]	; (80020cc <HAL_UART_MspInit+0x80>)
 8002070:	699b      	ldr	r3, [r3, #24]
 8002072:	4a16      	ldr	r2, [pc, #88]	; (80020cc <HAL_UART_MspInit+0x80>)
 8002074:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002078:	6193      	str	r3, [r2, #24]
 800207a:	4b14      	ldr	r3, [pc, #80]	; (80020cc <HAL_UART_MspInit+0x80>)
 800207c:	699b      	ldr	r3, [r3, #24]
 800207e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002082:	613b      	str	r3, [r7, #16]
 8002084:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002086:	4b11      	ldr	r3, [pc, #68]	; (80020cc <HAL_UART_MspInit+0x80>)
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	4a10      	ldr	r2, [pc, #64]	; (80020cc <HAL_UART_MspInit+0x80>)
 800208c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002090:	6153      	str	r3, [r2, #20]
 8002092:	4b0e      	ldr	r3, [pc, #56]	; (80020cc <HAL_UART_MspInit+0x80>)
 8002094:	695b      	ldr	r3, [r3, #20]
 8002096:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800209a:	60fb      	str	r3, [r7, #12]
 800209c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800209e:	2330      	movs	r3, #48	; 0x30
 80020a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a2:	2302      	movs	r3, #2
 80020a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020aa:	2303      	movs	r3, #3
 80020ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020ae:	2307      	movs	r3, #7
 80020b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020b2:	f107 0314 	add.w	r3, r7, #20
 80020b6:	4619      	mov	r1, r3
 80020b8:	4805      	ldr	r0, [pc, #20]	; (80020d0 <HAL_UART_MspInit+0x84>)
 80020ba:	f001 fcb3 	bl	8003a24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80020be:	bf00      	nop
 80020c0:	3728      	adds	r7, #40	; 0x28
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40013800 	.word	0x40013800
 80020cc:	40021000 	.word	0x40021000
 80020d0:	48000800 	.word	0x48000800

080020d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020d8:	e7fe      	b.n	80020d8 <NMI_Handler+0x4>

080020da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020da:	b480      	push	{r7}
 80020dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020de:	e7fe      	b.n	80020de <HardFault_Handler+0x4>

080020e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020e4:	e7fe      	b.n	80020e4 <MemManage_Handler+0x4>

080020e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020e6:	b480      	push	{r7}
 80020e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020ea:	e7fe      	b.n	80020ea <BusFault_Handler+0x4>

080020ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020f0:	e7fe      	b.n	80020f0 <UsageFault_Handler+0x4>

080020f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020f2:	b480      	push	{r7}
 80020f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020f6:	bf00      	nop
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002104:	bf00      	nop
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr

0800210e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800210e:	b480      	push	{r7}
 8002110:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002112:	bf00      	nop
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002120:	f000 f94a 	bl	80023b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002124:	bf00      	nop
 8002126:	bd80      	pop	{r7, pc}

08002128 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  return 1;
 800212c:	2301      	movs	r3, #1
}
 800212e:	4618      	mov	r0, r3
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <_kill>:

int _kill(int pid, int sig)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002142:	f004 fcf5 	bl	8006b30 <__errno>
 8002146:	4603      	mov	r3, r0
 8002148:	2216      	movs	r2, #22
 800214a:	601a      	str	r2, [r3, #0]
  return -1;
 800214c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002150:	4618      	mov	r0, r3
 8002152:	3708      	adds	r7, #8
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <_exit>:

void _exit (int status)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002160:	f04f 31ff 	mov.w	r1, #4294967295
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f7ff ffe7 	bl	8002138 <_kill>
  while (1) {}    /* Make sure we hang here */
 800216a:	e7fe      	b.n	800216a <_exit+0x12>

0800216c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b086      	sub	sp, #24
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002178:	2300      	movs	r3, #0
 800217a:	617b      	str	r3, [r7, #20]
 800217c:	e00a      	b.n	8002194 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800217e:	f3af 8000 	nop.w
 8002182:	4601      	mov	r1, r0
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	1c5a      	adds	r2, r3, #1
 8002188:	60ba      	str	r2, [r7, #8]
 800218a:	b2ca      	uxtb	r2, r1
 800218c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	3301      	adds	r3, #1
 8002192:	617b      	str	r3, [r7, #20]
 8002194:	697a      	ldr	r2, [r7, #20]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	429a      	cmp	r2, r3
 800219a:	dbf0      	blt.n	800217e <_read+0x12>
  }

  return len;
 800219c:	687b      	ldr	r3, [r7, #4]
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3718      	adds	r7, #24
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021a6:	b580      	push	{r7, lr}
 80021a8:	b086      	sub	sp, #24
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	60f8      	str	r0, [r7, #12]
 80021ae:	60b9      	str	r1, [r7, #8]
 80021b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021b2:	2300      	movs	r3, #0
 80021b4:	617b      	str	r3, [r7, #20]
 80021b6:	e009      	b.n	80021cc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	1c5a      	adds	r2, r3, #1
 80021bc:	60ba      	str	r2, [r7, #8]
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	3301      	adds	r3, #1
 80021ca:	617b      	str	r3, [r7, #20]
 80021cc:	697a      	ldr	r2, [r7, #20]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	dbf1      	blt.n	80021b8 <_write+0x12>
  }
  return len;
 80021d4:	687b      	ldr	r3, [r7, #4]
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3718      	adds	r7, #24
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <_close>:

int _close(int file)
{
 80021de:	b480      	push	{r7}
 80021e0:	b083      	sub	sp, #12
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021f6:	b480      	push	{r7}
 80021f8:	b083      	sub	sp, #12
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
 80021fe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002206:	605a      	str	r2, [r3, #4]
  return 0;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	370c      	adds	r7, #12
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr

08002216 <_isatty>:

int _isatty(int file)
{
 8002216:	b480      	push	{r7}
 8002218:	b083      	sub	sp, #12
 800221a:	af00      	add	r7, sp, #0
 800221c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800221e:	2301      	movs	r3, #1
}
 8002220:	4618      	mov	r0, r3
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002238:	2300      	movs	r3, #0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3714      	adds	r7, #20
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
	...

08002248 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b086      	sub	sp, #24
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002250:	4a14      	ldr	r2, [pc, #80]	; (80022a4 <_sbrk+0x5c>)
 8002252:	4b15      	ldr	r3, [pc, #84]	; (80022a8 <_sbrk+0x60>)
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800225c:	4b13      	ldr	r3, [pc, #76]	; (80022ac <_sbrk+0x64>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d102      	bne.n	800226a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002264:	4b11      	ldr	r3, [pc, #68]	; (80022ac <_sbrk+0x64>)
 8002266:	4a12      	ldr	r2, [pc, #72]	; (80022b0 <_sbrk+0x68>)
 8002268:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800226a:	4b10      	ldr	r3, [pc, #64]	; (80022ac <_sbrk+0x64>)
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4413      	add	r3, r2
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	429a      	cmp	r2, r3
 8002276:	d207      	bcs.n	8002288 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002278:	f004 fc5a 	bl	8006b30 <__errno>
 800227c:	4603      	mov	r3, r0
 800227e:	220c      	movs	r2, #12
 8002280:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002282:	f04f 33ff 	mov.w	r3, #4294967295
 8002286:	e009      	b.n	800229c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002288:	4b08      	ldr	r3, [pc, #32]	; (80022ac <_sbrk+0x64>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800228e:	4b07      	ldr	r3, [pc, #28]	; (80022ac <_sbrk+0x64>)
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4413      	add	r3, r2
 8002296:	4a05      	ldr	r2, [pc, #20]	; (80022ac <_sbrk+0x64>)
 8002298:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800229a:	68fb      	ldr	r3, [r7, #12]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3718      	adds	r7, #24
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	2000a000 	.word	0x2000a000
 80022a8:	00000400 	.word	0x00000400
 80022ac:	20000344 	.word	0x20000344
 80022b0:	20000360 	.word	0x20000360

080022b4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022b8:	4b06      	ldr	r3, [pc, #24]	; (80022d4 <SystemInit+0x20>)
 80022ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022be:	4a05      	ldr	r2, [pc, #20]	; (80022d4 <SystemInit+0x20>)
 80022c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022c8:	bf00      	nop
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	e000ed00 	.word	0xe000ed00

080022d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80022d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002310 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80022dc:	f7ff ffea 	bl	80022b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022e0:	480c      	ldr	r0, [pc, #48]	; (8002314 <LoopForever+0x6>)
  ldr r1, =_edata
 80022e2:	490d      	ldr	r1, [pc, #52]	; (8002318 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022e4:	4a0d      	ldr	r2, [pc, #52]	; (800231c <LoopForever+0xe>)
  movs r3, #0
 80022e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022e8:	e002      	b.n	80022f0 <LoopCopyDataInit>

080022ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022ee:	3304      	adds	r3, #4

080022f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022f4:	d3f9      	bcc.n	80022ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022f6:	4a0a      	ldr	r2, [pc, #40]	; (8002320 <LoopForever+0x12>)
  ldr r4, =_ebss
 80022f8:	4c0a      	ldr	r4, [pc, #40]	; (8002324 <LoopForever+0x16>)
  movs r3, #0
 80022fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022fc:	e001      	b.n	8002302 <LoopFillZerobss>

080022fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002300:	3204      	adds	r2, #4

08002302 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002302:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002304:	d3fb      	bcc.n	80022fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002306:	f004 fc19 	bl	8006b3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800230a:	f7fe fe1d 	bl	8000f48 <main>

0800230e <LoopForever>:

LoopForever:
    b LoopForever
 800230e:	e7fe      	b.n	800230e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002310:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8002314:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002318:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 800231c:	0800a168 	.word	0x0800a168
  ldr r2, =_sbss
 8002320:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002324:	2000035c 	.word	0x2000035c

08002328 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002328:	e7fe      	b.n	8002328 <ADC1_2_IRQHandler>
	...

0800232c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002330:	4b08      	ldr	r3, [pc, #32]	; (8002354 <HAL_Init+0x28>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a07      	ldr	r2, [pc, #28]	; (8002354 <HAL_Init+0x28>)
 8002336:	f043 0310 	orr.w	r3, r3, #16
 800233a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800233c:	2003      	movs	r0, #3
 800233e:	f001 fb3d 	bl	80039bc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002342:	2000      	movs	r0, #0
 8002344:	f000 f808 	bl	8002358 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002348:	f7ff fda8 	bl	8001e9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40022000 	.word	0x40022000

08002358 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002360:	4b12      	ldr	r3, [pc, #72]	; (80023ac <HAL_InitTick+0x54>)
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	4b12      	ldr	r3, [pc, #72]	; (80023b0 <HAL_InitTick+0x58>)
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	4619      	mov	r1, r3
 800236a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800236e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002372:	fbb2 f3f3 	udiv	r3, r2, r3
 8002376:	4618      	mov	r0, r3
 8002378:	f001 fb47 	bl	8003a0a <HAL_SYSTICK_Config>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e00e      	b.n	80023a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2b0f      	cmp	r3, #15
 800238a:	d80a      	bhi.n	80023a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800238c:	2200      	movs	r2, #0
 800238e:	6879      	ldr	r1, [r7, #4]
 8002390:	f04f 30ff 	mov.w	r0, #4294967295
 8002394:	f001 fb1d 	bl	80039d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002398:	4a06      	ldr	r2, [pc, #24]	; (80023b4 <HAL_InitTick+0x5c>)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800239e:	2300      	movs	r3, #0
 80023a0:	e000      	b.n	80023a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3708      	adds	r7, #8
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	20000004 	.word	0x20000004
 80023b0:	2000000c 	.word	0x2000000c
 80023b4:	20000008 	.word	0x20000008

080023b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023bc:	4b06      	ldr	r3, [pc, #24]	; (80023d8 <HAL_IncTick+0x20>)
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	461a      	mov	r2, r3
 80023c2:	4b06      	ldr	r3, [pc, #24]	; (80023dc <HAL_IncTick+0x24>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4413      	add	r3, r2
 80023c8:	4a04      	ldr	r2, [pc, #16]	; (80023dc <HAL_IncTick+0x24>)
 80023ca:	6013      	str	r3, [r2, #0]
}
 80023cc:	bf00      	nop
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	2000000c 	.word	0x2000000c
 80023dc:	20000348 	.word	0x20000348

080023e0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  return uwTick;  
 80023e4:	4b03      	ldr	r3, [pc, #12]	; (80023f4 <HAL_GetTick+0x14>)
 80023e6:	681b      	ldr	r3, [r3, #0]
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	20000348 	.word	0x20000348

080023f8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002400:	f7ff ffee 	bl	80023e0 <HAL_GetTick>
 8002404:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002410:	d005      	beq.n	800241e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002412:	4b0a      	ldr	r3, [pc, #40]	; (800243c <HAL_Delay+0x44>)
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	461a      	mov	r2, r3
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	4413      	add	r3, r2
 800241c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800241e:	bf00      	nop
 8002420:	f7ff ffde 	bl	80023e0 <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	68fa      	ldr	r2, [r7, #12]
 800242c:	429a      	cmp	r2, r3
 800242e:	d8f7      	bhi.n	8002420 <HAL_Delay+0x28>
  {
  }
}
 8002430:	bf00      	nop
 8002432:	bf00      	nop
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	2000000c 	.word	0x2000000c

08002440 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b09a      	sub	sp, #104	; 0x68
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002448:	2300      	movs	r3, #0
 800244a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800244e:	2300      	movs	r3, #0
 8002450:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002452:	2300      	movs	r3, #0
 8002454:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d101      	bne.n	8002460 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	e1c9      	b.n	80027f4 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	691b      	ldr	r3, [r3, #16]
 8002464:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246a:	f003 0310 	and.w	r3, r3, #16
 800246e:	2b00      	cmp	r3, #0
 8002470:	d176      	bne.n	8002560 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002476:	2b00      	cmp	r3, #0
 8002478:	d152      	bne.n	8002520 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2200      	movs	r2, #0
 8002484:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2200      	movs	r2, #0
 800248a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2200      	movs	r2, #0
 8002490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f7ff fd25 	bl	8001ee4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d13b      	bne.n	8002520 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f001 f8b9 	bl	8003620 <ADC_Disable>
 80024ae:	4603      	mov	r3, r0
 80024b0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b8:	f003 0310 	and.w	r3, r3, #16
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d12f      	bne.n	8002520 <HAL_ADC_Init+0xe0>
 80024c0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d12b      	bne.n	8002520 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024cc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80024d0:	f023 0302 	bic.w	r3, r3, #2
 80024d4:	f043 0202 	orr.w	r2, r3, #2
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	689a      	ldr	r2, [r3, #8]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80024ea:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	689a      	ldr	r2, [r3, #8]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80024fa:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024fc:	4b86      	ldr	r3, [pc, #536]	; (8002718 <HAL_ADC_Init+0x2d8>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a86      	ldr	r2, [pc, #536]	; (800271c <HAL_ADC_Init+0x2dc>)
 8002502:	fba2 2303 	umull	r2, r3, r2, r3
 8002506:	0c9a      	lsrs	r2, r3, #18
 8002508:	4613      	mov	r3, r2
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	4413      	add	r3, r2
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002512:	e002      	b.n	800251a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	3b01      	subs	r3, #1
 8002518:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d1f9      	bne.n	8002514 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800252a:	2b00      	cmp	r3, #0
 800252c:	d007      	beq.n	800253e <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002538:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800253c:	d110      	bne.n	8002560 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002542:	f023 0312 	bic.w	r3, r3, #18
 8002546:	f043 0210 	orr.w	r2, r3, #16
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002552:	f043 0201 	orr.w	r2, r3, #1
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002564:	f003 0310 	and.w	r3, r3, #16
 8002568:	2b00      	cmp	r3, #0
 800256a:	f040 8136 	bne.w	80027da <HAL_ADC_Init+0x39a>
 800256e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002572:	2b00      	cmp	r3, #0
 8002574:	f040 8131 	bne.w	80027da <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002582:	2b00      	cmp	r3, #0
 8002584:	f040 8129 	bne.w	80027da <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002590:	f043 0202 	orr.w	r2, r3, #2
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025a0:	d004      	beq.n	80025ac <HAL_ADC_Init+0x16c>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a5e      	ldr	r2, [pc, #376]	; (8002720 <HAL_ADC_Init+0x2e0>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d101      	bne.n	80025b0 <HAL_ADC_Init+0x170>
 80025ac:	4b5d      	ldr	r3, [pc, #372]	; (8002724 <HAL_ADC_Init+0x2e4>)
 80025ae:	e000      	b.n	80025b2 <HAL_ADC_Init+0x172>
 80025b0:	4b5d      	ldr	r3, [pc, #372]	; (8002728 <HAL_ADC_Init+0x2e8>)
 80025b2:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025bc:	d102      	bne.n	80025c4 <HAL_ADC_Init+0x184>
 80025be:	4b58      	ldr	r3, [pc, #352]	; (8002720 <HAL_ADC_Init+0x2e0>)
 80025c0:	60fb      	str	r3, [r7, #12]
 80025c2:	e01a      	b.n	80025fa <HAL_ADC_Init+0x1ba>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a55      	ldr	r2, [pc, #340]	; (8002720 <HAL_ADC_Init+0x2e0>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d103      	bne.n	80025d6 <HAL_ADC_Init+0x196>
 80025ce:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80025d2:	60fb      	str	r3, [r7, #12]
 80025d4:	e011      	b.n	80025fa <HAL_ADC_Init+0x1ba>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a54      	ldr	r2, [pc, #336]	; (800272c <HAL_ADC_Init+0x2ec>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d102      	bne.n	80025e6 <HAL_ADC_Init+0x1a6>
 80025e0:	4b53      	ldr	r3, [pc, #332]	; (8002730 <HAL_ADC_Init+0x2f0>)
 80025e2:	60fb      	str	r3, [r7, #12]
 80025e4:	e009      	b.n	80025fa <HAL_ADC_Init+0x1ba>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a51      	ldr	r2, [pc, #324]	; (8002730 <HAL_ADC_Init+0x2f0>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d102      	bne.n	80025f6 <HAL_ADC_Init+0x1b6>
 80025f0:	4b4e      	ldr	r3, [pc, #312]	; (800272c <HAL_ADC_Init+0x2ec>)
 80025f2:	60fb      	str	r3, [r7, #12]
 80025f4:	e001      	b.n	80025fa <HAL_ADC_Init+0x1ba>
 80025f6:	2300      	movs	r3, #0
 80025f8:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f003 0303 	and.w	r3, r3, #3
 8002604:	2b01      	cmp	r3, #1
 8002606:	d108      	bne.n	800261a <HAL_ADC_Init+0x1da>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	2b01      	cmp	r3, #1
 8002614:	d101      	bne.n	800261a <HAL_ADC_Init+0x1da>
 8002616:	2301      	movs	r3, #1
 8002618:	e000      	b.n	800261c <HAL_ADC_Init+0x1dc>
 800261a:	2300      	movs	r3, #0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d11c      	bne.n	800265a <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002620:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002622:	2b00      	cmp	r3, #0
 8002624:	d010      	beq.n	8002648 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f003 0303 	and.w	r3, r3, #3
 800262e:	2b01      	cmp	r3, #1
 8002630:	d107      	bne.n	8002642 <HAL_ADC_Init+0x202>
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0301 	and.w	r3, r3, #1
 800263a:	2b01      	cmp	r3, #1
 800263c:	d101      	bne.n	8002642 <HAL_ADC_Init+0x202>
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <HAL_ADC_Init+0x204>
 8002642:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002644:	2b00      	cmp	r3, #0
 8002646:	d108      	bne.n	800265a <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002648:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	431a      	orrs	r2, r3
 8002656:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002658:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	7e5b      	ldrb	r3, [r3, #25]
 800265e:	035b      	lsls	r3, r3, #13
 8002660:	687a      	ldr	r2, [r7, #4]
 8002662:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002664:	2a01      	cmp	r2, #1
 8002666:	d002      	beq.n	800266e <HAL_ADC_Init+0x22e>
 8002668:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800266c:	e000      	b.n	8002670 <HAL_ADC_Init+0x230>
 800266e:	2200      	movs	r2, #0
 8002670:	431a      	orrs	r2, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	431a      	orrs	r2, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	4313      	orrs	r3, r2
 800267e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002680:	4313      	orrs	r3, r2
 8002682:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f893 3020 	ldrb.w	r3, [r3, #32]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d11b      	bne.n	80026c6 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	7e5b      	ldrb	r3, [r3, #25]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d109      	bne.n	80026aa <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269a:	3b01      	subs	r3, #1
 800269c:	045a      	lsls	r2, r3, #17
 800269e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026a0:	4313      	orrs	r3, r2
 80026a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026a6:	663b      	str	r3, [r7, #96]	; 0x60
 80026a8:	e00d      	b.n	80026c6 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ae:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80026b2:	f043 0220 	orr.w	r2, r3, #32
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026be:	f043 0201 	orr.w	r2, r3, #1
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d03a      	beq.n	8002744 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a16      	ldr	r2, [pc, #88]	; (800272c <HAL_ADC_Init+0x2ec>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d004      	beq.n	80026e2 <HAL_ADC_Init+0x2a2>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a14      	ldr	r2, [pc, #80]	; (8002730 <HAL_ADC_Init+0x2f0>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d128      	bne.n	8002734 <HAL_ADC_Init+0x2f4>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e6:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 80026ea:	d012      	beq.n	8002712 <HAL_ADC_Init+0x2d2>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026f4:	d00a      	beq.n	800270c <HAL_ADC_Init+0x2cc>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026fa:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80026fe:	d002      	beq.n	8002706 <HAL_ADC_Init+0x2c6>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002704:	e018      	b.n	8002738 <HAL_ADC_Init+0x2f8>
 8002706:	f44f 7380 	mov.w	r3, #256	; 0x100
 800270a:	e015      	b.n	8002738 <HAL_ADC_Init+0x2f8>
 800270c:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002710:	e012      	b.n	8002738 <HAL_ADC_Init+0x2f8>
 8002712:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002716:	e00f      	b.n	8002738 <HAL_ADC_Init+0x2f8>
 8002718:	20000004 	.word	0x20000004
 800271c:	431bde83 	.word	0x431bde83
 8002720:	50000100 	.word	0x50000100
 8002724:	50000300 	.word	0x50000300
 8002728:	50000700 	.word	0x50000700
 800272c:	50000400 	.word	0x50000400
 8002730:	50000500 	.word	0x50000500
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800273c:	4313      	orrs	r3, r2
 800273e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002740:	4313      	orrs	r3, r2
 8002742:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f003 030c 	and.w	r3, r3, #12
 800274e:	2b00      	cmp	r3, #0
 8002750:	d114      	bne.n	800277c <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	6812      	ldr	r2, [r2, #0]
 800275c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002760:	f023 0302 	bic.w	r3, r3, #2
 8002764:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	7e1b      	ldrb	r3, [r3, #24]
 800276a:	039a      	lsls	r2, r3, #14
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002772:	005b      	lsls	r3, r3, #1
 8002774:	4313      	orrs	r3, r2
 8002776:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002778:	4313      	orrs	r3, r2
 800277a:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	68da      	ldr	r2, [r3, #12]
 8002782:	4b1e      	ldr	r3, [pc, #120]	; (80027fc <HAL_ADC_Init+0x3bc>)
 8002784:	4013      	ands	r3, r2
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	6812      	ldr	r2, [r2, #0]
 800278a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800278c:	430b      	orrs	r3, r1
 800278e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	691b      	ldr	r3, [r3, #16]
 8002794:	2b01      	cmp	r3, #1
 8002796:	d10c      	bne.n	80027b2 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279e:	f023 010f 	bic.w	r1, r3, #15
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	1e5a      	subs	r2, r3, #1
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	430a      	orrs	r2, r1
 80027ae:	631a      	str	r2, [r3, #48]	; 0x30
 80027b0:	e007      	b.n	80027c2 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f022 020f 	bic.w	r2, r2, #15
 80027c0:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027cc:	f023 0303 	bic.w	r3, r3, #3
 80027d0:	f043 0201 	orr.w	r2, r3, #1
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	641a      	str	r2, [r3, #64]	; 0x40
 80027d8:	e00a      	b.n	80027f0 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	f023 0312 	bic.w	r3, r3, #18
 80027e2:	f043 0210 	orr.w	r2, r3, #16
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80027ea:	2301      	movs	r3, #1
 80027ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80027f0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3768      	adds	r7, #104	; 0x68
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	fff0c007 	.word	0xfff0c007

08002800 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002808:	2300      	movs	r3, #0
 800280a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	f003 0304 	and.w	r3, r3, #4
 8002816:	2b00      	cmp	r3, #0
 8002818:	f040 80f9 	bne.w	8002a0e <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002822:	2b01      	cmp	r3, #1
 8002824:	d101      	bne.n	800282a <HAL_ADC_Start+0x2a>
 8002826:	2302      	movs	r3, #2
 8002828:	e0f4      	b.n	8002a14 <HAL_ADC_Start+0x214>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2201      	movs	r2, #1
 800282e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f000 fe90 	bl	8003558 <ADC_Enable>
 8002838:	4603      	mov	r3, r0
 800283a:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800283c:	7bfb      	ldrb	r3, [r7, #15]
 800283e:	2b00      	cmp	r3, #0
 8002840:	f040 80e0 	bne.w	8002a04 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002848:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800284c:	f023 0301 	bic.w	r3, r3, #1
 8002850:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002860:	d004      	beq.n	800286c <HAL_ADC_Start+0x6c>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a6d      	ldr	r2, [pc, #436]	; (8002a1c <HAL_ADC_Start+0x21c>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d106      	bne.n	800287a <HAL_ADC_Start+0x7a>
 800286c:	4b6c      	ldr	r3, [pc, #432]	; (8002a20 <HAL_ADC_Start+0x220>)
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f003 031f 	and.w	r3, r3, #31
 8002874:	2b00      	cmp	r3, #0
 8002876:	d010      	beq.n	800289a <HAL_ADC_Start+0x9a>
 8002878:	e005      	b.n	8002886 <HAL_ADC_Start+0x86>
 800287a:	4b6a      	ldr	r3, [pc, #424]	; (8002a24 <HAL_ADC_Start+0x224>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	f003 031f 	and.w	r3, r3, #31
 8002882:	2b00      	cmp	r3, #0
 8002884:	d009      	beq.n	800289a <HAL_ADC_Start+0x9a>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800288e:	d004      	beq.n	800289a <HAL_ADC_Start+0x9a>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a64      	ldr	r2, [pc, #400]	; (8002a28 <HAL_ADC_Start+0x228>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d115      	bne.n	80028c6 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d036      	beq.n	8002922 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80028bc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80028c4:	e02d      	b.n	8002922 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ca:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028da:	d004      	beq.n	80028e6 <HAL_ADC_Start+0xe6>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a4e      	ldr	r2, [pc, #312]	; (8002a1c <HAL_ADC_Start+0x21c>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d10a      	bne.n	80028fc <HAL_ADC_Start+0xfc>
 80028e6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	bf14      	ite	ne
 80028f4:	2301      	movne	r3, #1
 80028f6:	2300      	moveq	r3, #0
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	e008      	b.n	800290e <HAL_ADC_Start+0x10e>
 80028fc:	4b4a      	ldr	r3, [pc, #296]	; (8002a28 <HAL_ADC_Start+0x228>)
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002904:	2b00      	cmp	r3, #0
 8002906:	bf14      	ite	ne
 8002908:	2301      	movne	r3, #1
 800290a:	2300      	moveq	r3, #0
 800290c:	b2db      	uxtb	r3, r3
 800290e:	2b00      	cmp	r3, #0
 8002910:	d007      	beq.n	8002922 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002916:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800291a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002926:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800292a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800292e:	d106      	bne.n	800293e <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002934:	f023 0206 	bic.w	r2, r3, #6
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	645a      	str	r2, [r3, #68]	; 0x44
 800293c:	e002      	b.n	8002944 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	221c      	movs	r2, #28
 8002952:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800295c:	d004      	beq.n	8002968 <HAL_ADC_Start+0x168>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a2e      	ldr	r2, [pc, #184]	; (8002a1c <HAL_ADC_Start+0x21c>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d106      	bne.n	8002976 <HAL_ADC_Start+0x176>
 8002968:	4b2d      	ldr	r3, [pc, #180]	; (8002a20 <HAL_ADC_Start+0x220>)
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	f003 031f 	and.w	r3, r3, #31
 8002970:	2b00      	cmp	r3, #0
 8002972:	d03e      	beq.n	80029f2 <HAL_ADC_Start+0x1f2>
 8002974:	e005      	b.n	8002982 <HAL_ADC_Start+0x182>
 8002976:	4b2b      	ldr	r3, [pc, #172]	; (8002a24 <HAL_ADC_Start+0x224>)
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	f003 031f 	and.w	r3, r3, #31
 800297e:	2b00      	cmp	r3, #0
 8002980:	d037      	beq.n	80029f2 <HAL_ADC_Start+0x1f2>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800298a:	d004      	beq.n	8002996 <HAL_ADC_Start+0x196>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a22      	ldr	r2, [pc, #136]	; (8002a1c <HAL_ADC_Start+0x21c>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d106      	bne.n	80029a4 <HAL_ADC_Start+0x1a4>
 8002996:	4b22      	ldr	r3, [pc, #136]	; (8002a20 <HAL_ADC_Start+0x220>)
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	f003 031f 	and.w	r3, r3, #31
 800299e:	2b05      	cmp	r3, #5
 80029a0:	d027      	beq.n	80029f2 <HAL_ADC_Start+0x1f2>
 80029a2:	e005      	b.n	80029b0 <HAL_ADC_Start+0x1b0>
 80029a4:	4b1f      	ldr	r3, [pc, #124]	; (8002a24 <HAL_ADC_Start+0x224>)
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f003 031f 	and.w	r3, r3, #31
 80029ac:	2b05      	cmp	r3, #5
 80029ae:	d020      	beq.n	80029f2 <HAL_ADC_Start+0x1f2>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029b8:	d004      	beq.n	80029c4 <HAL_ADC_Start+0x1c4>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a17      	ldr	r2, [pc, #92]	; (8002a1c <HAL_ADC_Start+0x21c>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d106      	bne.n	80029d2 <HAL_ADC_Start+0x1d2>
 80029c4:	4b16      	ldr	r3, [pc, #88]	; (8002a20 <HAL_ADC_Start+0x220>)
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	f003 031f 	and.w	r3, r3, #31
 80029cc:	2b09      	cmp	r3, #9
 80029ce:	d010      	beq.n	80029f2 <HAL_ADC_Start+0x1f2>
 80029d0:	e005      	b.n	80029de <HAL_ADC_Start+0x1de>
 80029d2:	4b14      	ldr	r3, [pc, #80]	; (8002a24 <HAL_ADC_Start+0x224>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f003 031f 	and.w	r3, r3, #31
 80029da:	2b09      	cmp	r3, #9
 80029dc:	d009      	beq.n	80029f2 <HAL_ADC_Start+0x1f2>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029e6:	d004      	beq.n	80029f2 <HAL_ADC_Start+0x1f2>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a0e      	ldr	r2, [pc, #56]	; (8002a28 <HAL_ADC_Start+0x228>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d10f      	bne.n	8002a12 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	689a      	ldr	r2, [r3, #8]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f042 0204 	orr.w	r2, r2, #4
 8002a00:	609a      	str	r2, [r3, #8]
 8002a02:	e006      	b.n	8002a12 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002a0c:	e001      	b.n	8002a12 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002a0e:	2302      	movs	r3, #2
 8002a10:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3710      	adds	r7, #16
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	50000100 	.word	0x50000100
 8002a20:	50000300 	.word	0x50000300
 8002a24:	50000700 	.word	0x50000700
 8002a28:	50000400 	.word	0x50000400

08002a2c <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a34:	2300      	movs	r3, #0
 8002a36:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d101      	bne.n	8002a46 <HAL_ADC_Stop+0x1a>
 8002a42:	2302      	movs	r3, #2
 8002a44:	e023      	b.n	8002a8e <HAL_ADC_Stop+0x62>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2201      	movs	r2, #1
 8002a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002a4e:	216c      	movs	r1, #108	; 0x6c
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f000 fe4b 	bl	80036ec <ADC_ConversionStop>
 8002a56:	4603      	mov	r3, r0
 8002a58:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002a5a:	7bfb      	ldrb	r3, [r7, #15]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d111      	bne.n	8002a84 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f000 fddd 	bl	8003620 <ADC_Disable>
 8002a66:	4603      	mov	r3, r0
 8002a68:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002a6a:	7bfb      	ldrb	r3, [r7, #15]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d109      	bne.n	8002a84 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a74:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a78:	f023 0301 	bic.w	r3, r3, #1
 8002a7c:	f043 0201 	orr.w	r2, r3, #1
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
	...

08002a98 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b086      	sub	sp, #24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	2b08      	cmp	r3, #8
 8002aac:	d102      	bne.n	8002ab4 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8002aae:	2308      	movs	r3, #8
 8002ab0:	617b      	str	r3, [r7, #20]
 8002ab2:	e03a      	b.n	8002b2a <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002abc:	d004      	beq.n	8002ac8 <HAL_ADC_PollForConversion+0x30>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a72      	ldr	r2, [pc, #456]	; (8002c8c <HAL_ADC_PollForConversion+0x1f4>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d101      	bne.n	8002acc <HAL_ADC_PollForConversion+0x34>
 8002ac8:	4b71      	ldr	r3, [pc, #452]	; (8002c90 <HAL_ADC_PollForConversion+0x1f8>)
 8002aca:	e000      	b.n	8002ace <HAL_ADC_PollForConversion+0x36>
 8002acc:	4b71      	ldr	r3, [pc, #452]	; (8002c94 <HAL_ADC_PollForConversion+0x1fc>)
 8002ace:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f003 031f 	and.w	r3, r3, #31
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d112      	bne.n	8002b02 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d11d      	bne.n	8002b26 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aee:	f043 0220 	orr.w	r2, r3, #32
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2200      	movs	r2, #0
 8002afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e0bf      	b.n	8002c82 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00b      	beq.n	8002b26 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b12:	f043 0220 	orr.w	r2, r3, #32
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e0ad      	b.n	8002c82 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002b26:	230c      	movs	r3, #12
 8002b28:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b32:	d004      	beq.n	8002b3e <HAL_ADC_PollForConversion+0xa6>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a54      	ldr	r2, [pc, #336]	; (8002c8c <HAL_ADC_PollForConversion+0x1f4>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d106      	bne.n	8002b4c <HAL_ADC_PollForConversion+0xb4>
 8002b3e:	4b54      	ldr	r3, [pc, #336]	; (8002c90 <HAL_ADC_PollForConversion+0x1f8>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f003 031f 	and.w	r3, r3, #31
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d010      	beq.n	8002b6c <HAL_ADC_PollForConversion+0xd4>
 8002b4a:	e005      	b.n	8002b58 <HAL_ADC_PollForConversion+0xc0>
 8002b4c:	4b51      	ldr	r3, [pc, #324]	; (8002c94 <HAL_ADC_PollForConversion+0x1fc>)
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f003 031f 	and.w	r3, r3, #31
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d009      	beq.n	8002b6c <HAL_ADC_PollForConversion+0xd4>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b60:	d004      	beq.n	8002b6c <HAL_ADC_PollForConversion+0xd4>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a4c      	ldr	r2, [pc, #304]	; (8002c98 <HAL_ADC_PollForConversion+0x200>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d104      	bne.n	8002b76 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	613b      	str	r3, [r7, #16]
 8002b74:	e00f      	b.n	8002b96 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b7e:	d004      	beq.n	8002b8a <HAL_ADC_PollForConversion+0xf2>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a41      	ldr	r2, [pc, #260]	; (8002c8c <HAL_ADC_PollForConversion+0x1f4>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d102      	bne.n	8002b90 <HAL_ADC_PollForConversion+0xf8>
 8002b8a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002b8e:	e000      	b.n	8002b92 <HAL_ADC_PollForConversion+0xfa>
 8002b90:	4b41      	ldr	r3, [pc, #260]	; (8002c98 <HAL_ADC_PollForConversion+0x200>)
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8002b96:	f7ff fc23 	bl	80023e0 <HAL_GetTick>
 8002b9a:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002b9c:	e021      	b.n	8002be2 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ba4:	d01d      	beq.n	8002be2 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d007      	beq.n	8002bbc <HAL_ADC_PollForConversion+0x124>
 8002bac:	f7ff fc18 	bl	80023e0 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	683a      	ldr	r2, [r7, #0]
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d212      	bcs.n	8002be2 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d10b      	bne.n	8002be2 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bce:	f043 0204 	orr.w	r2, r3, #4
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e04f      	b.n	8002c82 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	4013      	ands	r3, r2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d0d6      	beq.n	8002b9e <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d131      	bne.n	8002c6e <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d12c      	bne.n	8002c6e <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 0308 	and.w	r3, r3, #8
 8002c1e:	2b08      	cmp	r3, #8
 8002c20:	d125      	bne.n	8002c6e <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f003 0304 	and.w	r3, r3, #4
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d112      	bne.n	8002c56 <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c34:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d112      	bne.n	8002c6e <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4c:	f043 0201 	orr.w	r2, r3, #1
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	641a      	str	r2, [r3, #64]	; 0x40
 8002c54:	e00b      	b.n	8002c6e <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5a:	f043 0220 	orr.w	r2, r3, #32
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c66:	f043 0201 	orr.w	r2, r3, #1
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d103      	bne.n	8002c80 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	697a      	ldr	r2, [r7, #20]
 8002c7e:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002c80:	2300      	movs	r3, #0
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3718      	adds	r7, #24
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	50000100 	.word	0x50000100
 8002c90:	50000300 	.word	0x50000300
 8002c94:	50000700 	.word	0x50000700
 8002c98:	50000400 	.word	0x50000400

08002c9c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr

08002cb6 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b084      	sub	sp, #16
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
 8002cbe:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d101      	bne.n	8002cd2 <HAL_ADCEx_Calibration_Start+0x1c>
 8002cce:	2302      	movs	r3, #2
 8002cd0:	e05f      	b.n	8002d92 <HAL_ADCEx_Calibration_Start+0xdc>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f000 fca0 	bl	8003620 <ADC_Disable>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002ce4:	7bfb      	ldrb	r3, [r7, #15]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d14e      	bne.n	8002d88 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2201      	movs	r2, #1
 8002cee:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8002cfe:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d107      	bne.n	8002d16 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	689a      	ldr	r2, [r3, #8]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002d14:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	689a      	ldr	r2, [r3, #8]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002d24:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8002d26:	f7ff fb5b 	bl	80023e0 <HAL_GetTick>
 8002d2a:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002d2c:	e01c      	b.n	8002d68 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002d2e:	f7ff fb57 	bl	80023e0 <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	2b0a      	cmp	r3, #10
 8002d3a:	d915      	bls.n	8002d68 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002d46:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002d4a:	d10d      	bne.n	8002d68 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d50:	f023 0312 	bic.w	r3, r3, #18
 8002d54:	f043 0210 	orr.w	r2, r3, #16
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e014      	b.n	8002d92 <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002d72:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002d76:	d0da      	beq.n	8002d2e <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7c:	f023 0303 	bic.w	r3, r3, #3
 8002d80:	f043 0201 	orr.w	r2, r3, #1
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002d90:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3710      	adds	r7, #16
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
	...

08002d9c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b09b      	sub	sp, #108	; 0x6c
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002da6:	2300      	movs	r3, #0
 8002da8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002dac:	2300      	movs	r3, #0
 8002dae:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d101      	bne.n	8002dbe <HAL_ADC_ConfigChannel+0x22>
 8002dba:	2302      	movs	r3, #2
 8002dbc:	e2ca      	b.n	8003354 <HAL_ADC_ConfigChannel+0x5b8>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f003 0304 	and.w	r3, r3, #4
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f040 82ae 	bne.w	8003332 <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	2b04      	cmp	r3, #4
 8002ddc:	d81c      	bhi.n	8002e18 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685a      	ldr	r2, [r3, #4]
 8002de8:	4613      	mov	r3, r2
 8002dea:	005b      	lsls	r3, r3, #1
 8002dec:	4413      	add	r3, r2
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	461a      	mov	r2, r3
 8002df2:	231f      	movs	r3, #31
 8002df4:	4093      	lsls	r3, r2
 8002df6:	43db      	mvns	r3, r3
 8002df8:	4019      	ands	r1, r3
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	6818      	ldr	r0, [r3, #0]
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	685a      	ldr	r2, [r3, #4]
 8002e02:	4613      	mov	r3, r2
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	4413      	add	r3, r2
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	fa00 f203 	lsl.w	r2, r0, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	430a      	orrs	r2, r1
 8002e14:	631a      	str	r2, [r3, #48]	; 0x30
 8002e16:	e063      	b.n	8002ee0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	2b09      	cmp	r3, #9
 8002e1e:	d81e      	bhi.n	8002e5e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	685a      	ldr	r2, [r3, #4]
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	4413      	add	r3, r2
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	3b1e      	subs	r3, #30
 8002e34:	221f      	movs	r2, #31
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	43db      	mvns	r3, r3
 8002e3c:	4019      	ands	r1, r3
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	6818      	ldr	r0, [r3, #0]
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	685a      	ldr	r2, [r3, #4]
 8002e46:	4613      	mov	r3, r2
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	4413      	add	r3, r2
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	3b1e      	subs	r3, #30
 8002e50:	fa00 f203 	lsl.w	r2, r0, r3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	635a      	str	r2, [r3, #52]	; 0x34
 8002e5c:	e040      	b.n	8002ee0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	2b0e      	cmp	r3, #14
 8002e64:	d81e      	bhi.n	8002ea4 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	685a      	ldr	r2, [r3, #4]
 8002e70:	4613      	mov	r3, r2
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	4413      	add	r3, r2
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	3b3c      	subs	r3, #60	; 0x3c
 8002e7a:	221f      	movs	r2, #31
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	43db      	mvns	r3, r3
 8002e82:	4019      	ands	r1, r3
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	6818      	ldr	r0, [r3, #0]
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685a      	ldr	r2, [r3, #4]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	005b      	lsls	r3, r3, #1
 8002e90:	4413      	add	r3, r2
 8002e92:	005b      	lsls	r3, r3, #1
 8002e94:	3b3c      	subs	r3, #60	; 0x3c
 8002e96:	fa00 f203 	lsl.w	r2, r0, r3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	639a      	str	r2, [r3, #56]	; 0x38
 8002ea2:	e01d      	b.n	8002ee0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	685a      	ldr	r2, [r3, #4]
 8002eae:	4613      	mov	r3, r2
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	4413      	add	r3, r2
 8002eb4:	005b      	lsls	r3, r3, #1
 8002eb6:	3b5a      	subs	r3, #90	; 0x5a
 8002eb8:	221f      	movs	r2, #31
 8002eba:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebe:	43db      	mvns	r3, r3
 8002ec0:	4019      	ands	r1, r3
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	6818      	ldr	r0, [r3, #0]
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	685a      	ldr	r2, [r3, #4]
 8002eca:	4613      	mov	r3, r2
 8002ecc:	005b      	lsls	r3, r3, #1
 8002ece:	4413      	add	r3, r2
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	3b5a      	subs	r3, #90	; 0x5a
 8002ed4:	fa00 f203 	lsl.w	r2, r0, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	430a      	orrs	r2, r1
 8002ede:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	f003 030c 	and.w	r3, r3, #12
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f040 80e5 	bne.w	80030ba <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2b09      	cmp	r3, #9
 8002ef6:	d91c      	bls.n	8002f32 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	6999      	ldr	r1, [r3, #24]
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	4613      	mov	r3, r2
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	4413      	add	r3, r2
 8002f08:	3b1e      	subs	r3, #30
 8002f0a:	2207      	movs	r2, #7
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	43db      	mvns	r3, r3
 8002f12:	4019      	ands	r1, r3
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	6898      	ldr	r0, [r3, #8]
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	4413      	add	r3, r2
 8002f22:	3b1e      	subs	r3, #30
 8002f24:	fa00 f203 	lsl.w	r2, r0, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	619a      	str	r2, [r3, #24]
 8002f30:	e019      	b.n	8002f66 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	6959      	ldr	r1, [r3, #20]
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	4413      	add	r3, r2
 8002f42:	2207      	movs	r2, #7
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	43db      	mvns	r3, r3
 8002f4a:	4019      	ands	r1, r3
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	6898      	ldr	r0, [r3, #8]
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	4613      	mov	r3, r2
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	4413      	add	r3, r2
 8002f5a:	fa00 f203 	lsl.w	r2, r0, r3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	695a      	ldr	r2, [r3, #20]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	08db      	lsrs	r3, r3, #3
 8002f72:	f003 0303 	and.w	r3, r3, #3
 8002f76:	005b      	lsls	r3, r3, #1
 8002f78:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7c:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	691b      	ldr	r3, [r3, #16]
 8002f82:	3b01      	subs	r3, #1
 8002f84:	2b03      	cmp	r3, #3
 8002f86:	d84f      	bhi.n	8003028 <HAL_ADC_ConfigChannel+0x28c>
 8002f88:	a201      	add	r2, pc, #4	; (adr r2, 8002f90 <HAL_ADC_ConfigChannel+0x1f4>)
 8002f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f8e:	bf00      	nop
 8002f90:	08002fa1 	.word	0x08002fa1
 8002f94:	08002fc3 	.word	0x08002fc3
 8002f98:	08002fe5 	.word	0x08002fe5
 8002f9c:	08003007 	.word	0x08003007
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002fa6:	4b9a      	ldr	r3, [pc, #616]	; (8003210 <HAL_ADC_ConfigChannel+0x474>)
 8002fa8:	4013      	ands	r3, r2
 8002faa:	683a      	ldr	r2, [r7, #0]
 8002fac:	6812      	ldr	r2, [r2, #0]
 8002fae:	0691      	lsls	r1, r2, #26
 8002fb0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	431a      	orrs	r2, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002fbe:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002fc0:	e07e      	b.n	80030c0 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002fc8:	4b91      	ldr	r3, [pc, #580]	; (8003210 <HAL_ADC_ConfigChannel+0x474>)
 8002fca:	4013      	ands	r3, r2
 8002fcc:	683a      	ldr	r2, [r7, #0]
 8002fce:	6812      	ldr	r2, [r2, #0]
 8002fd0:	0691      	lsls	r1, r2, #26
 8002fd2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	431a      	orrs	r2, r3
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002fe0:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002fe2:	e06d      	b.n	80030c0 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002fea:	4b89      	ldr	r3, [pc, #548]	; (8003210 <HAL_ADC_ConfigChannel+0x474>)
 8002fec:	4013      	ands	r3, r2
 8002fee:	683a      	ldr	r2, [r7, #0]
 8002ff0:	6812      	ldr	r2, [r2, #0]
 8002ff2:	0691      	lsls	r1, r2, #26
 8002ff4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ff6:	430a      	orrs	r2, r1
 8002ff8:	431a      	orrs	r2, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003002:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003004:	e05c      	b.n	80030c0 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800300c:	4b80      	ldr	r3, [pc, #512]	; (8003210 <HAL_ADC_ConfigChannel+0x474>)
 800300e:	4013      	ands	r3, r2
 8003010:	683a      	ldr	r2, [r7, #0]
 8003012:	6812      	ldr	r2, [r2, #0]
 8003014:	0691      	lsls	r1, r2, #26
 8003016:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003018:	430a      	orrs	r2, r1
 800301a:	431a      	orrs	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003024:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003026:	e04b      	b.n	80030c0 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800302e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	069b      	lsls	r3, r3, #26
 8003038:	429a      	cmp	r2, r3
 800303a:	d107      	bne.n	800304c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800304a:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003052:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	069b      	lsls	r3, r3, #26
 800305c:	429a      	cmp	r2, r3
 800305e:	d107      	bne.n	8003070 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800306e:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003076:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	069b      	lsls	r3, r3, #26
 8003080:	429a      	cmp	r2, r3
 8003082:	d107      	bne.n	8003094 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003092:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800309a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	069b      	lsls	r3, r3, #26
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d10a      	bne.n	80030be <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80030b6:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80030b8:	e001      	b.n	80030be <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80030ba:	bf00      	nop
 80030bc:	e000      	b.n	80030c0 <HAL_ADC_ConfigChannel+0x324>
      break;
 80030be:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f003 0303 	and.w	r3, r3, #3
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d108      	bne.n	80030e0 <HAL_ADC_ConfigChannel+0x344>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 0301 	and.w	r3, r3, #1
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d101      	bne.n	80030e0 <HAL_ADC_ConfigChannel+0x344>
 80030dc:	2301      	movs	r3, #1
 80030de:	e000      	b.n	80030e2 <HAL_ADC_ConfigChannel+0x346>
 80030e0:	2300      	movs	r3, #0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f040 8130 	bne.w	8003348 <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d00f      	beq.n	8003110 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2201      	movs	r2, #1
 80030fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003102:	43da      	mvns	r2, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	400a      	ands	r2, r1
 800310a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800310e:	e049      	b.n	80031a4 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	2201      	movs	r2, #1
 800311e:	409a      	lsls	r2, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	430a      	orrs	r2, r1
 8003126:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2b09      	cmp	r3, #9
 8003130:	d91c      	bls.n	800316c <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	6999      	ldr	r1, [r3, #24]
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	4613      	mov	r3, r2
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	4413      	add	r3, r2
 8003142:	3b1b      	subs	r3, #27
 8003144:	2207      	movs	r2, #7
 8003146:	fa02 f303 	lsl.w	r3, r2, r3
 800314a:	43db      	mvns	r3, r3
 800314c:	4019      	ands	r1, r3
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	6898      	ldr	r0, [r3, #8]
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	4613      	mov	r3, r2
 8003158:	005b      	lsls	r3, r3, #1
 800315a:	4413      	add	r3, r2
 800315c:	3b1b      	subs	r3, #27
 800315e:	fa00 f203 	lsl.w	r2, r0, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	430a      	orrs	r2, r1
 8003168:	619a      	str	r2, [r3, #24]
 800316a:	e01b      	b.n	80031a4 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	6959      	ldr	r1, [r3, #20]
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	1c5a      	adds	r2, r3, #1
 8003178:	4613      	mov	r3, r2
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	4413      	add	r3, r2
 800317e:	2207      	movs	r2, #7
 8003180:	fa02 f303 	lsl.w	r3, r2, r3
 8003184:	43db      	mvns	r3, r3
 8003186:	4019      	ands	r1, r3
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	6898      	ldr	r0, [r3, #8]
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	1c5a      	adds	r2, r3, #1
 8003192:	4613      	mov	r3, r2
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	4413      	add	r3, r2
 8003198:	fa00 f203 	lsl.w	r2, r0, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	430a      	orrs	r2, r1
 80031a2:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80031ac:	d004      	beq.n	80031b8 <HAL_ADC_ConfigChannel+0x41c>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a18      	ldr	r2, [pc, #96]	; (8003214 <HAL_ADC_ConfigChannel+0x478>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d101      	bne.n	80031bc <HAL_ADC_ConfigChannel+0x420>
 80031b8:	4b17      	ldr	r3, [pc, #92]	; (8003218 <HAL_ADC_ConfigChannel+0x47c>)
 80031ba:	e000      	b.n	80031be <HAL_ADC_ConfigChannel+0x422>
 80031bc:	4b17      	ldr	r3, [pc, #92]	; (800321c <HAL_ADC_ConfigChannel+0x480>)
 80031be:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2b10      	cmp	r3, #16
 80031c6:	d105      	bne.n	80031d4 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80031c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d015      	beq.n	8003200 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80031d8:	2b11      	cmp	r3, #17
 80031da:	d105      	bne.n	80031e8 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80031dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d00b      	beq.n	8003200 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80031ec:	2b12      	cmp	r3, #18
 80031ee:	f040 80ab 	bne.w	8003348 <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80031f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	f040 80a4 	bne.w	8003348 <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003208:	d10a      	bne.n	8003220 <HAL_ADC_ConfigChannel+0x484>
 800320a:	4b02      	ldr	r3, [pc, #8]	; (8003214 <HAL_ADC_ConfigChannel+0x478>)
 800320c:	60fb      	str	r3, [r7, #12]
 800320e:	e022      	b.n	8003256 <HAL_ADC_ConfigChannel+0x4ba>
 8003210:	83fff000 	.word	0x83fff000
 8003214:	50000100 	.word	0x50000100
 8003218:	50000300 	.word	0x50000300
 800321c:	50000700 	.word	0x50000700
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a4e      	ldr	r2, [pc, #312]	; (8003360 <HAL_ADC_ConfigChannel+0x5c4>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d103      	bne.n	8003232 <HAL_ADC_ConfigChannel+0x496>
 800322a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800322e:	60fb      	str	r3, [r7, #12]
 8003230:	e011      	b.n	8003256 <HAL_ADC_ConfigChannel+0x4ba>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a4b      	ldr	r2, [pc, #300]	; (8003364 <HAL_ADC_ConfigChannel+0x5c8>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d102      	bne.n	8003242 <HAL_ADC_ConfigChannel+0x4a6>
 800323c:	4b4a      	ldr	r3, [pc, #296]	; (8003368 <HAL_ADC_ConfigChannel+0x5cc>)
 800323e:	60fb      	str	r3, [r7, #12]
 8003240:	e009      	b.n	8003256 <HAL_ADC_ConfigChannel+0x4ba>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a48      	ldr	r2, [pc, #288]	; (8003368 <HAL_ADC_ConfigChannel+0x5cc>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d102      	bne.n	8003252 <HAL_ADC_ConfigChannel+0x4b6>
 800324c:	4b45      	ldr	r3, [pc, #276]	; (8003364 <HAL_ADC_ConfigChannel+0x5c8>)
 800324e:	60fb      	str	r3, [r7, #12]
 8003250:	e001      	b.n	8003256 <HAL_ADC_ConfigChannel+0x4ba>
 8003252:	2300      	movs	r3, #0
 8003254:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	f003 0303 	and.w	r3, r3, #3
 8003260:	2b01      	cmp	r3, #1
 8003262:	d108      	bne.n	8003276 <HAL_ADC_ConfigChannel+0x4da>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b01      	cmp	r3, #1
 8003270:	d101      	bne.n	8003276 <HAL_ADC_ConfigChannel+0x4da>
 8003272:	2301      	movs	r3, #1
 8003274:	e000      	b.n	8003278 <HAL_ADC_ConfigChannel+0x4dc>
 8003276:	2300      	movs	r3, #0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d150      	bne.n	800331e <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800327c:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800327e:	2b00      	cmp	r3, #0
 8003280:	d010      	beq.n	80032a4 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 0303 	and.w	r3, r3, #3
 800328a:	2b01      	cmp	r3, #1
 800328c:	d107      	bne.n	800329e <HAL_ADC_ConfigChannel+0x502>
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	2b01      	cmp	r3, #1
 8003298:	d101      	bne.n	800329e <HAL_ADC_ConfigChannel+0x502>
 800329a:	2301      	movs	r3, #1
 800329c:	e000      	b.n	80032a0 <HAL_ADC_ConfigChannel+0x504>
 800329e:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d13c      	bne.n	800331e <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2b10      	cmp	r3, #16
 80032aa:	d11d      	bne.n	80032e8 <HAL_ADC_ConfigChannel+0x54c>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032b4:	d118      	bne.n	80032e8 <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80032b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80032be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032c0:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80032c2:	4b2a      	ldr	r3, [pc, #168]	; (800336c <HAL_ADC_ConfigChannel+0x5d0>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a2a      	ldr	r2, [pc, #168]	; (8003370 <HAL_ADC_ConfigChannel+0x5d4>)
 80032c8:	fba2 2303 	umull	r2, r3, r2, r3
 80032cc:	0c9a      	lsrs	r2, r3, #18
 80032ce:	4613      	mov	r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	4413      	add	r3, r2
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80032d8:	e002      	b.n	80032e0 <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	3b01      	subs	r3, #1
 80032de:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1f9      	bne.n	80032da <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80032e6:	e02e      	b.n	8003346 <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2b11      	cmp	r3, #17
 80032ee:	d10b      	bne.n	8003308 <HAL_ADC_ConfigChannel+0x56c>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032f8:	d106      	bne.n	8003308 <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80032fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003302:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003304:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003306:	e01e      	b.n	8003346 <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2b12      	cmp	r3, #18
 800330e:	d11a      	bne.n	8003346 <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003310:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003318:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800331a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800331c:	e013      	b.n	8003346 <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003322:	f043 0220 	orr.w	r2, r3, #32
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003330:	e00a      	b.n	8003348 <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003336:	f043 0220 	orr.w	r2, r3, #32
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003344:	e000      	b.n	8003348 <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003346:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003350:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003354:	4618      	mov	r0, r3
 8003356:	376c      	adds	r7, #108	; 0x6c
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr
 8003360:	50000100 	.word	0x50000100
 8003364:	50000400 	.word	0x50000400
 8003368:	50000500 	.word	0x50000500
 800336c:	20000004 	.word	0x20000004
 8003370:	431bde83 	.word	0x431bde83

08003374 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003374:	b480      	push	{r7}
 8003376:	b099      	sub	sp, #100	; 0x64
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800337e:	2300      	movs	r3, #0
 8003380:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800338c:	d102      	bne.n	8003394 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800338e:	4b6d      	ldr	r3, [pc, #436]	; (8003544 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003390:	60bb      	str	r3, [r7, #8]
 8003392:	e01a      	b.n	80033ca <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a6a      	ldr	r2, [pc, #424]	; (8003544 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d103      	bne.n	80033a6 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800339e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80033a2:	60bb      	str	r3, [r7, #8]
 80033a4:	e011      	b.n	80033ca <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a67      	ldr	r2, [pc, #412]	; (8003548 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d102      	bne.n	80033b6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80033b0:	4b66      	ldr	r3, [pc, #408]	; (800354c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80033b2:	60bb      	str	r3, [r7, #8]
 80033b4:	e009      	b.n	80033ca <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a64      	ldr	r2, [pc, #400]	; (800354c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d102      	bne.n	80033c6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80033c0:	4b61      	ldr	r3, [pc, #388]	; (8003548 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80033c2:	60bb      	str	r3, [r7, #8]
 80033c4:	e001      	b.n	80033ca <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80033c6:	2300      	movs	r3, #0
 80033c8:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d101      	bne.n	80033d4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e0b0      	b.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d101      	bne.n	80033e2 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80033de:	2302      	movs	r3, #2
 80033e0:	e0a9      	b.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2201      	movs	r2, #1
 80033e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f003 0304 	and.w	r3, r3, #4
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	f040 808d 	bne.w	8003514 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f003 0304 	and.w	r3, r3, #4
 8003402:	2b00      	cmp	r3, #0
 8003404:	f040 8086 	bne.w	8003514 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003410:	d004      	beq.n	800341c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a4b      	ldr	r2, [pc, #300]	; (8003544 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d101      	bne.n	8003420 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800341c:	4b4c      	ldr	r3, [pc, #304]	; (8003550 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 800341e:	e000      	b.n	8003422 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003420:	4b4c      	ldr	r3, [pc, #304]	; (8003554 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8003422:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d040      	beq.n	80034ae <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800342c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	6859      	ldr	r1, [r3, #4]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800343e:	035b      	lsls	r3, r3, #13
 8003440:	430b      	orrs	r3, r1
 8003442:	431a      	orrs	r2, r3
 8003444:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003446:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f003 0303 	and.w	r3, r3, #3
 8003452:	2b01      	cmp	r3, #1
 8003454:	d108      	bne.n	8003468 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0301 	and.w	r3, r3, #1
 8003460:	2b01      	cmp	r3, #1
 8003462:	d101      	bne.n	8003468 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003464:	2301      	movs	r3, #1
 8003466:	e000      	b.n	800346a <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8003468:	2300      	movs	r3, #0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d15c      	bne.n	8003528 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f003 0303 	and.w	r3, r3, #3
 8003476:	2b01      	cmp	r3, #1
 8003478:	d107      	bne.n	800348a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	2b01      	cmp	r3, #1
 8003484:	d101      	bne.n	800348a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003486:	2301      	movs	r3, #1
 8003488:	e000      	b.n	800348c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800348a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800348c:	2b00      	cmp	r3, #0
 800348e:	d14b      	bne.n	8003528 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003490:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003498:	f023 030f 	bic.w	r3, r3, #15
 800349c:	683a      	ldr	r2, [r7, #0]
 800349e:	6811      	ldr	r1, [r2, #0]
 80034a0:	683a      	ldr	r2, [r7, #0]
 80034a2:	6892      	ldr	r2, [r2, #8]
 80034a4:	430a      	orrs	r2, r1
 80034a6:	431a      	orrs	r2, r3
 80034a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034aa:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80034ac:	e03c      	b.n	8003528 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80034ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034b8:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f003 0303 	and.w	r3, r3, #3
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d108      	bne.n	80034da <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d101      	bne.n	80034da <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80034d6:	2301      	movs	r3, #1
 80034d8:	e000      	b.n	80034dc <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80034da:	2300      	movs	r3, #0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d123      	bne.n	8003528 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f003 0303 	and.w	r3, r3, #3
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d107      	bne.n	80034fc <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0301 	and.w	r3, r3, #1
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d101      	bne.n	80034fc <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80034f8:	2301      	movs	r3, #1
 80034fa:	e000      	b.n	80034fe <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80034fc:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d112      	bne.n	8003528 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003502:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800350a:	f023 030f 	bic.w	r3, r3, #15
 800350e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003510:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003512:	e009      	b.n	8003528 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003518:	f043 0220 	orr.w	r2, r3, #32
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003526:	e000      	b.n	800352a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003528:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003532:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8003536:	4618      	mov	r0, r3
 8003538:	3764      	adds	r7, #100	; 0x64
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
 8003542:	bf00      	nop
 8003544:	50000100 	.word	0x50000100
 8003548:	50000400 	.word	0x50000400
 800354c:	50000500 	.word	0x50000500
 8003550:	50000300 	.word	0x50000300
 8003554:	50000700 	.word	0x50000700

08003558 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003560:	2300      	movs	r3, #0
 8003562:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f003 0303 	and.w	r3, r3, #3
 800356e:	2b01      	cmp	r3, #1
 8003570:	d108      	bne.n	8003584 <ADC_Enable+0x2c>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0301 	and.w	r3, r3, #1
 800357c:	2b01      	cmp	r3, #1
 800357e:	d101      	bne.n	8003584 <ADC_Enable+0x2c>
 8003580:	2301      	movs	r3, #1
 8003582:	e000      	b.n	8003586 <ADC_Enable+0x2e>
 8003584:	2300      	movs	r3, #0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d143      	bne.n	8003612 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	689a      	ldr	r2, [r3, #8]
 8003590:	4b22      	ldr	r3, [pc, #136]	; (800361c <ADC_Enable+0xc4>)
 8003592:	4013      	ands	r3, r2
 8003594:	2b00      	cmp	r3, #0
 8003596:	d00d      	beq.n	80035b4 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359c:	f043 0210 	orr.w	r2, r3, #16
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a8:	f043 0201 	orr.w	r2, r3, #1
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e02f      	b.n	8003614 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	689a      	ldr	r2, [r3, #8]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f042 0201 	orr.w	r2, r2, #1
 80035c2:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80035c4:	f7fe ff0c 	bl	80023e0 <HAL_GetTick>
 80035c8:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80035ca:	e01b      	b.n	8003604 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035cc:	f7fe ff08 	bl	80023e0 <HAL_GetTick>
 80035d0:	4602      	mov	r2, r0
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d914      	bls.n	8003604 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d00d      	beq.n	8003604 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ec:	f043 0210 	orr.w	r2, r3, #16
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f8:	f043 0201 	orr.w	r2, r3, #1
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e007      	b.n	8003614 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	2b01      	cmp	r3, #1
 8003610:	d1dc      	bne.n	80035cc <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003612:	2300      	movs	r3, #0
}
 8003614:	4618      	mov	r0, r3
 8003616:	3710      	adds	r7, #16
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	8000003f 	.word	0x8000003f

08003620 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003628:	2300      	movs	r3, #0
 800362a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	f003 0303 	and.w	r3, r3, #3
 8003636:	2b01      	cmp	r3, #1
 8003638:	d108      	bne.n	800364c <ADC_Disable+0x2c>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0301 	and.w	r3, r3, #1
 8003644:	2b01      	cmp	r3, #1
 8003646:	d101      	bne.n	800364c <ADC_Disable+0x2c>
 8003648:	2301      	movs	r3, #1
 800364a:	e000      	b.n	800364e <ADC_Disable+0x2e>
 800364c:	2300      	movs	r3, #0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d047      	beq.n	80036e2 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	f003 030d 	and.w	r3, r3, #13
 800365c:	2b01      	cmp	r3, #1
 800365e:	d10f      	bne.n	8003680 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	689a      	ldr	r2, [r3, #8]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f042 0202 	orr.w	r2, r2, #2
 800366e:	609a      	str	r2, [r3, #8]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2203      	movs	r2, #3
 8003676:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003678:	f7fe feb2 	bl	80023e0 <HAL_GetTick>
 800367c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800367e:	e029      	b.n	80036d4 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003684:	f043 0210 	orr.w	r2, r3, #16
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003690:	f043 0201 	orr.w	r2, r3, #1
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e023      	b.n	80036e4 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800369c:	f7fe fea0 	bl	80023e0 <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d914      	bls.n	80036d4 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	f003 0301 	and.w	r3, r3, #1
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	d10d      	bne.n	80036d4 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036bc:	f043 0210 	orr.w	r2, r3, #16
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c8:	f043 0201 	orr.w	r2, r3, #1
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e007      	b.n	80036e4 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	f003 0301 	and.w	r3, r3, #1
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d0dc      	beq.n	800369c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3710      	adds	r7, #16
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}

080036ec <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b086      	sub	sp, #24
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 80036f6:	2300      	movs	r3, #0
 80036f8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80036fa:	2300      	movs	r3, #0
 80036fc:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80036fe:	2300      	movs	r3, #0
 8003700:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	f003 030c 	and.w	r3, r3, #12
 800370c:	2b00      	cmp	r3, #0
 800370e:	f000 809b 	beq.w	8003848 <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800371c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003720:	d12a      	bne.n	8003778 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8003726:	2b01      	cmp	r3, #1
 8003728:	d126      	bne.n	8003778 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 800372e:	2b01      	cmp	r3, #1
 8003730:	d122      	bne.n	8003778 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8003732:	230c      	movs	r3, #12
 8003734:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8003736:	e014      	b.n	8003762 <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	4a46      	ldr	r2, [pc, #280]	; (8003854 <ADC_ConversionStop+0x168>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d90d      	bls.n	800375c <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003744:	f043 0210 	orr.w	r2, r3, #16
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003750:	f043 0201 	orr.w	r2, r3, #1
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e076      	b.n	800384a <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	3301      	adds	r3, #1
 8003760:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800376c:	2b40      	cmp	r3, #64	; 0x40
 800376e:	d1e3      	bne.n	8003738 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2240      	movs	r2, #64	; 0x40
 8003776:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	2b60      	cmp	r3, #96	; 0x60
 800377c:	d015      	beq.n	80037aa <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	f003 0304 	and.w	r3, r3, #4
 8003788:	2b04      	cmp	r3, #4
 800378a:	d10e      	bne.n	80037aa <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8003796:	2b00      	cmp	r3, #0
 8003798:	d107      	bne.n	80037aa <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	689a      	ldr	r2, [r3, #8]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f042 0210 	orr.w	r2, r2, #16
 80037a8:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	2b0c      	cmp	r3, #12
 80037ae:	d015      	beq.n	80037dc <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f003 0308 	and.w	r3, r3, #8
 80037ba:	2b08      	cmp	r3, #8
 80037bc:	d10e      	bne.n	80037dc <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d107      	bne.n	80037dc <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	689a      	ldr	r2, [r3, #8]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f042 0220 	orr.w	r2, r2, #32
 80037da:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	2b60      	cmp	r3, #96	; 0x60
 80037e0:	d005      	beq.n	80037ee <ADC_ConversionStop+0x102>
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	2b6c      	cmp	r3, #108	; 0x6c
 80037e6:	d105      	bne.n	80037f4 <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80037e8:	230c      	movs	r3, #12
 80037ea:	617b      	str	r3, [r7, #20]
        break;
 80037ec:	e005      	b.n	80037fa <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80037ee:	2308      	movs	r3, #8
 80037f0:	617b      	str	r3, [r7, #20]
        break;
 80037f2:	e002      	b.n	80037fa <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80037f4:	2304      	movs	r3, #4
 80037f6:	617b      	str	r3, [r7, #20]
        break;
 80037f8:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80037fa:	f7fe fdf1 	bl	80023e0 <HAL_GetTick>
 80037fe:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003800:	e01b      	b.n	800383a <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003802:	f7fe fded 	bl	80023e0 <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	2b0b      	cmp	r3, #11
 800380e:	d914      	bls.n	800383a <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	689a      	ldr	r2, [r3, #8]
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	4013      	ands	r3, r2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d00d      	beq.n	800383a <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003822:	f043 0210 	orr.w	r2, r3, #16
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800382e:	f043 0201 	orr.w	r2, r3, #1
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e007      	b.n	800384a <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689a      	ldr	r2, [r3, #8]
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	4013      	ands	r3, r2
 8003844:	2b00      	cmp	r3, #0
 8003846:	d1dc      	bne.n	8003802 <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003848:	2300      	movs	r3, #0
}
 800384a:	4618      	mov	r0, r3
 800384c:	3718      	adds	r7, #24
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	000993ff 	.word	0x000993ff

08003858 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003858:	b480      	push	{r7}
 800385a:	b085      	sub	sp, #20
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f003 0307 	and.w	r3, r3, #7
 8003866:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003868:	4b0c      	ldr	r3, [pc, #48]	; (800389c <__NVIC_SetPriorityGrouping+0x44>)
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800386e:	68ba      	ldr	r2, [r7, #8]
 8003870:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003874:	4013      	ands	r3, r2
 8003876:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003880:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003884:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003888:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800388a:	4a04      	ldr	r2, [pc, #16]	; (800389c <__NVIC_SetPriorityGrouping+0x44>)
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	60d3      	str	r3, [r2, #12]
}
 8003890:	bf00      	nop
 8003892:	3714      	adds	r7, #20
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr
 800389c:	e000ed00 	.word	0xe000ed00

080038a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038a0:	b480      	push	{r7}
 80038a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038a4:	4b04      	ldr	r3, [pc, #16]	; (80038b8 <__NVIC_GetPriorityGrouping+0x18>)
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	0a1b      	lsrs	r3, r3, #8
 80038aa:	f003 0307 	and.w	r3, r3, #7
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr
 80038b8:	e000ed00 	.word	0xe000ed00

080038bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	4603      	mov	r3, r0
 80038c4:	6039      	str	r1, [r7, #0]
 80038c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	db0a      	blt.n	80038e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	b2da      	uxtb	r2, r3
 80038d4:	490c      	ldr	r1, [pc, #48]	; (8003908 <__NVIC_SetPriority+0x4c>)
 80038d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038da:	0112      	lsls	r2, r2, #4
 80038dc:	b2d2      	uxtb	r2, r2
 80038de:	440b      	add	r3, r1
 80038e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038e4:	e00a      	b.n	80038fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	b2da      	uxtb	r2, r3
 80038ea:	4908      	ldr	r1, [pc, #32]	; (800390c <__NVIC_SetPriority+0x50>)
 80038ec:	79fb      	ldrb	r3, [r7, #7]
 80038ee:	f003 030f 	and.w	r3, r3, #15
 80038f2:	3b04      	subs	r3, #4
 80038f4:	0112      	lsls	r2, r2, #4
 80038f6:	b2d2      	uxtb	r2, r2
 80038f8:	440b      	add	r3, r1
 80038fa:	761a      	strb	r2, [r3, #24]
}
 80038fc:	bf00      	nop
 80038fe:	370c      	adds	r7, #12
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr
 8003908:	e000e100 	.word	0xe000e100
 800390c:	e000ed00 	.word	0xe000ed00

08003910 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003910:	b480      	push	{r7}
 8003912:	b089      	sub	sp, #36	; 0x24
 8003914:	af00      	add	r7, sp, #0
 8003916:	60f8      	str	r0, [r7, #12]
 8003918:	60b9      	str	r1, [r7, #8]
 800391a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f003 0307 	and.w	r3, r3, #7
 8003922:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	f1c3 0307 	rsb	r3, r3, #7
 800392a:	2b04      	cmp	r3, #4
 800392c:	bf28      	it	cs
 800392e:	2304      	movcs	r3, #4
 8003930:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	3304      	adds	r3, #4
 8003936:	2b06      	cmp	r3, #6
 8003938:	d902      	bls.n	8003940 <NVIC_EncodePriority+0x30>
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	3b03      	subs	r3, #3
 800393e:	e000      	b.n	8003942 <NVIC_EncodePriority+0x32>
 8003940:	2300      	movs	r3, #0
 8003942:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003944:	f04f 32ff 	mov.w	r2, #4294967295
 8003948:	69bb      	ldr	r3, [r7, #24]
 800394a:	fa02 f303 	lsl.w	r3, r2, r3
 800394e:	43da      	mvns	r2, r3
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	401a      	ands	r2, r3
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003958:	f04f 31ff 	mov.w	r1, #4294967295
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	fa01 f303 	lsl.w	r3, r1, r3
 8003962:	43d9      	mvns	r1, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003968:	4313      	orrs	r3, r2
         );
}
 800396a:	4618      	mov	r0, r3
 800396c:	3724      	adds	r7, #36	; 0x24
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
	...

08003978 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b082      	sub	sp, #8
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	3b01      	subs	r3, #1
 8003984:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003988:	d301      	bcc.n	800398e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800398a:	2301      	movs	r3, #1
 800398c:	e00f      	b.n	80039ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800398e:	4a0a      	ldr	r2, [pc, #40]	; (80039b8 <SysTick_Config+0x40>)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	3b01      	subs	r3, #1
 8003994:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003996:	210f      	movs	r1, #15
 8003998:	f04f 30ff 	mov.w	r0, #4294967295
 800399c:	f7ff ff8e 	bl	80038bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039a0:	4b05      	ldr	r3, [pc, #20]	; (80039b8 <SysTick_Config+0x40>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039a6:	4b04      	ldr	r3, [pc, #16]	; (80039b8 <SysTick_Config+0x40>)
 80039a8:	2207      	movs	r2, #7
 80039aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039ac:	2300      	movs	r3, #0
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3708      	adds	r7, #8
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	e000e010 	.word	0xe000e010

080039bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f7ff ff47 	bl	8003858 <__NVIC_SetPriorityGrouping>
}
 80039ca:	bf00      	nop
 80039cc:	3708      	adds	r7, #8
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b086      	sub	sp, #24
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	4603      	mov	r3, r0
 80039da:	60b9      	str	r1, [r7, #8]
 80039dc:	607a      	str	r2, [r7, #4]
 80039de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039e0:	2300      	movs	r3, #0
 80039e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039e4:	f7ff ff5c 	bl	80038a0 <__NVIC_GetPriorityGrouping>
 80039e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	68b9      	ldr	r1, [r7, #8]
 80039ee:	6978      	ldr	r0, [r7, #20]
 80039f0:	f7ff ff8e 	bl	8003910 <NVIC_EncodePriority>
 80039f4:	4602      	mov	r2, r0
 80039f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039fa:	4611      	mov	r1, r2
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7ff ff5d 	bl	80038bc <__NVIC_SetPriority>
}
 8003a02:	bf00      	nop
 8003a04:	3718      	adds	r7, #24
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b082      	sub	sp, #8
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f7ff ffb0 	bl	8003978 <SysTick_Config>
 8003a18:	4603      	mov	r3, r0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3708      	adds	r7, #8
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
	...

08003a24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b087      	sub	sp, #28
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a32:	e154      	b.n	8003cde <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	2101      	movs	r1, #1
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a40:	4013      	ands	r3, r2
 8003a42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	f000 8146 	beq.w	8003cd8 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	f003 0303 	and.w	r3, r3, #3
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d005      	beq.n	8003a64 <HAL_GPIO_Init+0x40>
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f003 0303 	and.w	r3, r3, #3
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d130      	bne.n	8003ac6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	005b      	lsls	r3, r3, #1
 8003a6e:	2203      	movs	r2, #3
 8003a70:	fa02 f303 	lsl.w	r3, r2, r3
 8003a74:	43db      	mvns	r3, r3
 8003a76:	693a      	ldr	r2, [r7, #16]
 8003a78:	4013      	ands	r3, r2
 8003a7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	68da      	ldr	r2, [r3, #12]
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	005b      	lsls	r3, r3, #1
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	693a      	ldr	r2, [r7, #16]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa2:	43db      	mvns	r3, r3
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	091b      	lsrs	r3, r3, #4
 8003ab0:	f003 0201 	and.w	r2, r3, #1
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aba:	693a      	ldr	r2, [r7, #16]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f003 0303 	and.w	r3, r3, #3
 8003ace:	2b03      	cmp	r3, #3
 8003ad0:	d017      	beq.n	8003b02 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	005b      	lsls	r3, r3, #1
 8003adc:	2203      	movs	r2, #3
 8003ade:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	689a      	ldr	r2, [r3, #8]
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	005b      	lsls	r3, r3, #1
 8003af2:	fa02 f303 	lsl.w	r3, r2, r3
 8003af6:	693a      	ldr	r2, [r7, #16]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	693a      	ldr	r2, [r7, #16]
 8003b00:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f003 0303 	and.w	r3, r3, #3
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d123      	bne.n	8003b56 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	08da      	lsrs	r2, r3, #3
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	3208      	adds	r2, #8
 8003b16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b1a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	f003 0307 	and.w	r3, r3, #7
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	220f      	movs	r2, #15
 8003b26:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2a:	43db      	mvns	r3, r3
 8003b2c:	693a      	ldr	r2, [r7, #16]
 8003b2e:	4013      	ands	r3, r2
 8003b30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	691a      	ldr	r2, [r3, #16]
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	f003 0307 	and.w	r3, r3, #7
 8003b3c:	009b      	lsls	r3, r3, #2
 8003b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b42:	693a      	ldr	r2, [r7, #16]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	08da      	lsrs	r2, r3, #3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	3208      	adds	r2, #8
 8003b50:	6939      	ldr	r1, [r7, #16]
 8003b52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	005b      	lsls	r3, r3, #1
 8003b60:	2203      	movs	r2, #3
 8003b62:	fa02 f303 	lsl.w	r3, r2, r3
 8003b66:	43db      	mvns	r3, r3
 8003b68:	693a      	ldr	r2, [r7, #16]
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f003 0203 	and.w	r2, r3, #3
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	005b      	lsls	r3, r3, #1
 8003b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7e:	693a      	ldr	r2, [r7, #16]
 8003b80:	4313      	orrs	r3, r2
 8003b82:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	693a      	ldr	r2, [r7, #16]
 8003b88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	f000 80a0 	beq.w	8003cd8 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b98:	4b58      	ldr	r3, [pc, #352]	; (8003cfc <HAL_GPIO_Init+0x2d8>)
 8003b9a:	699b      	ldr	r3, [r3, #24]
 8003b9c:	4a57      	ldr	r2, [pc, #348]	; (8003cfc <HAL_GPIO_Init+0x2d8>)
 8003b9e:	f043 0301 	orr.w	r3, r3, #1
 8003ba2:	6193      	str	r3, [r2, #24]
 8003ba4:	4b55      	ldr	r3, [pc, #340]	; (8003cfc <HAL_GPIO_Init+0x2d8>)
 8003ba6:	699b      	ldr	r3, [r3, #24]
 8003ba8:	f003 0301 	and.w	r3, r3, #1
 8003bac:	60bb      	str	r3, [r7, #8]
 8003bae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003bb0:	4a53      	ldr	r2, [pc, #332]	; (8003d00 <HAL_GPIO_Init+0x2dc>)
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	089b      	lsrs	r3, r3, #2
 8003bb6:	3302      	adds	r3, #2
 8003bb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bbc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	f003 0303 	and.w	r3, r3, #3
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	220f      	movs	r2, #15
 8003bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bcc:	43db      	mvns	r3, r3
 8003bce:	693a      	ldr	r2, [r7, #16]
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003bda:	d019      	beq.n	8003c10 <HAL_GPIO_Init+0x1ec>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	4a49      	ldr	r2, [pc, #292]	; (8003d04 <HAL_GPIO_Init+0x2e0>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d013      	beq.n	8003c0c <HAL_GPIO_Init+0x1e8>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	4a48      	ldr	r2, [pc, #288]	; (8003d08 <HAL_GPIO_Init+0x2e4>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d00d      	beq.n	8003c08 <HAL_GPIO_Init+0x1e4>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	4a47      	ldr	r2, [pc, #284]	; (8003d0c <HAL_GPIO_Init+0x2e8>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d007      	beq.n	8003c04 <HAL_GPIO_Init+0x1e0>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	4a46      	ldr	r2, [pc, #280]	; (8003d10 <HAL_GPIO_Init+0x2ec>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d101      	bne.n	8003c00 <HAL_GPIO_Init+0x1dc>
 8003bfc:	2304      	movs	r3, #4
 8003bfe:	e008      	b.n	8003c12 <HAL_GPIO_Init+0x1ee>
 8003c00:	2305      	movs	r3, #5
 8003c02:	e006      	b.n	8003c12 <HAL_GPIO_Init+0x1ee>
 8003c04:	2303      	movs	r3, #3
 8003c06:	e004      	b.n	8003c12 <HAL_GPIO_Init+0x1ee>
 8003c08:	2302      	movs	r3, #2
 8003c0a:	e002      	b.n	8003c12 <HAL_GPIO_Init+0x1ee>
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e000      	b.n	8003c12 <HAL_GPIO_Init+0x1ee>
 8003c10:	2300      	movs	r3, #0
 8003c12:	697a      	ldr	r2, [r7, #20]
 8003c14:	f002 0203 	and.w	r2, r2, #3
 8003c18:	0092      	lsls	r2, r2, #2
 8003c1a:	4093      	lsls	r3, r2
 8003c1c:	693a      	ldr	r2, [r7, #16]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c22:	4937      	ldr	r1, [pc, #220]	; (8003d00 <HAL_GPIO_Init+0x2dc>)
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	089b      	lsrs	r3, r3, #2
 8003c28:	3302      	adds	r3, #2
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c30:	4b38      	ldr	r3, [pc, #224]	; (8003d14 <HAL_GPIO_Init+0x2f0>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	43db      	mvns	r3, r3
 8003c3a:	693a      	ldr	r2, [r7, #16]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d003      	beq.n	8003c54 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003c54:	4a2f      	ldr	r2, [pc, #188]	; (8003d14 <HAL_GPIO_Init+0x2f0>)
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c5a:	4b2e      	ldr	r3, [pc, #184]	; (8003d14 <HAL_GPIO_Init+0x2f0>)
 8003c5c:	68db      	ldr	r3, [r3, #12]
 8003c5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	43db      	mvns	r3, r3
 8003c64:	693a      	ldr	r2, [r7, #16]
 8003c66:	4013      	ands	r3, r2
 8003c68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d003      	beq.n	8003c7e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003c7e:	4a25      	ldr	r2, [pc, #148]	; (8003d14 <HAL_GPIO_Init+0x2f0>)
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c84:	4b23      	ldr	r3, [pc, #140]	; (8003d14 <HAL_GPIO_Init+0x2f0>)
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	43db      	mvns	r3, r3
 8003c8e:	693a      	ldr	r2, [r7, #16]
 8003c90:	4013      	ands	r3, r2
 8003c92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d003      	beq.n	8003ca8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003ca0:	693a      	ldr	r2, [r7, #16]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003ca8:	4a1a      	ldr	r2, [pc, #104]	; (8003d14 <HAL_GPIO_Init+0x2f0>)
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cae:	4b19      	ldr	r3, [pc, #100]	; (8003d14 <HAL_GPIO_Init+0x2f0>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	43db      	mvns	r3, r3
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	4013      	ands	r3, r2
 8003cbc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d003      	beq.n	8003cd2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003cca:	693a      	ldr	r2, [r7, #16]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003cd2:	4a10      	ldr	r2, [pc, #64]	; (8003d14 <HAL_GPIO_Init+0x2f0>)
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	3301      	adds	r3, #1
 8003cdc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	fa22 f303 	lsr.w	r3, r2, r3
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	f47f aea3 	bne.w	8003a34 <HAL_GPIO_Init+0x10>
  }
}
 8003cee:	bf00      	nop
 8003cf0:	bf00      	nop
 8003cf2:	371c      	adds	r7, #28
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	40010000 	.word	0x40010000
 8003d04:	48000400 	.word	0x48000400
 8003d08:	48000800 	.word	0x48000800
 8003d0c:	48000c00 	.word	0x48000c00
 8003d10:	48001000 	.word	0x48001000
 8003d14:	40010400 	.word	0x40010400

08003d18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b083      	sub	sp, #12
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	460b      	mov	r3, r1
 8003d22:	807b      	strh	r3, [r7, #2]
 8003d24:	4613      	mov	r3, r2
 8003d26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d28:	787b      	ldrb	r3, [r7, #1]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d003      	beq.n	8003d36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d2e:	887a      	ldrh	r2, [r7, #2]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d34:	e002      	b.n	8003d3c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d36:	887a      	ldrh	r2, [r7, #2]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr

08003d48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b082      	sub	sp, #8
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d101      	bne.n	8003d5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e081      	b.n	8003e5e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d106      	bne.n	8003d74 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f7fe f928 	bl	8001fc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2224      	movs	r2, #36	; 0x24
 8003d78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f022 0201 	bic.w	r2, r2, #1
 8003d8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	685a      	ldr	r2, [r3, #4]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d98:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	689a      	ldr	r2, [r3, #8]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003da8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d107      	bne.n	8003dc2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	689a      	ldr	r2, [r3, #8]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003dbe:	609a      	str	r2, [r3, #8]
 8003dc0:	e006      	b.n	8003dd0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	689a      	ldr	r2, [r3, #8]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003dce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	2b02      	cmp	r3, #2
 8003dd6:	d104      	bne.n	8003de2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003de0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	6812      	ldr	r2, [r2, #0]
 8003dec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003df0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003df4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68da      	ldr	r2, [r3, #12]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e04:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	691a      	ldr	r2, [r3, #16]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	695b      	ldr	r3, [r3, #20]
 8003e0e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	699b      	ldr	r3, [r3, #24]
 8003e16:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	430a      	orrs	r2, r1
 8003e1e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	69d9      	ldr	r1, [r3, #28]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6a1a      	ldr	r2, [r3, #32]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	430a      	orrs	r2, r1
 8003e2e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f042 0201 	orr.w	r2, r2, #1
 8003e3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2220      	movs	r2, #32
 8003e4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2200      	movs	r2, #0
 8003e58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3708      	adds	r7, #8
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
	...

08003e68 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b088      	sub	sp, #32
 8003e6c:	af02      	add	r7, sp, #8
 8003e6e:	60f8      	str	r0, [r7, #12]
 8003e70:	4608      	mov	r0, r1
 8003e72:	4611      	mov	r1, r2
 8003e74:	461a      	mov	r2, r3
 8003e76:	4603      	mov	r3, r0
 8003e78:	817b      	strh	r3, [r7, #10]
 8003e7a:	460b      	mov	r3, r1
 8003e7c:	813b      	strh	r3, [r7, #8]
 8003e7e:	4613      	mov	r3, r2
 8003e80:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	2b20      	cmp	r3, #32
 8003e8c:	f040 80f9 	bne.w	8004082 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e90:	6a3b      	ldr	r3, [r7, #32]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d002      	beq.n	8003e9c <HAL_I2C_Mem_Write+0x34>
 8003e96:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d105      	bne.n	8003ea8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ea2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e0ed      	b.n	8004084 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d101      	bne.n	8003eb6 <HAL_I2C_Mem_Write+0x4e>
 8003eb2:	2302      	movs	r3, #2
 8003eb4:	e0e6      	b.n	8004084 <HAL_I2C_Mem_Write+0x21c>
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003ebe:	f7fe fa8f 	bl	80023e0 <HAL_GetTick>
 8003ec2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	9300      	str	r3, [sp, #0]
 8003ec8:	2319      	movs	r3, #25
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003ed0:	68f8      	ldr	r0, [r7, #12]
 8003ed2:	f000 fac3 	bl	800445c <I2C_WaitOnFlagUntilTimeout>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d001      	beq.n	8003ee0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	e0d1      	b.n	8004084 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2221      	movs	r2, #33	; 0x21
 8003ee4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2240      	movs	r2, #64	; 0x40
 8003eec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6a3a      	ldr	r2, [r7, #32]
 8003efa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003f00:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2200      	movs	r2, #0
 8003f06:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f08:	88f8      	ldrh	r0, [r7, #6]
 8003f0a:	893a      	ldrh	r2, [r7, #8]
 8003f0c:	8979      	ldrh	r1, [r7, #10]
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	9301      	str	r3, [sp, #4]
 8003f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f14:	9300      	str	r3, [sp, #0]
 8003f16:	4603      	mov	r3, r0
 8003f18:	68f8      	ldr	r0, [r7, #12]
 8003f1a:	f000 f9d3 	bl	80042c4 <I2C_RequestMemoryWrite>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d005      	beq.n	8003f30 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e0a9      	b.n	8004084 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	2bff      	cmp	r3, #255	; 0xff
 8003f38:	d90e      	bls.n	8003f58 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	22ff      	movs	r2, #255	; 0xff
 8003f3e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f44:	b2da      	uxtb	r2, r3
 8003f46:	8979      	ldrh	r1, [r7, #10]
 8003f48:	2300      	movs	r3, #0
 8003f4a:	9300      	str	r3, [sp, #0]
 8003f4c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f50:	68f8      	ldr	r0, [r7, #12]
 8003f52:	f000 fc3d 	bl	80047d0 <I2C_TransferConfig>
 8003f56:	e00f      	b.n	8003f78 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f5c:	b29a      	uxth	r2, r3
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f66:	b2da      	uxtb	r2, r3
 8003f68:	8979      	ldrh	r1, [r7, #10]
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	9300      	str	r3, [sp, #0]
 8003f6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f72:	68f8      	ldr	r0, [r7, #12]
 8003f74:	f000 fc2c 	bl	80047d0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f78:	697a      	ldr	r2, [r7, #20]
 8003f7a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f7c:	68f8      	ldr	r0, [r7, #12]
 8003f7e:	f000 fabc 	bl	80044fa <I2C_WaitOnTXISFlagUntilTimeout>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d001      	beq.n	8003f8c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e07b      	b.n	8004084 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f90:	781a      	ldrb	r2, [r3, #0]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f9c:	1c5a      	adds	r2, r3, #1
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	3b01      	subs	r3, #1
 8003faa:	b29a      	uxth	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fb4:	3b01      	subs	r3, #1
 8003fb6:	b29a      	uxth	r2, r3
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d034      	beq.n	8004030 <HAL_I2C_Mem_Write+0x1c8>
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d130      	bne.n	8004030 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	9300      	str	r3, [sp, #0]
 8003fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	2180      	movs	r1, #128	; 0x80
 8003fd8:	68f8      	ldr	r0, [r7, #12]
 8003fda:	f000 fa3f 	bl	800445c <I2C_WaitOnFlagUntilTimeout>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d001      	beq.n	8003fe8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e04d      	b.n	8004084 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	2bff      	cmp	r3, #255	; 0xff
 8003ff0:	d90e      	bls.n	8004010 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	22ff      	movs	r2, #255	; 0xff
 8003ff6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ffc:	b2da      	uxtb	r2, r3
 8003ffe:	8979      	ldrh	r1, [r7, #10]
 8004000:	2300      	movs	r3, #0
 8004002:	9300      	str	r3, [sp, #0]
 8004004:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004008:	68f8      	ldr	r0, [r7, #12]
 800400a:	f000 fbe1 	bl	80047d0 <I2C_TransferConfig>
 800400e:	e00f      	b.n	8004030 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004014:	b29a      	uxth	r2, r3
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800401e:	b2da      	uxtb	r2, r3
 8004020:	8979      	ldrh	r1, [r7, #10]
 8004022:	2300      	movs	r3, #0
 8004024:	9300      	str	r3, [sp, #0]
 8004026:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800402a:	68f8      	ldr	r0, [r7, #12]
 800402c:	f000 fbd0 	bl	80047d0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004034:	b29b      	uxth	r3, r3
 8004036:	2b00      	cmp	r3, #0
 8004038:	d19e      	bne.n	8003f78 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800403a:	697a      	ldr	r2, [r7, #20]
 800403c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800403e:	68f8      	ldr	r0, [r7, #12]
 8004040:	f000 faa2 	bl	8004588 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d001      	beq.n	800404e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e01a      	b.n	8004084 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	2220      	movs	r2, #32
 8004054:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	6859      	ldr	r1, [r3, #4]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	4b0a      	ldr	r3, [pc, #40]	; (800408c <HAL_I2C_Mem_Write+0x224>)
 8004062:	400b      	ands	r3, r1
 8004064:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2220      	movs	r2, #32
 800406a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800407e:	2300      	movs	r3, #0
 8004080:	e000      	b.n	8004084 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004082:	2302      	movs	r3, #2
  }
}
 8004084:	4618      	mov	r0, r3
 8004086:	3718      	adds	r7, #24
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}
 800408c:	fe00e800 	.word	0xfe00e800

08004090 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b088      	sub	sp, #32
 8004094:	af02      	add	r7, sp, #8
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	4608      	mov	r0, r1
 800409a:	4611      	mov	r1, r2
 800409c:	461a      	mov	r2, r3
 800409e:	4603      	mov	r3, r0
 80040a0:	817b      	strh	r3, [r7, #10]
 80040a2:	460b      	mov	r3, r1
 80040a4:	813b      	strh	r3, [r7, #8]
 80040a6:	4613      	mov	r3, r2
 80040a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b20      	cmp	r3, #32
 80040b4:	f040 80fd 	bne.w	80042b2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80040b8:	6a3b      	ldr	r3, [r7, #32]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d002      	beq.n	80040c4 <HAL_I2C_Mem_Read+0x34>
 80040be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d105      	bne.n	80040d0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040ca:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e0f1      	b.n	80042b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d101      	bne.n	80040de <HAL_I2C_Mem_Read+0x4e>
 80040da:	2302      	movs	r3, #2
 80040dc:	e0ea      	b.n	80042b4 <HAL_I2C_Mem_Read+0x224>
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2201      	movs	r2, #1
 80040e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80040e6:	f7fe f97b 	bl	80023e0 <HAL_GetTick>
 80040ea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	9300      	str	r3, [sp, #0]
 80040f0:	2319      	movs	r3, #25
 80040f2:	2201      	movs	r2, #1
 80040f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80040f8:	68f8      	ldr	r0, [r7, #12]
 80040fa:	f000 f9af 	bl	800445c <I2C_WaitOnFlagUntilTimeout>
 80040fe:	4603      	mov	r3, r0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d001      	beq.n	8004108 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e0d5      	b.n	80042b4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2222      	movs	r2, #34	; 0x22
 800410c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2240      	movs	r2, #64	; 0x40
 8004114:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2200      	movs	r2, #0
 800411c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	6a3a      	ldr	r2, [r7, #32]
 8004122:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004128:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2200      	movs	r2, #0
 800412e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004130:	88f8      	ldrh	r0, [r7, #6]
 8004132:	893a      	ldrh	r2, [r7, #8]
 8004134:	8979      	ldrh	r1, [r7, #10]
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	9301      	str	r3, [sp, #4]
 800413a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800413c:	9300      	str	r3, [sp, #0]
 800413e:	4603      	mov	r3, r0
 8004140:	68f8      	ldr	r0, [r7, #12]
 8004142:	f000 f913 	bl	800436c <I2C_RequestMemoryRead>
 8004146:	4603      	mov	r3, r0
 8004148:	2b00      	cmp	r3, #0
 800414a:	d005      	beq.n	8004158 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2200      	movs	r2, #0
 8004150:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e0ad      	b.n	80042b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800415c:	b29b      	uxth	r3, r3
 800415e:	2bff      	cmp	r3, #255	; 0xff
 8004160:	d90e      	bls.n	8004180 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	22ff      	movs	r2, #255	; 0xff
 8004166:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800416c:	b2da      	uxtb	r2, r3
 800416e:	8979      	ldrh	r1, [r7, #10]
 8004170:	4b52      	ldr	r3, [pc, #328]	; (80042bc <HAL_I2C_Mem_Read+0x22c>)
 8004172:	9300      	str	r3, [sp, #0]
 8004174:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004178:	68f8      	ldr	r0, [r7, #12]
 800417a:	f000 fb29 	bl	80047d0 <I2C_TransferConfig>
 800417e:	e00f      	b.n	80041a0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004184:	b29a      	uxth	r2, r3
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800418e:	b2da      	uxtb	r2, r3
 8004190:	8979      	ldrh	r1, [r7, #10]
 8004192:	4b4a      	ldr	r3, [pc, #296]	; (80042bc <HAL_I2C_Mem_Read+0x22c>)
 8004194:	9300      	str	r3, [sp, #0]
 8004196:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800419a:	68f8      	ldr	r0, [r7, #12]
 800419c:	f000 fb18 	bl	80047d0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	9300      	str	r3, [sp, #0]
 80041a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041a6:	2200      	movs	r2, #0
 80041a8:	2104      	movs	r1, #4
 80041aa:	68f8      	ldr	r0, [r7, #12]
 80041ac:	f000 f956 	bl	800445c <I2C_WaitOnFlagUntilTimeout>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d001      	beq.n	80041ba <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e07c      	b.n	80042b4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c4:	b2d2      	uxtb	r2, r2
 80041c6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041cc:	1c5a      	adds	r2, r3, #1
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041d6:	3b01      	subs	r3, #1
 80041d8:	b29a      	uxth	r2, r3
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	3b01      	subs	r3, #1
 80041e6:	b29a      	uxth	r2, r3
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041f0:	b29b      	uxth	r3, r3
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d034      	beq.n	8004260 <HAL_I2C_Mem_Read+0x1d0>
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d130      	bne.n	8004260 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	9300      	str	r3, [sp, #0]
 8004202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004204:	2200      	movs	r2, #0
 8004206:	2180      	movs	r1, #128	; 0x80
 8004208:	68f8      	ldr	r0, [r7, #12]
 800420a:	f000 f927 	bl	800445c <I2C_WaitOnFlagUntilTimeout>
 800420e:	4603      	mov	r3, r0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d001      	beq.n	8004218 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e04d      	b.n	80042b4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800421c:	b29b      	uxth	r3, r3
 800421e:	2bff      	cmp	r3, #255	; 0xff
 8004220:	d90e      	bls.n	8004240 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	22ff      	movs	r2, #255	; 0xff
 8004226:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800422c:	b2da      	uxtb	r2, r3
 800422e:	8979      	ldrh	r1, [r7, #10]
 8004230:	2300      	movs	r3, #0
 8004232:	9300      	str	r3, [sp, #0]
 8004234:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f000 fac9 	bl	80047d0 <I2C_TransferConfig>
 800423e:	e00f      	b.n	8004260 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004244:	b29a      	uxth	r2, r3
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800424e:	b2da      	uxtb	r2, r3
 8004250:	8979      	ldrh	r1, [r7, #10]
 8004252:	2300      	movs	r3, #0
 8004254:	9300      	str	r3, [sp, #0]
 8004256:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800425a:	68f8      	ldr	r0, [r7, #12]
 800425c:	f000 fab8 	bl	80047d0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004264:	b29b      	uxth	r3, r3
 8004266:	2b00      	cmp	r3, #0
 8004268:	d19a      	bne.n	80041a0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800426a:	697a      	ldr	r2, [r7, #20]
 800426c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800426e:	68f8      	ldr	r0, [r7, #12]
 8004270:	f000 f98a 	bl	8004588 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004274:	4603      	mov	r3, r0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e01a      	b.n	80042b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	2220      	movs	r2, #32
 8004284:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6859      	ldr	r1, [r3, #4]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	4b0b      	ldr	r3, [pc, #44]	; (80042c0 <HAL_I2C_Mem_Read+0x230>)
 8004292:	400b      	ands	r3, r1
 8004294:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2220      	movs	r2, #32
 800429a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2200      	movs	r2, #0
 80042aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80042ae:	2300      	movs	r3, #0
 80042b0:	e000      	b.n	80042b4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80042b2:	2302      	movs	r3, #2
  }
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3718      	adds	r7, #24
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	80002400 	.word	0x80002400
 80042c0:	fe00e800 	.word	0xfe00e800

080042c4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b086      	sub	sp, #24
 80042c8:	af02      	add	r7, sp, #8
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	4608      	mov	r0, r1
 80042ce:	4611      	mov	r1, r2
 80042d0:	461a      	mov	r2, r3
 80042d2:	4603      	mov	r3, r0
 80042d4:	817b      	strh	r3, [r7, #10]
 80042d6:	460b      	mov	r3, r1
 80042d8:	813b      	strh	r3, [r7, #8]
 80042da:	4613      	mov	r3, r2
 80042dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80042de:	88fb      	ldrh	r3, [r7, #6]
 80042e0:	b2da      	uxtb	r2, r3
 80042e2:	8979      	ldrh	r1, [r7, #10]
 80042e4:	4b20      	ldr	r3, [pc, #128]	; (8004368 <I2C_RequestMemoryWrite+0xa4>)
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80042ec:	68f8      	ldr	r0, [r7, #12]
 80042ee:	f000 fa6f 	bl	80047d0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042f2:	69fa      	ldr	r2, [r7, #28]
 80042f4:	69b9      	ldr	r1, [r7, #24]
 80042f6:	68f8      	ldr	r0, [r7, #12]
 80042f8:	f000 f8ff 	bl	80044fa <I2C_WaitOnTXISFlagUntilTimeout>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d001      	beq.n	8004306 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e02c      	b.n	8004360 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004306:	88fb      	ldrh	r3, [r7, #6]
 8004308:	2b01      	cmp	r3, #1
 800430a:	d105      	bne.n	8004318 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800430c:	893b      	ldrh	r3, [r7, #8]
 800430e:	b2da      	uxtb	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	629a      	str	r2, [r3, #40]	; 0x28
 8004316:	e015      	b.n	8004344 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004318:	893b      	ldrh	r3, [r7, #8]
 800431a:	0a1b      	lsrs	r3, r3, #8
 800431c:	b29b      	uxth	r3, r3
 800431e:	b2da      	uxtb	r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004326:	69fa      	ldr	r2, [r7, #28]
 8004328:	69b9      	ldr	r1, [r7, #24]
 800432a:	68f8      	ldr	r0, [r7, #12]
 800432c:	f000 f8e5 	bl	80044fa <I2C_WaitOnTXISFlagUntilTimeout>
 8004330:	4603      	mov	r3, r0
 8004332:	2b00      	cmp	r3, #0
 8004334:	d001      	beq.n	800433a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e012      	b.n	8004360 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800433a:	893b      	ldrh	r3, [r7, #8]
 800433c:	b2da      	uxtb	r2, r3
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	9300      	str	r3, [sp, #0]
 8004348:	69bb      	ldr	r3, [r7, #24]
 800434a:	2200      	movs	r2, #0
 800434c:	2180      	movs	r1, #128	; 0x80
 800434e:	68f8      	ldr	r0, [r7, #12]
 8004350:	f000 f884 	bl	800445c <I2C_WaitOnFlagUntilTimeout>
 8004354:	4603      	mov	r3, r0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d001      	beq.n	800435e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e000      	b.n	8004360 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800435e:	2300      	movs	r3, #0
}
 8004360:	4618      	mov	r0, r3
 8004362:	3710      	adds	r7, #16
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}
 8004368:	80002000 	.word	0x80002000

0800436c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b086      	sub	sp, #24
 8004370:	af02      	add	r7, sp, #8
 8004372:	60f8      	str	r0, [r7, #12]
 8004374:	4608      	mov	r0, r1
 8004376:	4611      	mov	r1, r2
 8004378:	461a      	mov	r2, r3
 800437a:	4603      	mov	r3, r0
 800437c:	817b      	strh	r3, [r7, #10]
 800437e:	460b      	mov	r3, r1
 8004380:	813b      	strh	r3, [r7, #8]
 8004382:	4613      	mov	r3, r2
 8004384:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004386:	88fb      	ldrh	r3, [r7, #6]
 8004388:	b2da      	uxtb	r2, r3
 800438a:	8979      	ldrh	r1, [r7, #10]
 800438c:	4b20      	ldr	r3, [pc, #128]	; (8004410 <I2C_RequestMemoryRead+0xa4>)
 800438e:	9300      	str	r3, [sp, #0]
 8004390:	2300      	movs	r3, #0
 8004392:	68f8      	ldr	r0, [r7, #12]
 8004394:	f000 fa1c 	bl	80047d0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004398:	69fa      	ldr	r2, [r7, #28]
 800439a:	69b9      	ldr	r1, [r7, #24]
 800439c:	68f8      	ldr	r0, [r7, #12]
 800439e:	f000 f8ac 	bl	80044fa <I2C_WaitOnTXISFlagUntilTimeout>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d001      	beq.n	80043ac <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e02c      	b.n	8004406 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80043ac:	88fb      	ldrh	r3, [r7, #6]
 80043ae:	2b01      	cmp	r3, #1
 80043b0:	d105      	bne.n	80043be <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80043b2:	893b      	ldrh	r3, [r7, #8]
 80043b4:	b2da      	uxtb	r2, r3
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	629a      	str	r2, [r3, #40]	; 0x28
 80043bc:	e015      	b.n	80043ea <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80043be:	893b      	ldrh	r3, [r7, #8]
 80043c0:	0a1b      	lsrs	r3, r3, #8
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	b2da      	uxtb	r2, r3
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043cc:	69fa      	ldr	r2, [r7, #28]
 80043ce:	69b9      	ldr	r1, [r7, #24]
 80043d0:	68f8      	ldr	r0, [r7, #12]
 80043d2:	f000 f892 	bl	80044fa <I2C_WaitOnTXISFlagUntilTimeout>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d001      	beq.n	80043e0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e012      	b.n	8004406 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80043e0:	893b      	ldrh	r3, [r7, #8]
 80043e2:	b2da      	uxtb	r2, r3
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	9300      	str	r3, [sp, #0]
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	2200      	movs	r2, #0
 80043f2:	2140      	movs	r1, #64	; 0x40
 80043f4:	68f8      	ldr	r0, [r7, #12]
 80043f6:	f000 f831 	bl	800445c <I2C_WaitOnFlagUntilTimeout>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d001      	beq.n	8004404 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	e000      	b.n	8004406 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3710      	adds	r7, #16
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	80002000 	.word	0x80002000

08004414 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	699b      	ldr	r3, [r3, #24]
 8004422:	f003 0302 	and.w	r3, r3, #2
 8004426:	2b02      	cmp	r3, #2
 8004428:	d103      	bne.n	8004432 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2200      	movs	r2, #0
 8004430:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	699b      	ldr	r3, [r3, #24]
 8004438:	f003 0301 	and.w	r3, r3, #1
 800443c:	2b01      	cmp	r3, #1
 800443e:	d007      	beq.n	8004450 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	699a      	ldr	r2, [r3, #24]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f042 0201 	orr.w	r2, r2, #1
 800444e:	619a      	str	r2, [r3, #24]
  }
}
 8004450:	bf00      	nop
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	60f8      	str	r0, [r7, #12]
 8004464:	60b9      	str	r1, [r7, #8]
 8004466:	603b      	str	r3, [r7, #0]
 8004468:	4613      	mov	r3, r2
 800446a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800446c:	e031      	b.n	80044d2 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004474:	d02d      	beq.n	80044d2 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004476:	f7fd ffb3 	bl	80023e0 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	683a      	ldr	r2, [r7, #0]
 8004482:	429a      	cmp	r2, r3
 8004484:	d302      	bcc.n	800448c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d122      	bne.n	80044d2 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	699a      	ldr	r2, [r3, #24]
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	4013      	ands	r3, r2
 8004496:	68ba      	ldr	r2, [r7, #8]
 8004498:	429a      	cmp	r2, r3
 800449a:	bf0c      	ite	eq
 800449c:	2301      	moveq	r3, #1
 800449e:	2300      	movne	r3, #0
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	461a      	mov	r2, r3
 80044a4:	79fb      	ldrb	r3, [r7, #7]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d113      	bne.n	80044d2 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ae:	f043 0220 	orr.w	r2, r3, #32
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2220      	movs	r2, #32
 80044ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e00f      	b.n	80044f2 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	699a      	ldr	r2, [r3, #24]
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	4013      	ands	r3, r2
 80044dc:	68ba      	ldr	r2, [r7, #8]
 80044de:	429a      	cmp	r2, r3
 80044e0:	bf0c      	ite	eq
 80044e2:	2301      	moveq	r3, #1
 80044e4:	2300      	movne	r3, #0
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	461a      	mov	r2, r3
 80044ea:	79fb      	ldrb	r3, [r7, #7]
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d0be      	beq.n	800446e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044f0:	2300      	movs	r3, #0
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3710      	adds	r7, #16
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}

080044fa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80044fa:	b580      	push	{r7, lr}
 80044fc:	b084      	sub	sp, #16
 80044fe:	af00      	add	r7, sp, #0
 8004500:	60f8      	str	r0, [r7, #12]
 8004502:	60b9      	str	r1, [r7, #8]
 8004504:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004506:	e033      	b.n	8004570 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	68b9      	ldr	r1, [r7, #8]
 800450c:	68f8      	ldr	r0, [r7, #12]
 800450e:	f000 f87f 	bl	8004610 <I2C_IsErrorOccurred>
 8004512:	4603      	mov	r3, r0
 8004514:	2b00      	cmp	r3, #0
 8004516:	d001      	beq.n	800451c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e031      	b.n	8004580 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004522:	d025      	beq.n	8004570 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004524:	f7fd ff5c 	bl	80023e0 <HAL_GetTick>
 8004528:	4602      	mov	r2, r0
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	68ba      	ldr	r2, [r7, #8]
 8004530:	429a      	cmp	r2, r3
 8004532:	d302      	bcc.n	800453a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d11a      	bne.n	8004570 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	699b      	ldr	r3, [r3, #24]
 8004540:	f003 0302 	and.w	r3, r3, #2
 8004544:	2b02      	cmp	r3, #2
 8004546:	d013      	beq.n	8004570 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800454c:	f043 0220 	orr.w	r2, r3, #32
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2220      	movs	r2, #32
 8004558:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2200      	movs	r2, #0
 8004560:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e007      	b.n	8004580 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	f003 0302 	and.w	r3, r3, #2
 800457a:	2b02      	cmp	r3, #2
 800457c:	d1c4      	bne.n	8004508 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800457e:	2300      	movs	r3, #0
}
 8004580:	4618      	mov	r0, r3
 8004582:	3710      	adds	r7, #16
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}

08004588 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	60f8      	str	r0, [r7, #12]
 8004590:	60b9      	str	r1, [r7, #8]
 8004592:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004594:	e02f      	b.n	80045f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	68b9      	ldr	r1, [r7, #8]
 800459a:	68f8      	ldr	r0, [r7, #12]
 800459c:	f000 f838 	bl	8004610 <I2C_IsErrorOccurred>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d001      	beq.n	80045aa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e02d      	b.n	8004606 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045aa:	f7fd ff19 	bl	80023e0 <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	68ba      	ldr	r2, [r7, #8]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d302      	bcc.n	80045c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d11a      	bne.n	80045f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	699b      	ldr	r3, [r3, #24]
 80045c6:	f003 0320 	and.w	r3, r3, #32
 80045ca:	2b20      	cmp	r3, #32
 80045cc:	d013      	beq.n	80045f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045d2:	f043 0220 	orr.w	r2, r3, #32
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2220      	movs	r2, #32
 80045de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e007      	b.n	8004606 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	699b      	ldr	r3, [r3, #24]
 80045fc:	f003 0320 	and.w	r3, r3, #32
 8004600:	2b20      	cmp	r3, #32
 8004602:	d1c8      	bne.n	8004596 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004604:	2300      	movs	r3, #0
}
 8004606:	4618      	mov	r0, r3
 8004608:	3710      	adds	r7, #16
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
	...

08004610 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b08a      	sub	sp, #40	; 0x28
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800461c:	2300      	movs	r3, #0
 800461e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	699b      	ldr	r3, [r3, #24]
 8004628:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800462a:	2300      	movs	r3, #0
 800462c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004632:	69bb      	ldr	r3, [r7, #24]
 8004634:	f003 0310 	and.w	r3, r3, #16
 8004638:	2b00      	cmp	r3, #0
 800463a:	d068      	beq.n	800470e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2210      	movs	r2, #16
 8004642:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004644:	e049      	b.n	80046da <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800464c:	d045      	beq.n	80046da <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800464e:	f7fd fec7 	bl	80023e0 <HAL_GetTick>
 8004652:	4602      	mov	r2, r0
 8004654:	69fb      	ldr	r3, [r7, #28]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	68ba      	ldr	r2, [r7, #8]
 800465a:	429a      	cmp	r2, r3
 800465c:	d302      	bcc.n	8004664 <I2C_IsErrorOccurred+0x54>
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d13a      	bne.n	80046da <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800466e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004676:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	699b      	ldr	r3, [r3, #24]
 800467e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004682:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004686:	d121      	bne.n	80046cc <I2C_IsErrorOccurred+0xbc>
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800468e:	d01d      	beq.n	80046cc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004690:	7cfb      	ldrb	r3, [r7, #19]
 8004692:	2b20      	cmp	r3, #32
 8004694:	d01a      	beq.n	80046cc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	685a      	ldr	r2, [r3, #4]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046a4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80046a6:	f7fd fe9b 	bl	80023e0 <HAL_GetTick>
 80046aa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046ac:	e00e      	b.n	80046cc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80046ae:	f7fd fe97 	bl	80023e0 <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	69fb      	ldr	r3, [r7, #28]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	2b19      	cmp	r3, #25
 80046ba:	d907      	bls.n	80046cc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80046bc:	6a3b      	ldr	r3, [r7, #32]
 80046be:	f043 0320 	orr.w	r3, r3, #32
 80046c2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80046ca:	e006      	b.n	80046da <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	f003 0320 	and.w	r3, r3, #32
 80046d6:	2b20      	cmp	r3, #32
 80046d8:	d1e9      	bne.n	80046ae <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	699b      	ldr	r3, [r3, #24]
 80046e0:	f003 0320 	and.w	r3, r3, #32
 80046e4:	2b20      	cmp	r3, #32
 80046e6:	d003      	beq.n	80046f0 <I2C_IsErrorOccurred+0xe0>
 80046e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d0aa      	beq.n	8004646 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80046f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d103      	bne.n	8004700 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2220      	movs	r2, #32
 80046fe:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004700:	6a3b      	ldr	r3, [r7, #32]
 8004702:	f043 0304 	orr.w	r3, r3, #4
 8004706:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	699b      	ldr	r3, [r3, #24]
 8004714:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004716:	69bb      	ldr	r3, [r7, #24]
 8004718:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800471c:	2b00      	cmp	r3, #0
 800471e:	d00b      	beq.n	8004738 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004720:	6a3b      	ldr	r3, [r7, #32]
 8004722:	f043 0301 	orr.w	r3, r3, #1
 8004726:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004730:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004738:	69bb      	ldr	r3, [r7, #24]
 800473a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800473e:	2b00      	cmp	r3, #0
 8004740:	d00b      	beq.n	800475a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004742:	6a3b      	ldr	r3, [r7, #32]
 8004744:	f043 0308 	orr.w	r3, r3, #8
 8004748:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004752:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004760:	2b00      	cmp	r3, #0
 8004762:	d00b      	beq.n	800477c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004764:	6a3b      	ldr	r3, [r7, #32]
 8004766:	f043 0302 	orr.w	r3, r3, #2
 800476a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004774:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800477c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004780:	2b00      	cmp	r3, #0
 8004782:	d01c      	beq.n	80047be <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004784:	68f8      	ldr	r0, [r7, #12]
 8004786:	f7ff fe45 	bl	8004414 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	6859      	ldr	r1, [r3, #4]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	4b0d      	ldr	r3, [pc, #52]	; (80047cc <I2C_IsErrorOccurred+0x1bc>)
 8004796:	400b      	ands	r3, r1
 8004798:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800479e:	6a3b      	ldr	r3, [r7, #32]
 80047a0:	431a      	orrs	r2, r3
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2220      	movs	r2, #32
 80047aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80047be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3728      	adds	r7, #40	; 0x28
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	fe00e800 	.word	0xfe00e800

080047d0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b087      	sub	sp, #28
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	60f8      	str	r0, [r7, #12]
 80047d8:	607b      	str	r3, [r7, #4]
 80047da:	460b      	mov	r3, r1
 80047dc:	817b      	strh	r3, [r7, #10]
 80047de:	4613      	mov	r3, r2
 80047e0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047e2:	897b      	ldrh	r3, [r7, #10]
 80047e4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80047e8:	7a7b      	ldrb	r3, [r7, #9]
 80047ea:	041b      	lsls	r3, r3, #16
 80047ec:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047f0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047f6:	6a3b      	ldr	r3, [r7, #32]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80047fe:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	6a3b      	ldr	r3, [r7, #32]
 8004808:	0d5b      	lsrs	r3, r3, #21
 800480a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800480e:	4b08      	ldr	r3, [pc, #32]	; (8004830 <I2C_TransferConfig+0x60>)
 8004810:	430b      	orrs	r3, r1
 8004812:	43db      	mvns	r3, r3
 8004814:	ea02 0103 	and.w	r1, r2, r3
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	697a      	ldr	r2, [r7, #20]
 800481e:	430a      	orrs	r2, r1
 8004820:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004822:	bf00      	nop
 8004824:	371c      	adds	r7, #28
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	03ff63ff 	.word	0x03ff63ff

08004834 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004844:	b2db      	uxtb	r3, r3
 8004846:	2b20      	cmp	r3, #32
 8004848:	d138      	bne.n	80048bc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004850:	2b01      	cmp	r3, #1
 8004852:	d101      	bne.n	8004858 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004854:	2302      	movs	r3, #2
 8004856:	e032      	b.n	80048be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2224      	movs	r2, #36	; 0x24
 8004864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 0201 	bic.w	r2, r2, #1
 8004876:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004886:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	6819      	ldr	r1, [r3, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	683a      	ldr	r2, [r7, #0]
 8004894:	430a      	orrs	r2, r1
 8004896:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f042 0201 	orr.w	r2, r2, #1
 80048a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2220      	movs	r2, #32
 80048ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80048b8:	2300      	movs	r3, #0
 80048ba:	e000      	b.n	80048be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80048bc:	2302      	movs	r3, #2
  }
}
 80048be:	4618      	mov	r0, r3
 80048c0:	370c      	adds	r7, #12
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr

080048ca <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80048ca:	b480      	push	{r7}
 80048cc:	b085      	sub	sp, #20
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
 80048d2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	2b20      	cmp	r3, #32
 80048de:	d139      	bne.n	8004954 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d101      	bne.n	80048ee <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80048ea:	2302      	movs	r3, #2
 80048ec:	e033      	b.n	8004956 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2201      	movs	r2, #1
 80048f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2224      	movs	r2, #36	; 0x24
 80048fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f022 0201 	bic.w	r2, r2, #1
 800490c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800491c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	021b      	lsls	r3, r3, #8
 8004922:	68fa      	ldr	r2, [r7, #12]
 8004924:	4313      	orrs	r3, r2
 8004926:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68fa      	ldr	r2, [r7, #12]
 800492e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f042 0201 	orr.w	r2, r2, #1
 800493e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2220      	movs	r2, #32
 8004944:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004950:	2300      	movs	r3, #0
 8004952:	e000      	b.n	8004956 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004954:	2302      	movs	r3, #2
  }
}
 8004956:	4618      	mov	r0, r3
 8004958:	3714      	adds	r7, #20
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr
	...

08004964 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800496a:	af00      	add	r7, sp, #0
 800496c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004970:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004974:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004976:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800497a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d102      	bne.n	800498a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	f001 b823 	b.w	80059d0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800498a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800498e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 0301 	and.w	r3, r3, #1
 800499a:	2b00      	cmp	r3, #0
 800499c:	f000 817d 	beq.w	8004c9a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80049a0:	4bbc      	ldr	r3, [pc, #752]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	f003 030c 	and.w	r3, r3, #12
 80049a8:	2b04      	cmp	r3, #4
 80049aa:	d00c      	beq.n	80049c6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80049ac:	4bb9      	ldr	r3, [pc, #740]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f003 030c 	and.w	r3, r3, #12
 80049b4:	2b08      	cmp	r3, #8
 80049b6:	d15c      	bne.n	8004a72 <HAL_RCC_OscConfig+0x10e>
 80049b8:	4bb6      	ldr	r3, [pc, #728]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049c4:	d155      	bne.n	8004a72 <HAL_RCC_OscConfig+0x10e>
 80049c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049ca:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ce:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80049d2:	fa93 f3a3 	rbit	r3, r3
 80049d6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80049da:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049de:	fab3 f383 	clz	r3, r3
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	095b      	lsrs	r3, r3, #5
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	f043 0301 	orr.w	r3, r3, #1
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d102      	bne.n	80049f8 <HAL_RCC_OscConfig+0x94>
 80049f2:	4ba8      	ldr	r3, [pc, #672]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	e015      	b.n	8004a24 <HAL_RCC_OscConfig+0xc0>
 80049f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049fc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a00:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004a04:	fa93 f3a3 	rbit	r3, r3
 8004a08:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004a0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a10:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004a14:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004a18:	fa93 f3a3 	rbit	r3, r3
 8004a1c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004a20:	4b9c      	ldr	r3, [pc, #624]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a24:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004a28:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004a2c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004a30:	fa92 f2a2 	rbit	r2, r2
 8004a34:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004a38:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004a3c:	fab2 f282 	clz	r2, r2
 8004a40:	b2d2      	uxtb	r2, r2
 8004a42:	f042 0220 	orr.w	r2, r2, #32
 8004a46:	b2d2      	uxtb	r2, r2
 8004a48:	f002 021f 	and.w	r2, r2, #31
 8004a4c:	2101      	movs	r1, #1
 8004a4e:	fa01 f202 	lsl.w	r2, r1, r2
 8004a52:	4013      	ands	r3, r2
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	f000 811f 	beq.w	8004c98 <HAL_RCC_OscConfig+0x334>
 8004a5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a5e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	f040 8116 	bne.w	8004c98 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	f000 bfaf 	b.w	80059d0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a76:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a82:	d106      	bne.n	8004a92 <HAL_RCC_OscConfig+0x12e>
 8004a84:	4b83      	ldr	r3, [pc, #524]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a82      	ldr	r2, [pc, #520]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004a8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a8e:	6013      	str	r3, [r2, #0]
 8004a90:	e036      	b.n	8004b00 <HAL_RCC_OscConfig+0x19c>
 8004a92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a96:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d10c      	bne.n	8004abc <HAL_RCC_OscConfig+0x158>
 8004aa2:	4b7c      	ldr	r3, [pc, #496]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a7b      	ldr	r2, [pc, #492]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004aa8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004aac:	6013      	str	r3, [r2, #0]
 8004aae:	4b79      	ldr	r3, [pc, #484]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a78      	ldr	r2, [pc, #480]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004ab4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ab8:	6013      	str	r3, [r2, #0]
 8004aba:	e021      	b.n	8004b00 <HAL_RCC_OscConfig+0x19c>
 8004abc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ac0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004acc:	d10c      	bne.n	8004ae8 <HAL_RCC_OscConfig+0x184>
 8004ace:	4b71      	ldr	r3, [pc, #452]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a70      	ldr	r2, [pc, #448]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004ad4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ad8:	6013      	str	r3, [r2, #0]
 8004ada:	4b6e      	ldr	r3, [pc, #440]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a6d      	ldr	r2, [pc, #436]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004ae0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ae4:	6013      	str	r3, [r2, #0]
 8004ae6:	e00b      	b.n	8004b00 <HAL_RCC_OscConfig+0x19c>
 8004ae8:	4b6a      	ldr	r3, [pc, #424]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a69      	ldr	r2, [pc, #420]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004aee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004af2:	6013      	str	r3, [r2, #0]
 8004af4:	4b67      	ldr	r3, [pc, #412]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a66      	ldr	r2, [pc, #408]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004afa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004afe:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004b00:	4b64      	ldr	r3, [pc, #400]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b04:	f023 020f 	bic.w	r2, r3, #15
 8004b08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b0c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	495f      	ldr	r1, [pc, #380]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004b16:	4313      	orrs	r3, r2
 8004b18:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b1e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d059      	beq.n	8004bde <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b2a:	f7fd fc59 	bl	80023e0 <HAL_GetTick>
 8004b2e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b32:	e00a      	b.n	8004b4a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b34:	f7fd fc54 	bl	80023e0 <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b3e:	1ad3      	subs	r3, r2, r3
 8004b40:	2b64      	cmp	r3, #100	; 0x64
 8004b42:	d902      	bls.n	8004b4a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8004b44:	2303      	movs	r3, #3
 8004b46:	f000 bf43 	b.w	80059d0 <HAL_RCC_OscConfig+0x106c>
 8004b4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b4e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b52:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004b56:	fa93 f3a3 	rbit	r3, r3
 8004b5a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004b5e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b62:	fab3 f383 	clz	r3, r3
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	095b      	lsrs	r3, r3, #5
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	f043 0301 	orr.w	r3, r3, #1
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d102      	bne.n	8004b7c <HAL_RCC_OscConfig+0x218>
 8004b76:	4b47      	ldr	r3, [pc, #284]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	e015      	b.n	8004ba8 <HAL_RCC_OscConfig+0x244>
 8004b7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b80:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b84:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004b88:	fa93 f3a3 	rbit	r3, r3
 8004b8c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004b90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b94:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004b98:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004b9c:	fa93 f3a3 	rbit	r3, r3
 8004ba0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004ba4:	4b3b      	ldr	r3, [pc, #236]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004bac:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004bb0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004bb4:	fa92 f2a2 	rbit	r2, r2
 8004bb8:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004bbc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004bc0:	fab2 f282 	clz	r2, r2
 8004bc4:	b2d2      	uxtb	r2, r2
 8004bc6:	f042 0220 	orr.w	r2, r2, #32
 8004bca:	b2d2      	uxtb	r2, r2
 8004bcc:	f002 021f 	and.w	r2, r2, #31
 8004bd0:	2101      	movs	r1, #1
 8004bd2:	fa01 f202 	lsl.w	r2, r1, r2
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d0ab      	beq.n	8004b34 <HAL_RCC_OscConfig+0x1d0>
 8004bdc:	e05d      	b.n	8004c9a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bde:	f7fd fbff 	bl	80023e0 <HAL_GetTick>
 8004be2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004be6:	e00a      	b.n	8004bfe <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004be8:	f7fd fbfa 	bl	80023e0 <HAL_GetTick>
 8004bec:	4602      	mov	r2, r0
 8004bee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004bf2:	1ad3      	subs	r3, r2, r3
 8004bf4:	2b64      	cmp	r3, #100	; 0x64
 8004bf6:	d902      	bls.n	8004bfe <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8004bf8:	2303      	movs	r3, #3
 8004bfa:	f000 bee9 	b.w	80059d0 <HAL_RCC_OscConfig+0x106c>
 8004bfe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c02:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c06:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004c0a:	fa93 f3a3 	rbit	r3, r3
 8004c0e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004c12:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c16:	fab3 f383 	clz	r3, r3
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	095b      	lsrs	r3, r3, #5
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	f043 0301 	orr.w	r3, r3, #1
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d102      	bne.n	8004c30 <HAL_RCC_OscConfig+0x2cc>
 8004c2a:	4b1a      	ldr	r3, [pc, #104]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	e015      	b.n	8004c5c <HAL_RCC_OscConfig+0x2f8>
 8004c30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c34:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c38:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004c3c:	fa93 f3a3 	rbit	r3, r3
 8004c40:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004c44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c48:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004c4c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004c50:	fa93 f3a3 	rbit	r3, r3
 8004c54:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004c58:	4b0e      	ldr	r3, [pc, #56]	; (8004c94 <HAL_RCC_OscConfig+0x330>)
 8004c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004c60:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004c64:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004c68:	fa92 f2a2 	rbit	r2, r2
 8004c6c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004c70:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004c74:	fab2 f282 	clz	r2, r2
 8004c78:	b2d2      	uxtb	r2, r2
 8004c7a:	f042 0220 	orr.w	r2, r2, #32
 8004c7e:	b2d2      	uxtb	r2, r2
 8004c80:	f002 021f 	and.w	r2, r2, #31
 8004c84:	2101      	movs	r1, #1
 8004c86:	fa01 f202 	lsl.w	r2, r1, r2
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d1ab      	bne.n	8004be8 <HAL_RCC_OscConfig+0x284>
 8004c90:	e003      	b.n	8004c9a <HAL_RCC_OscConfig+0x336>
 8004c92:	bf00      	nop
 8004c94:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c9e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0302 	and.w	r3, r3, #2
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	f000 817d 	beq.w	8004faa <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004cb0:	4ba6      	ldr	r3, [pc, #664]	; (8004f4c <HAL_RCC_OscConfig+0x5e8>)
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	f003 030c 	and.w	r3, r3, #12
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d00b      	beq.n	8004cd4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004cbc:	4ba3      	ldr	r3, [pc, #652]	; (8004f4c <HAL_RCC_OscConfig+0x5e8>)
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	f003 030c 	and.w	r3, r3, #12
 8004cc4:	2b08      	cmp	r3, #8
 8004cc6:	d172      	bne.n	8004dae <HAL_RCC_OscConfig+0x44a>
 8004cc8:	4ba0      	ldr	r3, [pc, #640]	; (8004f4c <HAL_RCC_OscConfig+0x5e8>)
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d16c      	bne.n	8004dae <HAL_RCC_OscConfig+0x44a>
 8004cd4:	2302      	movs	r3, #2
 8004cd6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cda:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004cde:	fa93 f3a3 	rbit	r3, r3
 8004ce2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004ce6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cea:	fab3 f383 	clz	r3, r3
 8004cee:	b2db      	uxtb	r3, r3
 8004cf0:	095b      	lsrs	r3, r3, #5
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	f043 0301 	orr.w	r3, r3, #1
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	2b01      	cmp	r3, #1
 8004cfc:	d102      	bne.n	8004d04 <HAL_RCC_OscConfig+0x3a0>
 8004cfe:	4b93      	ldr	r3, [pc, #588]	; (8004f4c <HAL_RCC_OscConfig+0x5e8>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	e013      	b.n	8004d2c <HAL_RCC_OscConfig+0x3c8>
 8004d04:	2302      	movs	r3, #2
 8004d06:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d0a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004d0e:	fa93 f3a3 	rbit	r3, r3
 8004d12:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004d16:	2302      	movs	r3, #2
 8004d18:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004d1c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004d20:	fa93 f3a3 	rbit	r3, r3
 8004d24:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004d28:	4b88      	ldr	r3, [pc, #544]	; (8004f4c <HAL_RCC_OscConfig+0x5e8>)
 8004d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2c:	2202      	movs	r2, #2
 8004d2e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004d32:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004d36:	fa92 f2a2 	rbit	r2, r2
 8004d3a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004d3e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004d42:	fab2 f282 	clz	r2, r2
 8004d46:	b2d2      	uxtb	r2, r2
 8004d48:	f042 0220 	orr.w	r2, r2, #32
 8004d4c:	b2d2      	uxtb	r2, r2
 8004d4e:	f002 021f 	and.w	r2, r2, #31
 8004d52:	2101      	movs	r1, #1
 8004d54:	fa01 f202 	lsl.w	r2, r1, r2
 8004d58:	4013      	ands	r3, r2
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00a      	beq.n	8004d74 <HAL_RCC_OscConfig+0x410>
 8004d5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d62:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	691b      	ldr	r3, [r3, #16]
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d002      	beq.n	8004d74 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	f000 be2e 	b.w	80059d0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d74:	4b75      	ldr	r3, [pc, #468]	; (8004f4c <HAL_RCC_OscConfig+0x5e8>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d80:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	695b      	ldr	r3, [r3, #20]
 8004d88:	21f8      	movs	r1, #248	; 0xf8
 8004d8a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d8e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004d92:	fa91 f1a1 	rbit	r1, r1
 8004d96:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004d9a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004d9e:	fab1 f181 	clz	r1, r1
 8004da2:	b2c9      	uxtb	r1, r1
 8004da4:	408b      	lsls	r3, r1
 8004da6:	4969      	ldr	r1, [pc, #420]	; (8004f4c <HAL_RCC_OscConfig+0x5e8>)
 8004da8:	4313      	orrs	r3, r2
 8004daa:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dac:	e0fd      	b.n	8004faa <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004dae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004db2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	f000 8088 	beq.w	8004ed0 <HAL_RCC_OscConfig+0x56c>
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dc6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004dca:	fa93 f3a3 	rbit	r3, r3
 8004dce:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004dd2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004dd6:	fab3 f383 	clz	r3, r3
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004de0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	461a      	mov	r2, r3
 8004de8:	2301      	movs	r3, #1
 8004dea:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dec:	f7fd faf8 	bl	80023e0 <HAL_GetTick>
 8004df0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004df4:	e00a      	b.n	8004e0c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004df6:	f7fd faf3 	bl	80023e0 <HAL_GetTick>
 8004dfa:	4602      	mov	r2, r0
 8004dfc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e00:	1ad3      	subs	r3, r2, r3
 8004e02:	2b02      	cmp	r3, #2
 8004e04:	d902      	bls.n	8004e0c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	f000 bde2 	b.w	80059d0 <HAL_RCC_OscConfig+0x106c>
 8004e0c:	2302      	movs	r3, #2
 8004e0e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e12:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8004e16:	fa93 f3a3 	rbit	r3, r3
 8004e1a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8004e1e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e22:	fab3 f383 	clz	r3, r3
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	095b      	lsrs	r3, r3, #5
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	f043 0301 	orr.w	r3, r3, #1
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d102      	bne.n	8004e3c <HAL_RCC_OscConfig+0x4d8>
 8004e36:	4b45      	ldr	r3, [pc, #276]	; (8004f4c <HAL_RCC_OscConfig+0x5e8>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	e013      	b.n	8004e64 <HAL_RCC_OscConfig+0x500>
 8004e3c:	2302      	movs	r3, #2
 8004e3e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e42:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004e46:	fa93 f3a3 	rbit	r3, r3
 8004e4a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004e4e:	2302      	movs	r3, #2
 8004e50:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004e54:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004e58:	fa93 f3a3 	rbit	r3, r3
 8004e5c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004e60:	4b3a      	ldr	r3, [pc, #232]	; (8004f4c <HAL_RCC_OscConfig+0x5e8>)
 8004e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e64:	2202      	movs	r2, #2
 8004e66:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8004e6a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004e6e:	fa92 f2a2 	rbit	r2, r2
 8004e72:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004e76:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004e7a:	fab2 f282 	clz	r2, r2
 8004e7e:	b2d2      	uxtb	r2, r2
 8004e80:	f042 0220 	orr.w	r2, r2, #32
 8004e84:	b2d2      	uxtb	r2, r2
 8004e86:	f002 021f 	and.w	r2, r2, #31
 8004e8a:	2101      	movs	r1, #1
 8004e8c:	fa01 f202 	lsl.w	r2, r1, r2
 8004e90:	4013      	ands	r3, r2
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d0af      	beq.n	8004df6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e96:	4b2d      	ldr	r3, [pc, #180]	; (8004f4c <HAL_RCC_OscConfig+0x5e8>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ea2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	695b      	ldr	r3, [r3, #20]
 8004eaa:	21f8      	movs	r1, #248	; 0xf8
 8004eac:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004eb4:	fa91 f1a1 	rbit	r1, r1
 8004eb8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004ebc:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004ec0:	fab1 f181 	clz	r1, r1
 8004ec4:	b2c9      	uxtb	r1, r1
 8004ec6:	408b      	lsls	r3, r1
 8004ec8:	4920      	ldr	r1, [pc, #128]	; (8004f4c <HAL_RCC_OscConfig+0x5e8>)
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	600b      	str	r3, [r1, #0]
 8004ece:	e06c      	b.n	8004faa <HAL_RCC_OscConfig+0x646>
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ed6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004eda:	fa93 f3a3 	rbit	r3, r3
 8004ede:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004ee2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ee6:	fab3 f383 	clz	r3, r3
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004ef0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004ef4:	009b      	lsls	r3, r3, #2
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	2300      	movs	r3, #0
 8004efa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004efc:	f7fd fa70 	bl	80023e0 <HAL_GetTick>
 8004f00:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f04:	e00a      	b.n	8004f1c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f06:	f7fd fa6b 	bl	80023e0 <HAL_GetTick>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d902      	bls.n	8004f1c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	f000 bd5a 	b.w	80059d0 <HAL_RCC_OscConfig+0x106c>
 8004f1c:	2302      	movs	r3, #2
 8004f1e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f22:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004f26:	fa93 f3a3 	rbit	r3, r3
 8004f2a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004f2e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f32:	fab3 f383 	clz	r3, r3
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	095b      	lsrs	r3, r3, #5
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	f043 0301 	orr.w	r3, r3, #1
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d104      	bne.n	8004f50 <HAL_RCC_OscConfig+0x5ec>
 8004f46:	4b01      	ldr	r3, [pc, #4]	; (8004f4c <HAL_RCC_OscConfig+0x5e8>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	e015      	b.n	8004f78 <HAL_RCC_OscConfig+0x614>
 8004f4c:	40021000 	.word	0x40021000
 8004f50:	2302      	movs	r3, #2
 8004f52:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f56:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004f5a:	fa93 f3a3 	rbit	r3, r3
 8004f5e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004f62:	2302      	movs	r3, #2
 8004f64:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004f68:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004f6c:	fa93 f3a3 	rbit	r3, r3
 8004f70:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004f74:	4bc8      	ldr	r3, [pc, #800]	; (8005298 <HAL_RCC_OscConfig+0x934>)
 8004f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f78:	2202      	movs	r2, #2
 8004f7a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004f7e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004f82:	fa92 f2a2 	rbit	r2, r2
 8004f86:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004f8a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004f8e:	fab2 f282 	clz	r2, r2
 8004f92:	b2d2      	uxtb	r2, r2
 8004f94:	f042 0220 	orr.w	r2, r2, #32
 8004f98:	b2d2      	uxtb	r2, r2
 8004f9a:	f002 021f 	and.w	r2, r2, #31
 8004f9e:	2101      	movs	r1, #1
 8004fa0:	fa01 f202 	lsl.w	r2, r1, r2
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d1ad      	bne.n	8004f06 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004faa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0308 	and.w	r3, r3, #8
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	f000 8110 	beq.w	80051e0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004fc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fc4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	699b      	ldr	r3, [r3, #24]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d079      	beq.n	80050c4 <HAL_RCC_OscConfig+0x760>
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fd6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004fda:	fa93 f3a3 	rbit	r3, r3
 8004fde:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004fe2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fe6:	fab3 f383 	clz	r3, r3
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	461a      	mov	r2, r3
 8004fee:	4bab      	ldr	r3, [pc, #684]	; (800529c <HAL_RCC_OscConfig+0x938>)
 8004ff0:	4413      	add	r3, r2
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ffa:	f7fd f9f1 	bl	80023e0 <HAL_GetTick>
 8004ffe:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005002:	e00a      	b.n	800501a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005004:	f7fd f9ec 	bl	80023e0 <HAL_GetTick>
 8005008:	4602      	mov	r2, r0
 800500a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800500e:	1ad3      	subs	r3, r2, r3
 8005010:	2b02      	cmp	r3, #2
 8005012:	d902      	bls.n	800501a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8005014:	2303      	movs	r3, #3
 8005016:	f000 bcdb 	b.w	80059d0 <HAL_RCC_OscConfig+0x106c>
 800501a:	2302      	movs	r3, #2
 800501c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005020:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005024:	fa93 f3a3 	rbit	r3, r3
 8005028:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800502c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005030:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005034:	2202      	movs	r2, #2
 8005036:	601a      	str	r2, [r3, #0]
 8005038:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800503c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	fa93 f2a3 	rbit	r2, r3
 8005046:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800504a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800504e:	601a      	str	r2, [r3, #0]
 8005050:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005054:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005058:	2202      	movs	r2, #2
 800505a:	601a      	str	r2, [r3, #0]
 800505c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005060:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	fa93 f2a3 	rbit	r2, r3
 800506a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800506e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005072:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005074:	4b88      	ldr	r3, [pc, #544]	; (8005298 <HAL_RCC_OscConfig+0x934>)
 8005076:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005078:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800507c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005080:	2102      	movs	r1, #2
 8005082:	6019      	str	r1, [r3, #0]
 8005084:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005088:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	fa93 f1a3 	rbit	r1, r3
 8005092:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005096:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800509a:	6019      	str	r1, [r3, #0]
  return result;
 800509c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050a0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	fab3 f383 	clz	r3, r3
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	f003 031f 	and.w	r3, r3, #31
 80050b6:	2101      	movs	r1, #1
 80050b8:	fa01 f303 	lsl.w	r3, r1, r3
 80050bc:	4013      	ands	r3, r2
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d0a0      	beq.n	8005004 <HAL_RCC_OscConfig+0x6a0>
 80050c2:	e08d      	b.n	80051e0 <HAL_RCC_OscConfig+0x87c>
 80050c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050c8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80050cc:	2201      	movs	r2, #1
 80050ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050d4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	fa93 f2a3 	rbit	r2, r3
 80050de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050e2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80050e6:	601a      	str	r2, [r3, #0]
  return result;
 80050e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ec:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80050f0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050f2:	fab3 f383 	clz	r3, r3
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	461a      	mov	r2, r3
 80050fa:	4b68      	ldr	r3, [pc, #416]	; (800529c <HAL_RCC_OscConfig+0x938>)
 80050fc:	4413      	add	r3, r2
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	461a      	mov	r2, r3
 8005102:	2300      	movs	r3, #0
 8005104:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005106:	f7fd f96b 	bl	80023e0 <HAL_GetTick>
 800510a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800510e:	e00a      	b.n	8005126 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005110:	f7fd f966 	bl	80023e0 <HAL_GetTick>
 8005114:	4602      	mov	r2, r0
 8005116:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	2b02      	cmp	r3, #2
 800511e:	d902      	bls.n	8005126 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8005120:	2303      	movs	r3, #3
 8005122:	f000 bc55 	b.w	80059d0 <HAL_RCC_OscConfig+0x106c>
 8005126:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800512a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800512e:	2202      	movs	r2, #2
 8005130:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005132:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005136:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	fa93 f2a3 	rbit	r2, r3
 8005140:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005144:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8005148:	601a      	str	r2, [r3, #0]
 800514a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800514e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8005152:	2202      	movs	r2, #2
 8005154:	601a      	str	r2, [r3, #0]
 8005156:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800515a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	fa93 f2a3 	rbit	r2, r3
 8005164:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005168:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800516c:	601a      	str	r2, [r3, #0]
 800516e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005172:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005176:	2202      	movs	r2, #2
 8005178:	601a      	str	r2, [r3, #0]
 800517a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800517e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	fa93 f2a3 	rbit	r2, r3
 8005188:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800518c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8005190:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005192:	4b41      	ldr	r3, [pc, #260]	; (8005298 <HAL_RCC_OscConfig+0x934>)
 8005194:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005196:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800519a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800519e:	2102      	movs	r1, #2
 80051a0:	6019      	str	r1, [r3, #0]
 80051a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051a6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	fa93 f1a3 	rbit	r1, r3
 80051b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051b4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80051b8:	6019      	str	r1, [r3, #0]
  return result;
 80051ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051be:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	fab3 f383 	clz	r3, r3
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	f003 031f 	and.w	r3, r3, #31
 80051d4:	2101      	movs	r1, #1
 80051d6:	fa01 f303 	lsl.w	r3, r1, r3
 80051da:	4013      	ands	r3, r2
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d197      	bne.n	8005110 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 0304 	and.w	r3, r3, #4
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	f000 81a1 	beq.w	8005538 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051f6:	2300      	movs	r3, #0
 80051f8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051fc:	4b26      	ldr	r3, [pc, #152]	; (8005298 <HAL_RCC_OscConfig+0x934>)
 80051fe:	69db      	ldr	r3, [r3, #28]
 8005200:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d116      	bne.n	8005236 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005208:	4b23      	ldr	r3, [pc, #140]	; (8005298 <HAL_RCC_OscConfig+0x934>)
 800520a:	69db      	ldr	r3, [r3, #28]
 800520c:	4a22      	ldr	r2, [pc, #136]	; (8005298 <HAL_RCC_OscConfig+0x934>)
 800520e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005212:	61d3      	str	r3, [r2, #28]
 8005214:	4b20      	ldr	r3, [pc, #128]	; (8005298 <HAL_RCC_OscConfig+0x934>)
 8005216:	69db      	ldr	r3, [r3, #28]
 8005218:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800521c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005220:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8005224:	601a      	str	r2, [r3, #0]
 8005226:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800522a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800522e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005230:	2301      	movs	r3, #1
 8005232:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005236:	4b1a      	ldr	r3, [pc, #104]	; (80052a0 <HAL_RCC_OscConfig+0x93c>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800523e:	2b00      	cmp	r3, #0
 8005240:	d11a      	bne.n	8005278 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005242:	4b17      	ldr	r3, [pc, #92]	; (80052a0 <HAL_RCC_OscConfig+0x93c>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a16      	ldr	r2, [pc, #88]	; (80052a0 <HAL_RCC_OscConfig+0x93c>)
 8005248:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800524c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800524e:	f7fd f8c7 	bl	80023e0 <HAL_GetTick>
 8005252:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005256:	e009      	b.n	800526c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005258:	f7fd f8c2 	bl	80023e0 <HAL_GetTick>
 800525c:	4602      	mov	r2, r0
 800525e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005262:	1ad3      	subs	r3, r2, r3
 8005264:	2b64      	cmp	r3, #100	; 0x64
 8005266:	d901      	bls.n	800526c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8005268:	2303      	movs	r3, #3
 800526a:	e3b1      	b.n	80059d0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800526c:	4b0c      	ldr	r3, [pc, #48]	; (80052a0 <HAL_RCC_OscConfig+0x93c>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005274:	2b00      	cmp	r3, #0
 8005276:	d0ef      	beq.n	8005258 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005278:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800527c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	2b01      	cmp	r3, #1
 8005286:	d10d      	bne.n	80052a4 <HAL_RCC_OscConfig+0x940>
 8005288:	4b03      	ldr	r3, [pc, #12]	; (8005298 <HAL_RCC_OscConfig+0x934>)
 800528a:	6a1b      	ldr	r3, [r3, #32]
 800528c:	4a02      	ldr	r2, [pc, #8]	; (8005298 <HAL_RCC_OscConfig+0x934>)
 800528e:	f043 0301 	orr.w	r3, r3, #1
 8005292:	6213      	str	r3, [r2, #32]
 8005294:	e03c      	b.n	8005310 <HAL_RCC_OscConfig+0x9ac>
 8005296:	bf00      	nop
 8005298:	40021000 	.word	0x40021000
 800529c:	10908120 	.word	0x10908120
 80052a0:	40007000 	.word	0x40007000
 80052a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052a8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d10c      	bne.n	80052ce <HAL_RCC_OscConfig+0x96a>
 80052b4:	4bc1      	ldr	r3, [pc, #772]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 80052b6:	6a1b      	ldr	r3, [r3, #32]
 80052b8:	4ac0      	ldr	r2, [pc, #768]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 80052ba:	f023 0301 	bic.w	r3, r3, #1
 80052be:	6213      	str	r3, [r2, #32]
 80052c0:	4bbe      	ldr	r3, [pc, #760]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 80052c2:	6a1b      	ldr	r3, [r3, #32]
 80052c4:	4abd      	ldr	r2, [pc, #756]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 80052c6:	f023 0304 	bic.w	r3, r3, #4
 80052ca:	6213      	str	r3, [r2, #32]
 80052cc:	e020      	b.n	8005310 <HAL_RCC_OscConfig+0x9ac>
 80052ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	2b05      	cmp	r3, #5
 80052dc:	d10c      	bne.n	80052f8 <HAL_RCC_OscConfig+0x994>
 80052de:	4bb7      	ldr	r3, [pc, #732]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 80052e0:	6a1b      	ldr	r3, [r3, #32]
 80052e2:	4ab6      	ldr	r2, [pc, #728]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 80052e4:	f043 0304 	orr.w	r3, r3, #4
 80052e8:	6213      	str	r3, [r2, #32]
 80052ea:	4bb4      	ldr	r3, [pc, #720]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 80052ec:	6a1b      	ldr	r3, [r3, #32]
 80052ee:	4ab3      	ldr	r2, [pc, #716]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 80052f0:	f043 0301 	orr.w	r3, r3, #1
 80052f4:	6213      	str	r3, [r2, #32]
 80052f6:	e00b      	b.n	8005310 <HAL_RCC_OscConfig+0x9ac>
 80052f8:	4bb0      	ldr	r3, [pc, #704]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 80052fa:	6a1b      	ldr	r3, [r3, #32]
 80052fc:	4aaf      	ldr	r2, [pc, #700]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 80052fe:	f023 0301 	bic.w	r3, r3, #1
 8005302:	6213      	str	r3, [r2, #32]
 8005304:	4bad      	ldr	r3, [pc, #692]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 8005306:	6a1b      	ldr	r3, [r3, #32]
 8005308:	4aac      	ldr	r2, [pc, #688]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 800530a:	f023 0304 	bic.w	r3, r3, #4
 800530e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005310:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005314:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	68db      	ldr	r3, [r3, #12]
 800531c:	2b00      	cmp	r3, #0
 800531e:	f000 8081 	beq.w	8005424 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005322:	f7fd f85d 	bl	80023e0 <HAL_GetTick>
 8005326:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800532a:	e00b      	b.n	8005344 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800532c:	f7fd f858 	bl	80023e0 <HAL_GetTick>
 8005330:	4602      	mov	r2, r0
 8005332:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005336:	1ad3      	subs	r3, r2, r3
 8005338:	f241 3288 	movw	r2, #5000	; 0x1388
 800533c:	4293      	cmp	r3, r2
 800533e:	d901      	bls.n	8005344 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8005340:	2303      	movs	r3, #3
 8005342:	e345      	b.n	80059d0 <HAL_RCC_OscConfig+0x106c>
 8005344:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005348:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800534c:	2202      	movs	r2, #2
 800534e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005350:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005354:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	fa93 f2a3 	rbit	r2, r3
 800535e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005362:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8005366:	601a      	str	r2, [r3, #0]
 8005368:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800536c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005370:	2202      	movs	r2, #2
 8005372:	601a      	str	r2, [r3, #0]
 8005374:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005378:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	fa93 f2a3 	rbit	r2, r3
 8005382:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005386:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800538a:	601a      	str	r2, [r3, #0]
  return result;
 800538c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005390:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005394:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005396:	fab3 f383 	clz	r3, r3
 800539a:	b2db      	uxtb	r3, r3
 800539c:	095b      	lsrs	r3, r3, #5
 800539e:	b2db      	uxtb	r3, r3
 80053a0:	f043 0302 	orr.w	r3, r3, #2
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d102      	bne.n	80053b0 <HAL_RCC_OscConfig+0xa4c>
 80053aa:	4b84      	ldr	r3, [pc, #528]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 80053ac:	6a1b      	ldr	r3, [r3, #32]
 80053ae:	e013      	b.n	80053d8 <HAL_RCC_OscConfig+0xa74>
 80053b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053b4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80053b8:	2202      	movs	r2, #2
 80053ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053c0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	fa93 f2a3 	rbit	r2, r3
 80053ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053ce:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80053d2:	601a      	str	r2, [r3, #0]
 80053d4:	4b79      	ldr	r3, [pc, #484]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 80053d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80053dc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80053e0:	2102      	movs	r1, #2
 80053e2:	6011      	str	r1, [r2, #0]
 80053e4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80053e8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80053ec:	6812      	ldr	r2, [r2, #0]
 80053ee:	fa92 f1a2 	rbit	r1, r2
 80053f2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80053f6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80053fa:	6011      	str	r1, [r2, #0]
  return result;
 80053fc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005400:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005404:	6812      	ldr	r2, [r2, #0]
 8005406:	fab2 f282 	clz	r2, r2
 800540a:	b2d2      	uxtb	r2, r2
 800540c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005410:	b2d2      	uxtb	r2, r2
 8005412:	f002 021f 	and.w	r2, r2, #31
 8005416:	2101      	movs	r1, #1
 8005418:	fa01 f202 	lsl.w	r2, r1, r2
 800541c:	4013      	ands	r3, r2
 800541e:	2b00      	cmp	r3, #0
 8005420:	d084      	beq.n	800532c <HAL_RCC_OscConfig+0x9c8>
 8005422:	e07f      	b.n	8005524 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005424:	f7fc ffdc 	bl	80023e0 <HAL_GetTick>
 8005428:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800542c:	e00b      	b.n	8005446 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800542e:	f7fc ffd7 	bl	80023e0 <HAL_GetTick>
 8005432:	4602      	mov	r2, r0
 8005434:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005438:	1ad3      	subs	r3, r2, r3
 800543a:	f241 3288 	movw	r2, #5000	; 0x1388
 800543e:	4293      	cmp	r3, r2
 8005440:	d901      	bls.n	8005446 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e2c4      	b.n	80059d0 <HAL_RCC_OscConfig+0x106c>
 8005446:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800544a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800544e:	2202      	movs	r2, #2
 8005450:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005452:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005456:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	fa93 f2a3 	rbit	r2, r3
 8005460:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005464:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8005468:	601a      	str	r2, [r3, #0]
 800546a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800546e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8005472:	2202      	movs	r2, #2
 8005474:	601a      	str	r2, [r3, #0]
 8005476:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800547a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	fa93 f2a3 	rbit	r2, r3
 8005484:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005488:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800548c:	601a      	str	r2, [r3, #0]
  return result;
 800548e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005492:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005496:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005498:	fab3 f383 	clz	r3, r3
 800549c:	b2db      	uxtb	r3, r3
 800549e:	095b      	lsrs	r3, r3, #5
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	f043 0302 	orr.w	r3, r3, #2
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	2b02      	cmp	r3, #2
 80054aa:	d102      	bne.n	80054b2 <HAL_RCC_OscConfig+0xb4e>
 80054ac:	4b43      	ldr	r3, [pc, #268]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 80054ae:	6a1b      	ldr	r3, [r3, #32]
 80054b0:	e013      	b.n	80054da <HAL_RCC_OscConfig+0xb76>
 80054b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054b6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80054ba:	2202      	movs	r2, #2
 80054bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054c2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	fa93 f2a3 	rbit	r2, r3
 80054cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054d0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80054d4:	601a      	str	r2, [r3, #0]
 80054d6:	4b39      	ldr	r3, [pc, #228]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 80054d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054da:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80054de:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80054e2:	2102      	movs	r1, #2
 80054e4:	6011      	str	r1, [r2, #0]
 80054e6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80054ea:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80054ee:	6812      	ldr	r2, [r2, #0]
 80054f0:	fa92 f1a2 	rbit	r1, r2
 80054f4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80054f8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80054fc:	6011      	str	r1, [r2, #0]
  return result;
 80054fe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005502:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005506:	6812      	ldr	r2, [r2, #0]
 8005508:	fab2 f282 	clz	r2, r2
 800550c:	b2d2      	uxtb	r2, r2
 800550e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005512:	b2d2      	uxtb	r2, r2
 8005514:	f002 021f 	and.w	r2, r2, #31
 8005518:	2101      	movs	r1, #1
 800551a:	fa01 f202 	lsl.w	r2, r1, r2
 800551e:	4013      	ands	r3, r2
 8005520:	2b00      	cmp	r3, #0
 8005522:	d184      	bne.n	800542e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005524:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005528:	2b01      	cmp	r3, #1
 800552a:	d105      	bne.n	8005538 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800552c:	4b23      	ldr	r3, [pc, #140]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 800552e:	69db      	ldr	r3, [r3, #28]
 8005530:	4a22      	ldr	r2, [pc, #136]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 8005532:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005536:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005538:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800553c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	69db      	ldr	r3, [r3, #28]
 8005544:	2b00      	cmp	r3, #0
 8005546:	f000 8242 	beq.w	80059ce <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800554a:	4b1c      	ldr	r3, [pc, #112]	; (80055bc <HAL_RCC_OscConfig+0xc58>)
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	f003 030c 	and.w	r3, r3, #12
 8005552:	2b08      	cmp	r3, #8
 8005554:	f000 8213 	beq.w	800597e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005558:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800555c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	69db      	ldr	r3, [r3, #28]
 8005564:	2b02      	cmp	r3, #2
 8005566:	f040 8162 	bne.w	800582e <HAL_RCC_OscConfig+0xeca>
 800556a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800556e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005572:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005576:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005578:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800557c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	fa93 f2a3 	rbit	r2, r3
 8005586:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800558a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800558e:	601a      	str	r2, [r3, #0]
  return result;
 8005590:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005594:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005598:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800559a:	fab3 f383 	clz	r3, r3
 800559e:	b2db      	uxtb	r3, r3
 80055a0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80055a4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	461a      	mov	r2, r3
 80055ac:	2300      	movs	r3, #0
 80055ae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055b0:	f7fc ff16 	bl	80023e0 <HAL_GetTick>
 80055b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055b8:	e00c      	b.n	80055d4 <HAL_RCC_OscConfig+0xc70>
 80055ba:	bf00      	nop
 80055bc:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055c0:	f7fc ff0e 	bl	80023e0 <HAL_GetTick>
 80055c4:	4602      	mov	r2, r0
 80055c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d901      	bls.n	80055d4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e1fd      	b.n	80059d0 <HAL_RCC_OscConfig+0x106c>
 80055d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055d8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80055dc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80055e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055e6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	fa93 f2a3 	rbit	r2, r3
 80055f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055f4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80055f8:	601a      	str	r2, [r3, #0]
  return result;
 80055fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055fe:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005602:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005604:	fab3 f383 	clz	r3, r3
 8005608:	b2db      	uxtb	r3, r3
 800560a:	095b      	lsrs	r3, r3, #5
 800560c:	b2db      	uxtb	r3, r3
 800560e:	f043 0301 	orr.w	r3, r3, #1
 8005612:	b2db      	uxtb	r3, r3
 8005614:	2b01      	cmp	r3, #1
 8005616:	d102      	bne.n	800561e <HAL_RCC_OscConfig+0xcba>
 8005618:	4bb0      	ldr	r3, [pc, #704]	; (80058dc <HAL_RCC_OscConfig+0xf78>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	e027      	b.n	800566e <HAL_RCC_OscConfig+0xd0a>
 800561e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005622:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005626:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800562a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800562c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005630:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	fa93 f2a3 	rbit	r2, r3
 800563a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800563e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8005642:	601a      	str	r2, [r3, #0]
 8005644:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005648:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800564c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005650:	601a      	str	r2, [r3, #0]
 8005652:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005656:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	fa93 f2a3 	rbit	r2, r3
 8005660:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005664:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005668:	601a      	str	r2, [r3, #0]
 800566a:	4b9c      	ldr	r3, [pc, #624]	; (80058dc <HAL_RCC_OscConfig+0xf78>)
 800566c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800566e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005672:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005676:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800567a:	6011      	str	r1, [r2, #0]
 800567c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005680:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005684:	6812      	ldr	r2, [r2, #0]
 8005686:	fa92 f1a2 	rbit	r1, r2
 800568a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800568e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005692:	6011      	str	r1, [r2, #0]
  return result;
 8005694:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005698:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800569c:	6812      	ldr	r2, [r2, #0]
 800569e:	fab2 f282 	clz	r2, r2
 80056a2:	b2d2      	uxtb	r2, r2
 80056a4:	f042 0220 	orr.w	r2, r2, #32
 80056a8:	b2d2      	uxtb	r2, r2
 80056aa:	f002 021f 	and.w	r2, r2, #31
 80056ae:	2101      	movs	r1, #1
 80056b0:	fa01 f202 	lsl.w	r2, r1, r2
 80056b4:	4013      	ands	r3, r2
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d182      	bne.n	80055c0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056ba:	4b88      	ldr	r3, [pc, #544]	; (80058dc <HAL_RCC_OscConfig+0xf78>)
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80056c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80056ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	6a1b      	ldr	r3, [r3, #32]
 80056da:	430b      	orrs	r3, r1
 80056dc:	497f      	ldr	r1, [pc, #508]	; (80058dc <HAL_RCC_OscConfig+0xf78>)
 80056de:	4313      	orrs	r3, r2
 80056e0:	604b      	str	r3, [r1, #4]
 80056e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056e6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80056ea:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80056ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056f4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	fa93 f2a3 	rbit	r2, r3
 80056fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005702:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005706:	601a      	str	r2, [r3, #0]
  return result;
 8005708:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800570c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005710:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005712:	fab3 f383 	clz	r3, r3
 8005716:	b2db      	uxtb	r3, r3
 8005718:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800571c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005720:	009b      	lsls	r3, r3, #2
 8005722:	461a      	mov	r2, r3
 8005724:	2301      	movs	r3, #1
 8005726:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005728:	f7fc fe5a 	bl	80023e0 <HAL_GetTick>
 800572c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005730:	e009      	b.n	8005746 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005732:	f7fc fe55 	bl	80023e0 <HAL_GetTick>
 8005736:	4602      	mov	r2, r0
 8005738:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	2b02      	cmp	r3, #2
 8005740:	d901      	bls.n	8005746 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8005742:	2303      	movs	r3, #3
 8005744:	e144      	b.n	80059d0 <HAL_RCC_OscConfig+0x106c>
 8005746:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800574a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800574e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005752:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005754:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005758:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	fa93 f2a3 	rbit	r2, r3
 8005762:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005766:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800576a:	601a      	str	r2, [r3, #0]
  return result;
 800576c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005770:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005774:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005776:	fab3 f383 	clz	r3, r3
 800577a:	b2db      	uxtb	r3, r3
 800577c:	095b      	lsrs	r3, r3, #5
 800577e:	b2db      	uxtb	r3, r3
 8005780:	f043 0301 	orr.w	r3, r3, #1
 8005784:	b2db      	uxtb	r3, r3
 8005786:	2b01      	cmp	r3, #1
 8005788:	d102      	bne.n	8005790 <HAL_RCC_OscConfig+0xe2c>
 800578a:	4b54      	ldr	r3, [pc, #336]	; (80058dc <HAL_RCC_OscConfig+0xf78>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	e027      	b.n	80057e0 <HAL_RCC_OscConfig+0xe7c>
 8005790:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005794:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005798:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800579c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800579e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057a2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	fa93 f2a3 	rbit	r2, r3
 80057ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057b0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80057b4:	601a      	str	r2, [r3, #0]
 80057b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057ba:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80057be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80057c2:	601a      	str	r2, [r3, #0]
 80057c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057c8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	fa93 f2a3 	rbit	r2, r3
 80057d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057d6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80057da:	601a      	str	r2, [r3, #0]
 80057dc:	4b3f      	ldr	r3, [pc, #252]	; (80058dc <HAL_RCC_OscConfig+0xf78>)
 80057de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80057e4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80057e8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80057ec:	6011      	str	r1, [r2, #0]
 80057ee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80057f2:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80057f6:	6812      	ldr	r2, [r2, #0]
 80057f8:	fa92 f1a2 	rbit	r1, r2
 80057fc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005800:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005804:	6011      	str	r1, [r2, #0]
  return result;
 8005806:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800580a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800580e:	6812      	ldr	r2, [r2, #0]
 8005810:	fab2 f282 	clz	r2, r2
 8005814:	b2d2      	uxtb	r2, r2
 8005816:	f042 0220 	orr.w	r2, r2, #32
 800581a:	b2d2      	uxtb	r2, r2
 800581c:	f002 021f 	and.w	r2, r2, #31
 8005820:	2101      	movs	r1, #1
 8005822:	fa01 f202 	lsl.w	r2, r1, r2
 8005826:	4013      	ands	r3, r2
 8005828:	2b00      	cmp	r3, #0
 800582a:	d082      	beq.n	8005732 <HAL_RCC_OscConfig+0xdce>
 800582c:	e0cf      	b.n	80059ce <HAL_RCC_OscConfig+0x106a>
 800582e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005832:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005836:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800583a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800583c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005840:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	fa93 f2a3 	rbit	r2, r3
 800584a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800584e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005852:	601a      	str	r2, [r3, #0]
  return result;
 8005854:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005858:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800585c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800585e:	fab3 f383 	clz	r3, r3
 8005862:	b2db      	uxtb	r3, r3
 8005864:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005868:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	461a      	mov	r2, r3
 8005870:	2300      	movs	r3, #0
 8005872:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005874:	f7fc fdb4 	bl	80023e0 <HAL_GetTick>
 8005878:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800587c:	e009      	b.n	8005892 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800587e:	f7fc fdaf 	bl	80023e0 <HAL_GetTick>
 8005882:	4602      	mov	r2, r0
 8005884:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005888:	1ad3      	subs	r3, r2, r3
 800588a:	2b02      	cmp	r3, #2
 800588c:	d901      	bls.n	8005892 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e09e      	b.n	80059d0 <HAL_RCC_OscConfig+0x106c>
 8005892:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005896:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800589a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800589e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058a4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	fa93 f2a3 	rbit	r2, r3
 80058ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058b2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80058b6:	601a      	str	r2, [r3, #0]
  return result;
 80058b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058bc:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80058c0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058c2:	fab3 f383 	clz	r3, r3
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	095b      	lsrs	r3, r3, #5
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	f043 0301 	orr.w	r3, r3, #1
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d104      	bne.n	80058e0 <HAL_RCC_OscConfig+0xf7c>
 80058d6:	4b01      	ldr	r3, [pc, #4]	; (80058dc <HAL_RCC_OscConfig+0xf78>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	e029      	b.n	8005930 <HAL_RCC_OscConfig+0xfcc>
 80058dc:	40021000 	.word	0x40021000
 80058e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058e4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80058e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058f2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	fa93 f2a3 	rbit	r2, r3
 80058fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005900:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005904:	601a      	str	r2, [r3, #0]
 8005906:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800590a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800590e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005912:	601a      	str	r2, [r3, #0]
 8005914:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005918:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	fa93 f2a3 	rbit	r2, r3
 8005922:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005926:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800592a:	601a      	str	r2, [r3, #0]
 800592c:	4b2b      	ldr	r3, [pc, #172]	; (80059dc <HAL_RCC_OscConfig+0x1078>)
 800592e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005930:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005934:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005938:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800593c:	6011      	str	r1, [r2, #0]
 800593e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005942:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005946:	6812      	ldr	r2, [r2, #0]
 8005948:	fa92 f1a2 	rbit	r1, r2
 800594c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005950:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005954:	6011      	str	r1, [r2, #0]
  return result;
 8005956:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800595a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800595e:	6812      	ldr	r2, [r2, #0]
 8005960:	fab2 f282 	clz	r2, r2
 8005964:	b2d2      	uxtb	r2, r2
 8005966:	f042 0220 	orr.w	r2, r2, #32
 800596a:	b2d2      	uxtb	r2, r2
 800596c:	f002 021f 	and.w	r2, r2, #31
 8005970:	2101      	movs	r1, #1
 8005972:	fa01 f202 	lsl.w	r2, r1, r2
 8005976:	4013      	ands	r3, r2
 8005978:	2b00      	cmp	r3, #0
 800597a:	d180      	bne.n	800587e <HAL_RCC_OscConfig+0xf1a>
 800597c:	e027      	b.n	80059ce <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800597e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005982:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	69db      	ldr	r3, [r3, #28]
 800598a:	2b01      	cmp	r3, #1
 800598c:	d101      	bne.n	8005992 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e01e      	b.n	80059d0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005992:	4b12      	ldr	r3, [pc, #72]	; (80059dc <HAL_RCC_OscConfig+0x1078>)
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800599a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800599e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80059a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	6a1b      	ldr	r3, [r3, #32]
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d10b      	bne.n	80059ca <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80059b2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80059b6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80059ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059be:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d001      	beq.n	80059ce <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80059ca:	2301      	movs	r3, #1
 80059cc:	e000      	b.n	80059d0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80059ce:	2300      	movs	r3, #0
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}
 80059da:	bf00      	nop
 80059dc:	40021000 	.word	0x40021000

080059e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b09e      	sub	sp, #120	; 0x78
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80059ea:	2300      	movs	r3, #0
 80059ec:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d101      	bne.n	80059f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	e162      	b.n	8005cbe <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80059f8:	4b90      	ldr	r3, [pc, #576]	; (8005c3c <HAL_RCC_ClockConfig+0x25c>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 0307 	and.w	r3, r3, #7
 8005a00:	683a      	ldr	r2, [r7, #0]
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d910      	bls.n	8005a28 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a06:	4b8d      	ldr	r3, [pc, #564]	; (8005c3c <HAL_RCC_ClockConfig+0x25c>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f023 0207 	bic.w	r2, r3, #7
 8005a0e:	498b      	ldr	r1, [pc, #556]	; (8005c3c <HAL_RCC_ClockConfig+0x25c>)
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a16:	4b89      	ldr	r3, [pc, #548]	; (8005c3c <HAL_RCC_ClockConfig+0x25c>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f003 0307 	and.w	r3, r3, #7
 8005a1e:	683a      	ldr	r2, [r7, #0]
 8005a20:	429a      	cmp	r2, r3
 8005a22:	d001      	beq.n	8005a28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
 8005a26:	e14a      	b.n	8005cbe <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 0302 	and.w	r3, r3, #2
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d008      	beq.n	8005a46 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a34:	4b82      	ldr	r3, [pc, #520]	; (8005c40 <HAL_RCC_ClockConfig+0x260>)
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	497f      	ldr	r1, [pc, #508]	; (8005c40 <HAL_RCC_ClockConfig+0x260>)
 8005a42:	4313      	orrs	r3, r2
 8005a44:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	f000 80dc 	beq.w	8005c0c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d13c      	bne.n	8005ad6 <HAL_RCC_ClockConfig+0xf6>
 8005a5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a60:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a64:	fa93 f3a3 	rbit	r3, r3
 8005a68:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005a6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a6c:	fab3 f383 	clz	r3, r3
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	095b      	lsrs	r3, r3, #5
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	f043 0301 	orr.w	r3, r3, #1
 8005a7a:	b2db      	uxtb	r3, r3
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d102      	bne.n	8005a86 <HAL_RCC_ClockConfig+0xa6>
 8005a80:	4b6f      	ldr	r3, [pc, #444]	; (8005c40 <HAL_RCC_ClockConfig+0x260>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	e00f      	b.n	8005aa6 <HAL_RCC_ClockConfig+0xc6>
 8005a86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a8a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a8c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005a8e:	fa93 f3a3 	rbit	r3, r3
 8005a92:	667b      	str	r3, [r7, #100]	; 0x64
 8005a94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a98:	663b      	str	r3, [r7, #96]	; 0x60
 8005a9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a9c:	fa93 f3a3 	rbit	r3, r3
 8005aa0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005aa2:	4b67      	ldr	r3, [pc, #412]	; (8005c40 <HAL_RCC_ClockConfig+0x260>)
 8005aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005aaa:	65ba      	str	r2, [r7, #88]	; 0x58
 8005aac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005aae:	fa92 f2a2 	rbit	r2, r2
 8005ab2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005ab4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005ab6:	fab2 f282 	clz	r2, r2
 8005aba:	b2d2      	uxtb	r2, r2
 8005abc:	f042 0220 	orr.w	r2, r2, #32
 8005ac0:	b2d2      	uxtb	r2, r2
 8005ac2:	f002 021f 	and.w	r2, r2, #31
 8005ac6:	2101      	movs	r1, #1
 8005ac8:	fa01 f202 	lsl.w	r2, r1, r2
 8005acc:	4013      	ands	r3, r2
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d17b      	bne.n	8005bca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e0f3      	b.n	8005cbe <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	2b02      	cmp	r3, #2
 8005adc:	d13c      	bne.n	8005b58 <HAL_RCC_ClockConfig+0x178>
 8005ade:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005ae2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ae4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ae6:	fa93 f3a3 	rbit	r3, r3
 8005aea:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005aec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aee:	fab3 f383 	clz	r3, r3
 8005af2:	b2db      	uxtb	r3, r3
 8005af4:	095b      	lsrs	r3, r3, #5
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	f043 0301 	orr.w	r3, r3, #1
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d102      	bne.n	8005b08 <HAL_RCC_ClockConfig+0x128>
 8005b02:	4b4f      	ldr	r3, [pc, #316]	; (8005c40 <HAL_RCC_ClockConfig+0x260>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	e00f      	b.n	8005b28 <HAL_RCC_ClockConfig+0x148>
 8005b08:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005b0c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b10:	fa93 f3a3 	rbit	r3, r3
 8005b14:	647b      	str	r3, [r7, #68]	; 0x44
 8005b16:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005b1a:	643b      	str	r3, [r7, #64]	; 0x40
 8005b1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b1e:	fa93 f3a3 	rbit	r3, r3
 8005b22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b24:	4b46      	ldr	r3, [pc, #280]	; (8005c40 <HAL_RCC_ClockConfig+0x260>)
 8005b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b2c:	63ba      	str	r2, [r7, #56]	; 0x38
 8005b2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b30:	fa92 f2a2 	rbit	r2, r2
 8005b34:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005b36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b38:	fab2 f282 	clz	r2, r2
 8005b3c:	b2d2      	uxtb	r2, r2
 8005b3e:	f042 0220 	orr.w	r2, r2, #32
 8005b42:	b2d2      	uxtb	r2, r2
 8005b44:	f002 021f 	and.w	r2, r2, #31
 8005b48:	2101      	movs	r1, #1
 8005b4a:	fa01 f202 	lsl.w	r2, r1, r2
 8005b4e:	4013      	ands	r3, r2
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d13a      	bne.n	8005bca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	e0b2      	b.n	8005cbe <HAL_RCC_ClockConfig+0x2de>
 8005b58:	2302      	movs	r3, #2
 8005b5a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b5e:	fa93 f3a3 	rbit	r3, r3
 8005b62:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b66:	fab3 f383 	clz	r3, r3
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	095b      	lsrs	r3, r3, #5
 8005b6e:	b2db      	uxtb	r3, r3
 8005b70:	f043 0301 	orr.w	r3, r3, #1
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d102      	bne.n	8005b80 <HAL_RCC_ClockConfig+0x1a0>
 8005b7a:	4b31      	ldr	r3, [pc, #196]	; (8005c40 <HAL_RCC_ClockConfig+0x260>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	e00d      	b.n	8005b9c <HAL_RCC_ClockConfig+0x1bc>
 8005b80:	2302      	movs	r3, #2
 8005b82:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b86:	fa93 f3a3 	rbit	r3, r3
 8005b8a:	627b      	str	r3, [r7, #36]	; 0x24
 8005b8c:	2302      	movs	r3, #2
 8005b8e:	623b      	str	r3, [r7, #32]
 8005b90:	6a3b      	ldr	r3, [r7, #32]
 8005b92:	fa93 f3a3 	rbit	r3, r3
 8005b96:	61fb      	str	r3, [r7, #28]
 8005b98:	4b29      	ldr	r3, [pc, #164]	; (8005c40 <HAL_RCC_ClockConfig+0x260>)
 8005b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9c:	2202      	movs	r2, #2
 8005b9e:	61ba      	str	r2, [r7, #24]
 8005ba0:	69ba      	ldr	r2, [r7, #24]
 8005ba2:	fa92 f2a2 	rbit	r2, r2
 8005ba6:	617a      	str	r2, [r7, #20]
  return result;
 8005ba8:	697a      	ldr	r2, [r7, #20]
 8005baa:	fab2 f282 	clz	r2, r2
 8005bae:	b2d2      	uxtb	r2, r2
 8005bb0:	f042 0220 	orr.w	r2, r2, #32
 8005bb4:	b2d2      	uxtb	r2, r2
 8005bb6:	f002 021f 	and.w	r2, r2, #31
 8005bba:	2101      	movs	r1, #1
 8005bbc:	fa01 f202 	lsl.w	r2, r1, r2
 8005bc0:	4013      	ands	r3, r2
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d101      	bne.n	8005bca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	e079      	b.n	8005cbe <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005bca:	4b1d      	ldr	r3, [pc, #116]	; (8005c40 <HAL_RCC_ClockConfig+0x260>)
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	f023 0203 	bic.w	r2, r3, #3
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	491a      	ldr	r1, [pc, #104]	; (8005c40 <HAL_RCC_ClockConfig+0x260>)
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005bdc:	f7fc fc00 	bl	80023e0 <HAL_GetTick>
 8005be0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005be2:	e00a      	b.n	8005bfa <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005be4:	f7fc fbfc 	bl	80023e0 <HAL_GetTick>
 8005be8:	4602      	mov	r2, r0
 8005bea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bec:	1ad3      	subs	r3, r2, r3
 8005bee:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d901      	bls.n	8005bfa <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	e061      	b.n	8005cbe <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bfa:	4b11      	ldr	r3, [pc, #68]	; (8005c40 <HAL_RCC_ClockConfig+0x260>)
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	f003 020c 	and.w	r2, r3, #12
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	009b      	lsls	r3, r3, #2
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d1eb      	bne.n	8005be4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005c0c:	4b0b      	ldr	r3, [pc, #44]	; (8005c3c <HAL_RCC_ClockConfig+0x25c>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f003 0307 	and.w	r3, r3, #7
 8005c14:	683a      	ldr	r2, [r7, #0]
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d214      	bcs.n	8005c44 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c1a:	4b08      	ldr	r3, [pc, #32]	; (8005c3c <HAL_RCC_ClockConfig+0x25c>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f023 0207 	bic.w	r2, r3, #7
 8005c22:	4906      	ldr	r1, [pc, #24]	; (8005c3c <HAL_RCC_ClockConfig+0x25c>)
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c2a:	4b04      	ldr	r3, [pc, #16]	; (8005c3c <HAL_RCC_ClockConfig+0x25c>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 0307 	and.w	r3, r3, #7
 8005c32:	683a      	ldr	r2, [r7, #0]
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d005      	beq.n	8005c44 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e040      	b.n	8005cbe <HAL_RCC_ClockConfig+0x2de>
 8005c3c:	40022000 	.word	0x40022000
 8005c40:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 0304 	and.w	r3, r3, #4
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d008      	beq.n	8005c62 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c50:	4b1d      	ldr	r3, [pc, #116]	; (8005cc8 <HAL_RCC_ClockConfig+0x2e8>)
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	491a      	ldr	r1, [pc, #104]	; (8005cc8 <HAL_RCC_ClockConfig+0x2e8>)
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0308 	and.w	r3, r3, #8
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d009      	beq.n	8005c82 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c6e:	4b16      	ldr	r3, [pc, #88]	; (8005cc8 <HAL_RCC_ClockConfig+0x2e8>)
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	00db      	lsls	r3, r3, #3
 8005c7c:	4912      	ldr	r1, [pc, #72]	; (8005cc8 <HAL_RCC_ClockConfig+0x2e8>)
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005c82:	f000 f829 	bl	8005cd8 <HAL_RCC_GetSysClockFreq>
 8005c86:	4601      	mov	r1, r0
 8005c88:	4b0f      	ldr	r3, [pc, #60]	; (8005cc8 <HAL_RCC_ClockConfig+0x2e8>)
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c90:	22f0      	movs	r2, #240	; 0xf0
 8005c92:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c94:	693a      	ldr	r2, [r7, #16]
 8005c96:	fa92 f2a2 	rbit	r2, r2
 8005c9a:	60fa      	str	r2, [r7, #12]
  return result;
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	fab2 f282 	clz	r2, r2
 8005ca2:	b2d2      	uxtb	r2, r2
 8005ca4:	40d3      	lsrs	r3, r2
 8005ca6:	4a09      	ldr	r2, [pc, #36]	; (8005ccc <HAL_RCC_ClockConfig+0x2ec>)
 8005ca8:	5cd3      	ldrb	r3, [r2, r3]
 8005caa:	fa21 f303 	lsr.w	r3, r1, r3
 8005cae:	4a08      	ldr	r2, [pc, #32]	; (8005cd0 <HAL_RCC_ClockConfig+0x2f0>)
 8005cb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005cb2:	4b08      	ldr	r3, [pc, #32]	; (8005cd4 <HAL_RCC_ClockConfig+0x2f4>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f7fc fb4e 	bl	8002358 <HAL_InitTick>
  
  return HAL_OK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3778      	adds	r7, #120	; 0x78
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	40021000 	.word	0x40021000
 8005ccc:	08009d08 	.word	0x08009d08
 8005cd0:	20000004 	.word	0x20000004
 8005cd4:	20000008 	.word	0x20000008

08005cd8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b08b      	sub	sp, #44	; 0x2c
 8005cdc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	61fb      	str	r3, [r7, #28]
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	61bb      	str	r3, [r7, #24]
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8005cea:	2300      	movs	r3, #0
 8005cec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005cf2:	4b29      	ldr	r3, [pc, #164]	; (8005d98 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005cf8:	69fb      	ldr	r3, [r7, #28]
 8005cfa:	f003 030c 	and.w	r3, r3, #12
 8005cfe:	2b04      	cmp	r3, #4
 8005d00:	d002      	beq.n	8005d08 <HAL_RCC_GetSysClockFreq+0x30>
 8005d02:	2b08      	cmp	r3, #8
 8005d04:	d003      	beq.n	8005d0e <HAL_RCC_GetSysClockFreq+0x36>
 8005d06:	e03c      	b.n	8005d82 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005d08:	4b24      	ldr	r3, [pc, #144]	; (8005d9c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005d0a:	623b      	str	r3, [r7, #32]
      break;
 8005d0c:	e03c      	b.n	8005d88 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005d0e:	69fb      	ldr	r3, [r7, #28]
 8005d10:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005d14:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005d18:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d1a:	68ba      	ldr	r2, [r7, #8]
 8005d1c:	fa92 f2a2 	rbit	r2, r2
 8005d20:	607a      	str	r2, [r7, #4]
  return result;
 8005d22:	687a      	ldr	r2, [r7, #4]
 8005d24:	fab2 f282 	clz	r2, r2
 8005d28:	b2d2      	uxtb	r2, r2
 8005d2a:	40d3      	lsrs	r3, r2
 8005d2c:	4a1c      	ldr	r2, [pc, #112]	; (8005da0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005d2e:	5cd3      	ldrb	r3, [r2, r3]
 8005d30:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005d32:	4b19      	ldr	r3, [pc, #100]	; (8005d98 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d36:	f003 030f 	and.w	r3, r3, #15
 8005d3a:	220f      	movs	r2, #15
 8005d3c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d3e:	693a      	ldr	r2, [r7, #16]
 8005d40:	fa92 f2a2 	rbit	r2, r2
 8005d44:	60fa      	str	r2, [r7, #12]
  return result;
 8005d46:	68fa      	ldr	r2, [r7, #12]
 8005d48:	fab2 f282 	clz	r2, r2
 8005d4c:	b2d2      	uxtb	r2, r2
 8005d4e:	40d3      	lsrs	r3, r2
 8005d50:	4a14      	ldr	r2, [pc, #80]	; (8005da4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005d52:	5cd3      	ldrb	r3, [r2, r3]
 8005d54:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005d56:	69fb      	ldr	r3, [r7, #28]
 8005d58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d008      	beq.n	8005d72 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005d60:	4a0e      	ldr	r2, [pc, #56]	; (8005d9c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	fb02 f303 	mul.w	r3, r2, r3
 8005d6e:	627b      	str	r3, [r7, #36]	; 0x24
 8005d70:	e004      	b.n	8005d7c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	4a0c      	ldr	r2, [pc, #48]	; (8005da8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005d76:	fb02 f303 	mul.w	r3, r2, r3
 8005d7a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d7e:	623b      	str	r3, [r7, #32]
      break;
 8005d80:	e002      	b.n	8005d88 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005d82:	4b06      	ldr	r3, [pc, #24]	; (8005d9c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005d84:	623b      	str	r3, [r7, #32]
      break;
 8005d86:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d88:	6a3b      	ldr	r3, [r7, #32]
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	372c      	adds	r7, #44	; 0x2c
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr
 8005d96:	bf00      	nop
 8005d98:	40021000 	.word	0x40021000
 8005d9c:	007a1200 	.word	0x007a1200
 8005da0:	08009d20 	.word	0x08009d20
 8005da4:	08009d30 	.word	0x08009d30
 8005da8:	003d0900 	.word	0x003d0900

08005dac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005dac:	b480      	push	{r7}
 8005dae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005db0:	4b03      	ldr	r3, [pc, #12]	; (8005dc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005db2:	681b      	ldr	r3, [r3, #0]
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr
 8005dbe:	bf00      	nop
 8005dc0:	20000004 	.word	0x20000004

08005dc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b082      	sub	sp, #8
 8005dc8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005dca:	f7ff ffef 	bl	8005dac <HAL_RCC_GetHCLKFreq>
 8005dce:	4601      	mov	r1, r0
 8005dd0:	4b0b      	ldr	r3, [pc, #44]	; (8005e00 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005dd8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005ddc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dde:	687a      	ldr	r2, [r7, #4]
 8005de0:	fa92 f2a2 	rbit	r2, r2
 8005de4:	603a      	str	r2, [r7, #0]
  return result;
 8005de6:	683a      	ldr	r2, [r7, #0]
 8005de8:	fab2 f282 	clz	r2, r2
 8005dec:	b2d2      	uxtb	r2, r2
 8005dee:	40d3      	lsrs	r3, r2
 8005df0:	4a04      	ldr	r2, [pc, #16]	; (8005e04 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005df2:	5cd3      	ldrb	r3, [r2, r3]
 8005df4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3708      	adds	r7, #8
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}
 8005e00:	40021000 	.word	0x40021000
 8005e04:	08009d18 	.word	0x08009d18

08005e08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b082      	sub	sp, #8
 8005e0c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005e0e:	f7ff ffcd 	bl	8005dac <HAL_RCC_GetHCLKFreq>
 8005e12:	4601      	mov	r1, r0
 8005e14:	4b0b      	ldr	r3, [pc, #44]	; (8005e44 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005e1c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005e20:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	fa92 f2a2 	rbit	r2, r2
 8005e28:	603a      	str	r2, [r7, #0]
  return result;
 8005e2a:	683a      	ldr	r2, [r7, #0]
 8005e2c:	fab2 f282 	clz	r2, r2
 8005e30:	b2d2      	uxtb	r2, r2
 8005e32:	40d3      	lsrs	r3, r2
 8005e34:	4a04      	ldr	r2, [pc, #16]	; (8005e48 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005e36:	5cd3      	ldrb	r3, [r2, r3]
 8005e38:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3708      	adds	r7, #8
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	40021000 	.word	0x40021000
 8005e48:	08009d18 	.word	0x08009d18

08005e4c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b092      	sub	sp, #72	; 0x48
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e54:	2300      	movs	r3, #0
 8005e56:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	f000 80d4 	beq.w	8006018 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e70:	4b4e      	ldr	r3, [pc, #312]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e72:	69db      	ldr	r3, [r3, #28]
 8005e74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d10e      	bne.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e7c:	4b4b      	ldr	r3, [pc, #300]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e7e:	69db      	ldr	r3, [r3, #28]
 8005e80:	4a4a      	ldr	r2, [pc, #296]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e86:	61d3      	str	r3, [r2, #28]
 8005e88:	4b48      	ldr	r3, [pc, #288]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e8a:	69db      	ldr	r3, [r3, #28]
 8005e8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e90:	60bb      	str	r3, [r7, #8]
 8005e92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e94:	2301      	movs	r3, #1
 8005e96:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e9a:	4b45      	ldr	r3, [pc, #276]	; (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d118      	bne.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ea6:	4b42      	ldr	r3, [pc, #264]	; (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a41      	ldr	r2, [pc, #260]	; (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005eac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005eb0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005eb2:	f7fc fa95 	bl	80023e0 <HAL_GetTick>
 8005eb6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eb8:	e008      	b.n	8005ecc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005eba:	f7fc fa91 	bl	80023e0 <HAL_GetTick>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ec2:	1ad3      	subs	r3, r2, r3
 8005ec4:	2b64      	cmp	r3, #100	; 0x64
 8005ec6:	d901      	bls.n	8005ecc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005ec8:	2303      	movs	r3, #3
 8005eca:	e169      	b.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ecc:	4b38      	ldr	r3, [pc, #224]	; (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d0f0      	beq.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ed8:	4b34      	ldr	r3, [pc, #208]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005eda:	6a1b      	ldr	r3, [r3, #32]
 8005edc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ee0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005ee2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	f000 8084 	beq.w	8005ff2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ef2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d07c      	beq.n	8005ff2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ef8:	4b2c      	ldr	r3, [pc, #176]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005efa:	6a1b      	ldr	r3, [r3, #32]
 8005efc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f02:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005f06:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f0a:	fa93 f3a3 	rbit	r3, r3
 8005f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f12:	fab3 f383 	clz	r3, r3
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	461a      	mov	r2, r3
 8005f1a:	4b26      	ldr	r3, [pc, #152]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005f1c:	4413      	add	r3, r2
 8005f1e:	009b      	lsls	r3, r3, #2
 8005f20:	461a      	mov	r2, r3
 8005f22:	2301      	movs	r3, #1
 8005f24:	6013      	str	r3, [r2, #0]
 8005f26:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005f2a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f2e:	fa93 f3a3 	rbit	r3, r3
 8005f32:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005f34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f36:	fab3 f383 	clz	r3, r3
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	4b1d      	ldr	r3, [pc, #116]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005f40:	4413      	add	r3, r2
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	461a      	mov	r2, r3
 8005f46:	2300      	movs	r3, #0
 8005f48:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005f4a:	4a18      	ldr	r2, [pc, #96]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f4e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005f50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f52:	f003 0301 	and.w	r3, r3, #1
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d04b      	beq.n	8005ff2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f5a:	f7fc fa41 	bl	80023e0 <HAL_GetTick>
 8005f5e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f60:	e00a      	b.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f62:	f7fc fa3d 	bl	80023e0 <HAL_GetTick>
 8005f66:	4602      	mov	r2, r0
 8005f68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f6a:	1ad3      	subs	r3, r2, r3
 8005f6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d901      	bls.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005f74:	2303      	movs	r3, #3
 8005f76:	e113      	b.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8005f78:	2302      	movs	r3, #2
 8005f7a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f7e:	fa93 f3a3 	rbit	r3, r3
 8005f82:	627b      	str	r3, [r7, #36]	; 0x24
 8005f84:	2302      	movs	r3, #2
 8005f86:	623b      	str	r3, [r7, #32]
 8005f88:	6a3b      	ldr	r3, [r7, #32]
 8005f8a:	fa93 f3a3 	rbit	r3, r3
 8005f8e:	61fb      	str	r3, [r7, #28]
  return result;
 8005f90:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f92:	fab3 f383 	clz	r3, r3
 8005f96:	b2db      	uxtb	r3, r3
 8005f98:	095b      	lsrs	r3, r3, #5
 8005f9a:	b2db      	uxtb	r3, r3
 8005f9c:	f043 0302 	orr.w	r3, r3, #2
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	d108      	bne.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005fa6:	4b01      	ldr	r3, [pc, #4]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fa8:	6a1b      	ldr	r3, [r3, #32]
 8005faa:	e00d      	b.n	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005fac:	40021000 	.word	0x40021000
 8005fb0:	40007000 	.word	0x40007000
 8005fb4:	10908100 	.word	0x10908100
 8005fb8:	2302      	movs	r3, #2
 8005fba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fbc:	69bb      	ldr	r3, [r7, #24]
 8005fbe:	fa93 f3a3 	rbit	r3, r3
 8005fc2:	617b      	str	r3, [r7, #20]
 8005fc4:	4b78      	ldr	r3, [pc, #480]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc8:	2202      	movs	r2, #2
 8005fca:	613a      	str	r2, [r7, #16]
 8005fcc:	693a      	ldr	r2, [r7, #16]
 8005fce:	fa92 f2a2 	rbit	r2, r2
 8005fd2:	60fa      	str	r2, [r7, #12]
  return result;
 8005fd4:	68fa      	ldr	r2, [r7, #12]
 8005fd6:	fab2 f282 	clz	r2, r2
 8005fda:	b2d2      	uxtb	r2, r2
 8005fdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005fe0:	b2d2      	uxtb	r2, r2
 8005fe2:	f002 021f 	and.w	r2, r2, #31
 8005fe6:	2101      	movs	r1, #1
 8005fe8:	fa01 f202 	lsl.w	r2, r1, r2
 8005fec:	4013      	ands	r3, r2
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d0b7      	beq.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005ff2:	4b6d      	ldr	r3, [pc, #436]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005ff4:	6a1b      	ldr	r3, [r3, #32]
 8005ff6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	496a      	ldr	r1, [pc, #424]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006000:	4313      	orrs	r3, r2
 8006002:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006004:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006008:	2b01      	cmp	r3, #1
 800600a:	d105      	bne.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800600c:	4b66      	ldr	r3, [pc, #408]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800600e:	69db      	ldr	r3, [r3, #28]
 8006010:	4a65      	ldr	r2, [pc, #404]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006012:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006016:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f003 0301 	and.w	r3, r3, #1
 8006020:	2b00      	cmp	r3, #0
 8006022:	d008      	beq.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006024:	4b60      	ldr	r3, [pc, #384]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006028:	f023 0203 	bic.w	r2, r3, #3
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	495d      	ldr	r1, [pc, #372]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006032:	4313      	orrs	r3, r2
 8006034:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f003 0302 	and.w	r3, r3, #2
 800603e:	2b00      	cmp	r3, #0
 8006040:	d008      	beq.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006042:	4b59      	ldr	r3, [pc, #356]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006046:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	68db      	ldr	r3, [r3, #12]
 800604e:	4956      	ldr	r1, [pc, #344]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006050:	4313      	orrs	r3, r2
 8006052:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f003 0304 	and.w	r3, r3, #4
 800605c:	2b00      	cmp	r3, #0
 800605e:	d008      	beq.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006060:	4b51      	ldr	r3, [pc, #324]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006064:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	691b      	ldr	r3, [r3, #16]
 800606c:	494e      	ldr	r1, [pc, #312]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800606e:	4313      	orrs	r3, r2
 8006070:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 0320 	and.w	r3, r3, #32
 800607a:	2b00      	cmp	r3, #0
 800607c:	d008      	beq.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800607e:	4b4a      	ldr	r3, [pc, #296]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006082:	f023 0210 	bic.w	r2, r3, #16
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	69db      	ldr	r3, [r3, #28]
 800608a:	4947      	ldr	r1, [pc, #284]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800608c:	4313      	orrs	r3, r2
 800608e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006098:	2b00      	cmp	r3, #0
 800609a:	d008      	beq.n	80060ae <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800609c:	4b42      	ldr	r3, [pc, #264]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060a8:	493f      	ldr	r1, [pc, #252]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060aa:	4313      	orrs	r3, r2
 80060ac:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d008      	beq.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80060ba:	4b3b      	ldr	r3, [pc, #236]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060be:	f023 0220 	bic.w	r2, r3, #32
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6a1b      	ldr	r3, [r3, #32]
 80060c6:	4938      	ldr	r1, [pc, #224]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060c8:	4313      	orrs	r3, r2
 80060ca:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f003 0308 	and.w	r3, r3, #8
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d008      	beq.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80060d8:	4b33      	ldr	r3, [pc, #204]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060dc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	695b      	ldr	r3, [r3, #20]
 80060e4:	4930      	ldr	r1, [pc, #192]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060e6:	4313      	orrs	r3, r2
 80060e8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f003 0310 	and.w	r3, r3, #16
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d008      	beq.n	8006108 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80060f6:	4b2c      	ldr	r3, [pc, #176]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060fa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	699b      	ldr	r3, [r3, #24]
 8006102:	4929      	ldr	r1, [pc, #164]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006104:	4313      	orrs	r3, r2
 8006106:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006110:	2b00      	cmp	r3, #0
 8006112:	d008      	beq.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006114:	4b24      	ldr	r3, [pc, #144]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006120:	4921      	ldr	r1, [pc, #132]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006122:	4313      	orrs	r3, r2
 8006124:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800612e:	2b00      	cmp	r3, #0
 8006130:	d008      	beq.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006132:	4b1d      	ldr	r3, [pc, #116]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006136:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800613e:	491a      	ldr	r1, [pc, #104]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006140:	4313      	orrs	r3, r2
 8006142:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800614c:	2b00      	cmp	r3, #0
 800614e:	d008      	beq.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8006150:	4b15      	ldr	r3, [pc, #84]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006154:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800615c:	4912      	ldr	r1, [pc, #72]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800615e:	4313      	orrs	r3, r2
 8006160:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800616a:	2b00      	cmp	r3, #0
 800616c:	d008      	beq.n	8006180 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800616e:	4b0e      	ldr	r3, [pc, #56]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006172:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800617a:	490b      	ldr	r1, [pc, #44]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800617c:	4313      	orrs	r3, r2
 800617e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006188:	2b00      	cmp	r3, #0
 800618a:	d008      	beq.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800618c:	4b06      	ldr	r3, [pc, #24]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800618e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006190:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006198:	4903      	ldr	r1, [pc, #12]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800619a:	4313      	orrs	r3, r2
 800619c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800619e:	2300      	movs	r3, #0
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3748      	adds	r7, #72	; 0x48
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	40021000 	.word	0x40021000

080061ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b082      	sub	sp, #8
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d101      	bne.n	80061be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	e040      	b.n	8006240 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d106      	bne.n	80061d4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f7fb ff3c 	bl	800204c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2224      	movs	r2, #36	; 0x24
 80061d8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f022 0201 	bic.w	r2, r2, #1
 80061e8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f000 f8b6 	bl	800635c <UART_SetConfig>
 80061f0:	4603      	mov	r3, r0
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d101      	bne.n	80061fa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	e022      	b.n	8006240 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d002      	beq.n	8006208 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f000 fa7e 	bl	8006704 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	685a      	ldr	r2, [r3, #4]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006216:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	689a      	ldr	r2, [r3, #8]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006226:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f042 0201 	orr.w	r2, r2, #1
 8006236:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f000 fb05 	bl	8006848 <UART_CheckIdleState>
 800623e:	4603      	mov	r3, r0
}
 8006240:	4618      	mov	r0, r3
 8006242:	3708      	adds	r7, #8
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b08a      	sub	sp, #40	; 0x28
 800624c:	af02      	add	r7, sp, #8
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	603b      	str	r3, [r7, #0]
 8006254:	4613      	mov	r3, r2
 8006256:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800625c:	2b20      	cmp	r3, #32
 800625e:	d178      	bne.n	8006352 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d002      	beq.n	800626c <HAL_UART_Transmit+0x24>
 8006266:	88fb      	ldrh	r3, [r7, #6]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d101      	bne.n	8006270 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	e071      	b.n	8006354 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2200      	movs	r2, #0
 8006274:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2221      	movs	r2, #33	; 0x21
 800627c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800627e:	f7fc f8af 	bl	80023e0 <HAL_GetTick>
 8006282:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	88fa      	ldrh	r2, [r7, #6]
 8006288:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	88fa      	ldrh	r2, [r7, #6]
 8006290:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800629c:	d108      	bne.n	80062b0 <HAL_UART_Transmit+0x68>
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	691b      	ldr	r3, [r3, #16]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d104      	bne.n	80062b0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80062a6:	2300      	movs	r3, #0
 80062a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	61bb      	str	r3, [r7, #24]
 80062ae:	e003      	b.n	80062b8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80062b4:	2300      	movs	r3, #0
 80062b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80062b8:	e030      	b.n	800631c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	9300      	str	r3, [sp, #0]
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	2200      	movs	r2, #0
 80062c2:	2180      	movs	r1, #128	; 0x80
 80062c4:	68f8      	ldr	r0, [r7, #12]
 80062c6:	f000 fb67 	bl	8006998 <UART_WaitOnFlagUntilTimeout>
 80062ca:	4603      	mov	r3, r0
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d004      	beq.n	80062da <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2220      	movs	r2, #32
 80062d4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80062d6:	2303      	movs	r3, #3
 80062d8:	e03c      	b.n	8006354 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d10b      	bne.n	80062f8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80062e0:	69bb      	ldr	r3, [r7, #24]
 80062e2:	881a      	ldrh	r2, [r3, #0]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80062ec:	b292      	uxth	r2, r2
 80062ee:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	3302      	adds	r3, #2
 80062f4:	61bb      	str	r3, [r7, #24]
 80062f6:	e008      	b.n	800630a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	781a      	ldrb	r2, [r3, #0]
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	b292      	uxth	r2, r2
 8006302:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	3301      	adds	r3, #1
 8006308:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006310:	b29b      	uxth	r3, r3
 8006312:	3b01      	subs	r3, #1
 8006314:	b29a      	uxth	r2, r3
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006322:	b29b      	uxth	r3, r3
 8006324:	2b00      	cmp	r3, #0
 8006326:	d1c8      	bne.n	80062ba <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	9300      	str	r3, [sp, #0]
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	2200      	movs	r2, #0
 8006330:	2140      	movs	r1, #64	; 0x40
 8006332:	68f8      	ldr	r0, [r7, #12]
 8006334:	f000 fb30 	bl	8006998 <UART_WaitOnFlagUntilTimeout>
 8006338:	4603      	mov	r3, r0
 800633a:	2b00      	cmp	r3, #0
 800633c:	d004      	beq.n	8006348 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2220      	movs	r2, #32
 8006342:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8006344:	2303      	movs	r3, #3
 8006346:	e005      	b.n	8006354 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2220      	movs	r2, #32
 800634c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800634e:	2300      	movs	r3, #0
 8006350:	e000      	b.n	8006354 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8006352:	2302      	movs	r3, #2
  }
}
 8006354:	4618      	mov	r0, r3
 8006356:	3720      	adds	r7, #32
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}

0800635c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b088      	sub	sp, #32
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006364:	2300      	movs	r3, #0
 8006366:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	689a      	ldr	r2, [r3, #8]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	691b      	ldr	r3, [r3, #16]
 8006370:	431a      	orrs	r2, r3
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	695b      	ldr	r3, [r3, #20]
 8006376:	431a      	orrs	r2, r3
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	69db      	ldr	r3, [r3, #28]
 800637c:	4313      	orrs	r3, r2
 800637e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800638a:	f023 030c 	bic.w	r3, r3, #12
 800638e:	687a      	ldr	r2, [r7, #4]
 8006390:	6812      	ldr	r2, [r2, #0]
 8006392:	6979      	ldr	r1, [r7, #20]
 8006394:	430b      	orrs	r3, r1
 8006396:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	68da      	ldr	r2, [r3, #12]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	430a      	orrs	r2, r1
 80063ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	699b      	ldr	r3, [r3, #24]
 80063b2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6a1b      	ldr	r3, [r3, #32]
 80063b8:	697a      	ldr	r2, [r7, #20]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	689b      	ldr	r3, [r3, #8]
 80063c4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	697a      	ldr	r2, [r7, #20]
 80063ce:	430a      	orrs	r2, r1
 80063d0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4aa7      	ldr	r2, [pc, #668]	; (8006674 <UART_SetConfig+0x318>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d120      	bne.n	800641e <UART_SetConfig+0xc2>
 80063dc:	4ba6      	ldr	r3, [pc, #664]	; (8006678 <UART_SetConfig+0x31c>)
 80063de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063e0:	f003 0303 	and.w	r3, r3, #3
 80063e4:	2b03      	cmp	r3, #3
 80063e6:	d817      	bhi.n	8006418 <UART_SetConfig+0xbc>
 80063e8:	a201      	add	r2, pc, #4	; (adr r2, 80063f0 <UART_SetConfig+0x94>)
 80063ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ee:	bf00      	nop
 80063f0:	08006401 	.word	0x08006401
 80063f4:	0800640d 	.word	0x0800640d
 80063f8:	08006413 	.word	0x08006413
 80063fc:	08006407 	.word	0x08006407
 8006400:	2301      	movs	r3, #1
 8006402:	77fb      	strb	r3, [r7, #31]
 8006404:	e0b5      	b.n	8006572 <UART_SetConfig+0x216>
 8006406:	2302      	movs	r3, #2
 8006408:	77fb      	strb	r3, [r7, #31]
 800640a:	e0b2      	b.n	8006572 <UART_SetConfig+0x216>
 800640c:	2304      	movs	r3, #4
 800640e:	77fb      	strb	r3, [r7, #31]
 8006410:	e0af      	b.n	8006572 <UART_SetConfig+0x216>
 8006412:	2308      	movs	r3, #8
 8006414:	77fb      	strb	r3, [r7, #31]
 8006416:	e0ac      	b.n	8006572 <UART_SetConfig+0x216>
 8006418:	2310      	movs	r3, #16
 800641a:	77fb      	strb	r3, [r7, #31]
 800641c:	e0a9      	b.n	8006572 <UART_SetConfig+0x216>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a96      	ldr	r2, [pc, #600]	; (800667c <UART_SetConfig+0x320>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d124      	bne.n	8006472 <UART_SetConfig+0x116>
 8006428:	4b93      	ldr	r3, [pc, #588]	; (8006678 <UART_SetConfig+0x31c>)
 800642a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800642c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006430:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006434:	d011      	beq.n	800645a <UART_SetConfig+0xfe>
 8006436:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800643a:	d817      	bhi.n	800646c <UART_SetConfig+0x110>
 800643c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006440:	d011      	beq.n	8006466 <UART_SetConfig+0x10a>
 8006442:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006446:	d811      	bhi.n	800646c <UART_SetConfig+0x110>
 8006448:	2b00      	cmp	r3, #0
 800644a:	d003      	beq.n	8006454 <UART_SetConfig+0xf8>
 800644c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006450:	d006      	beq.n	8006460 <UART_SetConfig+0x104>
 8006452:	e00b      	b.n	800646c <UART_SetConfig+0x110>
 8006454:	2300      	movs	r3, #0
 8006456:	77fb      	strb	r3, [r7, #31]
 8006458:	e08b      	b.n	8006572 <UART_SetConfig+0x216>
 800645a:	2302      	movs	r3, #2
 800645c:	77fb      	strb	r3, [r7, #31]
 800645e:	e088      	b.n	8006572 <UART_SetConfig+0x216>
 8006460:	2304      	movs	r3, #4
 8006462:	77fb      	strb	r3, [r7, #31]
 8006464:	e085      	b.n	8006572 <UART_SetConfig+0x216>
 8006466:	2308      	movs	r3, #8
 8006468:	77fb      	strb	r3, [r7, #31]
 800646a:	e082      	b.n	8006572 <UART_SetConfig+0x216>
 800646c:	2310      	movs	r3, #16
 800646e:	77fb      	strb	r3, [r7, #31]
 8006470:	e07f      	b.n	8006572 <UART_SetConfig+0x216>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a82      	ldr	r2, [pc, #520]	; (8006680 <UART_SetConfig+0x324>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d124      	bne.n	80064c6 <UART_SetConfig+0x16a>
 800647c:	4b7e      	ldr	r3, [pc, #504]	; (8006678 <UART_SetConfig+0x31c>)
 800647e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006480:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006484:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006488:	d011      	beq.n	80064ae <UART_SetConfig+0x152>
 800648a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800648e:	d817      	bhi.n	80064c0 <UART_SetConfig+0x164>
 8006490:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006494:	d011      	beq.n	80064ba <UART_SetConfig+0x15e>
 8006496:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800649a:	d811      	bhi.n	80064c0 <UART_SetConfig+0x164>
 800649c:	2b00      	cmp	r3, #0
 800649e:	d003      	beq.n	80064a8 <UART_SetConfig+0x14c>
 80064a0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80064a4:	d006      	beq.n	80064b4 <UART_SetConfig+0x158>
 80064a6:	e00b      	b.n	80064c0 <UART_SetConfig+0x164>
 80064a8:	2300      	movs	r3, #0
 80064aa:	77fb      	strb	r3, [r7, #31]
 80064ac:	e061      	b.n	8006572 <UART_SetConfig+0x216>
 80064ae:	2302      	movs	r3, #2
 80064b0:	77fb      	strb	r3, [r7, #31]
 80064b2:	e05e      	b.n	8006572 <UART_SetConfig+0x216>
 80064b4:	2304      	movs	r3, #4
 80064b6:	77fb      	strb	r3, [r7, #31]
 80064b8:	e05b      	b.n	8006572 <UART_SetConfig+0x216>
 80064ba:	2308      	movs	r3, #8
 80064bc:	77fb      	strb	r3, [r7, #31]
 80064be:	e058      	b.n	8006572 <UART_SetConfig+0x216>
 80064c0:	2310      	movs	r3, #16
 80064c2:	77fb      	strb	r3, [r7, #31]
 80064c4:	e055      	b.n	8006572 <UART_SetConfig+0x216>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a6e      	ldr	r2, [pc, #440]	; (8006684 <UART_SetConfig+0x328>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d124      	bne.n	800651a <UART_SetConfig+0x1be>
 80064d0:	4b69      	ldr	r3, [pc, #420]	; (8006678 <UART_SetConfig+0x31c>)
 80064d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064d4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80064d8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80064dc:	d011      	beq.n	8006502 <UART_SetConfig+0x1a6>
 80064de:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80064e2:	d817      	bhi.n	8006514 <UART_SetConfig+0x1b8>
 80064e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80064e8:	d011      	beq.n	800650e <UART_SetConfig+0x1b2>
 80064ea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80064ee:	d811      	bhi.n	8006514 <UART_SetConfig+0x1b8>
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d003      	beq.n	80064fc <UART_SetConfig+0x1a0>
 80064f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80064f8:	d006      	beq.n	8006508 <UART_SetConfig+0x1ac>
 80064fa:	e00b      	b.n	8006514 <UART_SetConfig+0x1b8>
 80064fc:	2300      	movs	r3, #0
 80064fe:	77fb      	strb	r3, [r7, #31]
 8006500:	e037      	b.n	8006572 <UART_SetConfig+0x216>
 8006502:	2302      	movs	r3, #2
 8006504:	77fb      	strb	r3, [r7, #31]
 8006506:	e034      	b.n	8006572 <UART_SetConfig+0x216>
 8006508:	2304      	movs	r3, #4
 800650a:	77fb      	strb	r3, [r7, #31]
 800650c:	e031      	b.n	8006572 <UART_SetConfig+0x216>
 800650e:	2308      	movs	r3, #8
 8006510:	77fb      	strb	r3, [r7, #31]
 8006512:	e02e      	b.n	8006572 <UART_SetConfig+0x216>
 8006514:	2310      	movs	r3, #16
 8006516:	77fb      	strb	r3, [r7, #31]
 8006518:	e02b      	b.n	8006572 <UART_SetConfig+0x216>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a5a      	ldr	r2, [pc, #360]	; (8006688 <UART_SetConfig+0x32c>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d124      	bne.n	800656e <UART_SetConfig+0x212>
 8006524:	4b54      	ldr	r3, [pc, #336]	; (8006678 <UART_SetConfig+0x31c>)
 8006526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006528:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800652c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006530:	d011      	beq.n	8006556 <UART_SetConfig+0x1fa>
 8006532:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006536:	d817      	bhi.n	8006568 <UART_SetConfig+0x20c>
 8006538:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800653c:	d011      	beq.n	8006562 <UART_SetConfig+0x206>
 800653e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006542:	d811      	bhi.n	8006568 <UART_SetConfig+0x20c>
 8006544:	2b00      	cmp	r3, #0
 8006546:	d003      	beq.n	8006550 <UART_SetConfig+0x1f4>
 8006548:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800654c:	d006      	beq.n	800655c <UART_SetConfig+0x200>
 800654e:	e00b      	b.n	8006568 <UART_SetConfig+0x20c>
 8006550:	2300      	movs	r3, #0
 8006552:	77fb      	strb	r3, [r7, #31]
 8006554:	e00d      	b.n	8006572 <UART_SetConfig+0x216>
 8006556:	2302      	movs	r3, #2
 8006558:	77fb      	strb	r3, [r7, #31]
 800655a:	e00a      	b.n	8006572 <UART_SetConfig+0x216>
 800655c:	2304      	movs	r3, #4
 800655e:	77fb      	strb	r3, [r7, #31]
 8006560:	e007      	b.n	8006572 <UART_SetConfig+0x216>
 8006562:	2308      	movs	r3, #8
 8006564:	77fb      	strb	r3, [r7, #31]
 8006566:	e004      	b.n	8006572 <UART_SetConfig+0x216>
 8006568:	2310      	movs	r3, #16
 800656a:	77fb      	strb	r3, [r7, #31]
 800656c:	e001      	b.n	8006572 <UART_SetConfig+0x216>
 800656e:	2310      	movs	r3, #16
 8006570:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	69db      	ldr	r3, [r3, #28]
 8006576:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800657a:	d15b      	bne.n	8006634 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 800657c:	7ffb      	ldrb	r3, [r7, #31]
 800657e:	2b08      	cmp	r3, #8
 8006580:	d827      	bhi.n	80065d2 <UART_SetConfig+0x276>
 8006582:	a201      	add	r2, pc, #4	; (adr r2, 8006588 <UART_SetConfig+0x22c>)
 8006584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006588:	080065ad 	.word	0x080065ad
 800658c:	080065b5 	.word	0x080065b5
 8006590:	080065bd 	.word	0x080065bd
 8006594:	080065d3 	.word	0x080065d3
 8006598:	080065c3 	.word	0x080065c3
 800659c:	080065d3 	.word	0x080065d3
 80065a0:	080065d3 	.word	0x080065d3
 80065a4:	080065d3 	.word	0x080065d3
 80065a8:	080065cb 	.word	0x080065cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065ac:	f7ff fc0a 	bl	8005dc4 <HAL_RCC_GetPCLK1Freq>
 80065b0:	61b8      	str	r0, [r7, #24]
        break;
 80065b2:	e013      	b.n	80065dc <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065b4:	f7ff fc28 	bl	8005e08 <HAL_RCC_GetPCLK2Freq>
 80065b8:	61b8      	str	r0, [r7, #24]
        break;
 80065ba:	e00f      	b.n	80065dc <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065bc:	4b33      	ldr	r3, [pc, #204]	; (800668c <UART_SetConfig+0x330>)
 80065be:	61bb      	str	r3, [r7, #24]
        break;
 80065c0:	e00c      	b.n	80065dc <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065c2:	f7ff fb89 	bl	8005cd8 <HAL_RCC_GetSysClockFreq>
 80065c6:	61b8      	str	r0, [r7, #24]
        break;
 80065c8:	e008      	b.n	80065dc <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065ce:	61bb      	str	r3, [r7, #24]
        break;
 80065d0:	e004      	b.n	80065dc <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 80065d2:	2300      	movs	r3, #0
 80065d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	77bb      	strb	r3, [r7, #30]
        break;
 80065da:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	f000 8082 	beq.w	80066e8 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80065e4:	69bb      	ldr	r3, [r7, #24]
 80065e6:	005a      	lsls	r2, r3, #1
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	085b      	lsrs	r3, r3, #1
 80065ee:	441a      	add	r2, r3
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80065f8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	2b0f      	cmp	r3, #15
 80065fe:	d916      	bls.n	800662e <UART_SetConfig+0x2d2>
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006606:	d212      	bcs.n	800662e <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	b29b      	uxth	r3, r3
 800660c:	f023 030f 	bic.w	r3, r3, #15
 8006610:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	085b      	lsrs	r3, r3, #1
 8006616:	b29b      	uxth	r3, r3
 8006618:	f003 0307 	and.w	r3, r3, #7
 800661c:	b29a      	uxth	r2, r3
 800661e:	89fb      	ldrh	r3, [r7, #14]
 8006620:	4313      	orrs	r3, r2
 8006622:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	89fa      	ldrh	r2, [r7, #14]
 800662a:	60da      	str	r2, [r3, #12]
 800662c:	e05c      	b.n	80066e8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	77bb      	strb	r3, [r7, #30]
 8006632:	e059      	b.n	80066e8 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006634:	7ffb      	ldrb	r3, [r7, #31]
 8006636:	2b08      	cmp	r3, #8
 8006638:	d835      	bhi.n	80066a6 <UART_SetConfig+0x34a>
 800663a:	a201      	add	r2, pc, #4	; (adr r2, 8006640 <UART_SetConfig+0x2e4>)
 800663c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006640:	08006665 	.word	0x08006665
 8006644:	0800666d 	.word	0x0800666d
 8006648:	08006691 	.word	0x08006691
 800664c:	080066a7 	.word	0x080066a7
 8006650:	08006697 	.word	0x08006697
 8006654:	080066a7 	.word	0x080066a7
 8006658:	080066a7 	.word	0x080066a7
 800665c:	080066a7 	.word	0x080066a7
 8006660:	0800669f 	.word	0x0800669f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006664:	f7ff fbae 	bl	8005dc4 <HAL_RCC_GetPCLK1Freq>
 8006668:	61b8      	str	r0, [r7, #24]
        break;
 800666a:	e021      	b.n	80066b0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800666c:	f7ff fbcc 	bl	8005e08 <HAL_RCC_GetPCLK2Freq>
 8006670:	61b8      	str	r0, [r7, #24]
        break;
 8006672:	e01d      	b.n	80066b0 <UART_SetConfig+0x354>
 8006674:	40013800 	.word	0x40013800
 8006678:	40021000 	.word	0x40021000
 800667c:	40004400 	.word	0x40004400
 8006680:	40004800 	.word	0x40004800
 8006684:	40004c00 	.word	0x40004c00
 8006688:	40005000 	.word	0x40005000
 800668c:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006690:	4b1b      	ldr	r3, [pc, #108]	; (8006700 <UART_SetConfig+0x3a4>)
 8006692:	61bb      	str	r3, [r7, #24]
        break;
 8006694:	e00c      	b.n	80066b0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006696:	f7ff fb1f 	bl	8005cd8 <HAL_RCC_GetSysClockFreq>
 800669a:	61b8      	str	r0, [r7, #24]
        break;
 800669c:	e008      	b.n	80066b0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800669e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80066a2:	61bb      	str	r3, [r7, #24]
        break;
 80066a4:	e004      	b.n	80066b0 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80066a6:	2300      	movs	r3, #0
 80066a8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	77bb      	strb	r3, [r7, #30]
        break;
 80066ae:	bf00      	nop
    }

    if (pclk != 0U)
 80066b0:	69bb      	ldr	r3, [r7, #24]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d018      	beq.n	80066e8 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	085a      	lsrs	r2, r3, #1
 80066bc:	69bb      	ldr	r3, [r7, #24]
 80066be:	441a      	add	r2, r3
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80066c8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	2b0f      	cmp	r3, #15
 80066ce:	d909      	bls.n	80066e4 <UART_SetConfig+0x388>
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066d6:	d205      	bcs.n	80066e4 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	b29a      	uxth	r2, r3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	60da      	str	r2, [r3, #12]
 80066e2:	e001      	b.n	80066e8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80066e4:	2301      	movs	r3, #1
 80066e6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2200      	movs	r2, #0
 80066ec:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80066f4:	7fbb      	ldrb	r3, [r7, #30]
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3720      	adds	r7, #32
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}
 80066fe:	bf00      	nop
 8006700:	007a1200 	.word	0x007a1200

08006704 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006704:	b480      	push	{r7}
 8006706:	b083      	sub	sp, #12
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006710:	f003 0301 	and.w	r3, r3, #1
 8006714:	2b00      	cmp	r3, #0
 8006716:	d00a      	beq.n	800672e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	430a      	orrs	r2, r1
 800672c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006732:	f003 0302 	and.w	r3, r3, #2
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00a      	beq.n	8006750 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	430a      	orrs	r2, r1
 800674e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006754:	f003 0304 	and.w	r3, r3, #4
 8006758:	2b00      	cmp	r3, #0
 800675a:	d00a      	beq.n	8006772 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	430a      	orrs	r2, r1
 8006770:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006776:	f003 0308 	and.w	r3, r3, #8
 800677a:	2b00      	cmp	r3, #0
 800677c:	d00a      	beq.n	8006794 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	430a      	orrs	r2, r1
 8006792:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006798:	f003 0310 	and.w	r3, r3, #16
 800679c:	2b00      	cmp	r3, #0
 800679e:	d00a      	beq.n	80067b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	430a      	orrs	r2, r1
 80067b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ba:	f003 0320 	and.w	r3, r3, #32
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d00a      	beq.n	80067d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	430a      	orrs	r2, r1
 80067d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d01a      	beq.n	800681a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	430a      	orrs	r2, r1
 80067f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006802:	d10a      	bne.n	800681a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	430a      	orrs	r2, r1
 8006818:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800681e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006822:	2b00      	cmp	r3, #0
 8006824:	d00a      	beq.n	800683c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	430a      	orrs	r2, r1
 800683a:	605a      	str	r2, [r3, #4]
  }
}
 800683c:	bf00      	nop
 800683e:	370c      	adds	r7, #12
 8006840:	46bd      	mov	sp, r7
 8006842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006846:	4770      	bx	lr

08006848 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b098      	sub	sp, #96	; 0x60
 800684c:	af02      	add	r7, sp, #8
 800684e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2200      	movs	r2, #0
 8006854:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006858:	f7fb fdc2 	bl	80023e0 <HAL_GetTick>
 800685c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 0308 	and.w	r3, r3, #8
 8006868:	2b08      	cmp	r3, #8
 800686a:	d12e      	bne.n	80068ca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800686c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006870:	9300      	str	r3, [sp, #0]
 8006872:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006874:	2200      	movs	r2, #0
 8006876:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f000 f88c 	bl	8006998 <UART_WaitOnFlagUntilTimeout>
 8006880:	4603      	mov	r3, r0
 8006882:	2b00      	cmp	r3, #0
 8006884:	d021      	beq.n	80068ca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800688e:	e853 3f00 	ldrex	r3, [r3]
 8006892:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006894:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006896:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800689a:	653b      	str	r3, [r7, #80]	; 0x50
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	461a      	mov	r2, r3
 80068a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80068a4:	647b      	str	r3, [r7, #68]	; 0x44
 80068a6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80068aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80068ac:	e841 2300 	strex	r3, r2, [r1]
 80068b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80068b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1e6      	bne.n	8006886 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2220      	movs	r2, #32
 80068bc:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068c6:	2303      	movs	r3, #3
 80068c8:	e062      	b.n	8006990 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 0304 	and.w	r3, r3, #4
 80068d4:	2b04      	cmp	r3, #4
 80068d6:	d149      	bne.n	800696c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80068dc:	9300      	str	r3, [sp, #0]
 80068de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068e0:	2200      	movs	r2, #0
 80068e2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f000 f856 	bl	8006998 <UART_WaitOnFlagUntilTimeout>
 80068ec:	4603      	mov	r3, r0
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d03c      	beq.n	800696c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068fa:	e853 3f00 	ldrex	r3, [r3]
 80068fe:	623b      	str	r3, [r7, #32]
   return(result);
 8006900:	6a3b      	ldr	r3, [r7, #32]
 8006902:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006906:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	461a      	mov	r2, r3
 800690e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006910:	633b      	str	r3, [r7, #48]	; 0x30
 8006912:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006914:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006916:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006918:	e841 2300 	strex	r3, r2, [r1]
 800691c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800691e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006920:	2b00      	cmp	r3, #0
 8006922:	d1e6      	bne.n	80068f2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	3308      	adds	r3, #8
 800692a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	e853 3f00 	ldrex	r3, [r3]
 8006932:	60fb      	str	r3, [r7, #12]
   return(result);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f023 0301 	bic.w	r3, r3, #1
 800693a:	64bb      	str	r3, [r7, #72]	; 0x48
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	3308      	adds	r3, #8
 8006942:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006944:	61fa      	str	r2, [r7, #28]
 8006946:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006948:	69b9      	ldr	r1, [r7, #24]
 800694a:	69fa      	ldr	r2, [r7, #28]
 800694c:	e841 2300 	strex	r3, r2, [r1]
 8006950:	617b      	str	r3, [r7, #20]
   return(result);
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d1e5      	bne.n	8006924 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2220      	movs	r2, #32
 800695c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	e011      	b.n	8006990 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2220      	movs	r2, #32
 8006970:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2220      	movs	r2, #32
 8006976:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2200      	movs	r2, #0
 800697e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2200      	movs	r2, #0
 800698a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800698e:	2300      	movs	r3, #0
}
 8006990:	4618      	mov	r0, r3
 8006992:	3758      	adds	r7, #88	; 0x58
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}

08006998 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b084      	sub	sp, #16
 800699c:	af00      	add	r7, sp, #0
 800699e:	60f8      	str	r0, [r7, #12]
 80069a0:	60b9      	str	r1, [r7, #8]
 80069a2:	603b      	str	r3, [r7, #0]
 80069a4:	4613      	mov	r3, r2
 80069a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069a8:	e049      	b.n	8006a3e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069b0:	d045      	beq.n	8006a3e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069b2:	f7fb fd15 	bl	80023e0 <HAL_GetTick>
 80069b6:	4602      	mov	r2, r0
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	1ad3      	subs	r3, r2, r3
 80069bc:	69ba      	ldr	r2, [r7, #24]
 80069be:	429a      	cmp	r2, r3
 80069c0:	d302      	bcc.n	80069c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80069c2:	69bb      	ldr	r3, [r7, #24]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d101      	bne.n	80069cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80069c8:	2303      	movs	r3, #3
 80069ca:	e048      	b.n	8006a5e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f003 0304 	and.w	r3, r3, #4
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d031      	beq.n	8006a3e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	69db      	ldr	r3, [r3, #28]
 80069e0:	f003 0308 	and.w	r3, r3, #8
 80069e4:	2b08      	cmp	r3, #8
 80069e6:	d110      	bne.n	8006a0a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2208      	movs	r2, #8
 80069ee:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80069f0:	68f8      	ldr	r0, [r7, #12]
 80069f2:	f000 f838 	bl	8006a66 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2208      	movs	r2, #8
 80069fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2200      	movs	r2, #0
 8006a02:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e029      	b.n	8006a5e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	69db      	ldr	r3, [r3, #28]
 8006a10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a18:	d111      	bne.n	8006a3e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006a22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a24:	68f8      	ldr	r0, [r7, #12]
 8006a26:	f000 f81e 	bl	8006a66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2220      	movs	r2, #32
 8006a2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2200      	movs	r2, #0
 8006a36:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e00f      	b.n	8006a5e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	69da      	ldr	r2, [r3, #28]
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	4013      	ands	r3, r2
 8006a48:	68ba      	ldr	r2, [r7, #8]
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	bf0c      	ite	eq
 8006a4e:	2301      	moveq	r3, #1
 8006a50:	2300      	movne	r3, #0
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	461a      	mov	r2, r3
 8006a56:	79fb      	ldrb	r3, [r7, #7]
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	d0a6      	beq.n	80069aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a5c:	2300      	movs	r3, #0
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3710      	adds	r7, #16
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}

08006a66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a66:	b480      	push	{r7}
 8006a68:	b095      	sub	sp, #84	; 0x54
 8006a6a:	af00      	add	r7, sp, #0
 8006a6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a76:	e853 3f00 	ldrex	r3, [r3]
 8006a7a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a7e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	461a      	mov	r2, r3
 8006a8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a8c:	643b      	str	r3, [r7, #64]	; 0x40
 8006a8e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a90:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006a92:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006a94:	e841 2300 	strex	r3, r2, [r1]
 8006a98:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006a9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d1e6      	bne.n	8006a6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	3308      	adds	r3, #8
 8006aa6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa8:	6a3b      	ldr	r3, [r7, #32]
 8006aaa:	e853 3f00 	ldrex	r3, [r3]
 8006aae:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ab0:	69fb      	ldr	r3, [r7, #28]
 8006ab2:	f023 0301 	bic.w	r3, r3, #1
 8006ab6:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	3308      	adds	r3, #8
 8006abe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ac0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006ac2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ac6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ac8:	e841 2300 	strex	r3, r2, [r1]
 8006acc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d1e5      	bne.n	8006aa0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d118      	bne.n	8006b0e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	e853 3f00 	ldrex	r3, [r3]
 8006ae8:	60bb      	str	r3, [r7, #8]
   return(result);
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	f023 0310 	bic.w	r3, r3, #16
 8006af0:	647b      	str	r3, [r7, #68]	; 0x44
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	461a      	mov	r2, r3
 8006af8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006afa:	61bb      	str	r3, [r7, #24]
 8006afc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afe:	6979      	ldr	r1, [r7, #20]
 8006b00:	69ba      	ldr	r2, [r7, #24]
 8006b02:	e841 2300 	strex	r3, r2, [r1]
 8006b06:	613b      	str	r3, [r7, #16]
   return(result);
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d1e6      	bne.n	8006adc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2220      	movs	r2, #32
 8006b12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006b22:	bf00      	nop
 8006b24:	3754      	adds	r7, #84	; 0x54
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr
	...

08006b30 <__errno>:
 8006b30:	4b01      	ldr	r3, [pc, #4]	; (8006b38 <__errno+0x8>)
 8006b32:	6818      	ldr	r0, [r3, #0]
 8006b34:	4770      	bx	lr
 8006b36:	bf00      	nop
 8006b38:	20000010 	.word	0x20000010

08006b3c <__libc_init_array>:
 8006b3c:	b570      	push	{r4, r5, r6, lr}
 8006b3e:	4d0d      	ldr	r5, [pc, #52]	; (8006b74 <__libc_init_array+0x38>)
 8006b40:	4c0d      	ldr	r4, [pc, #52]	; (8006b78 <__libc_init_array+0x3c>)
 8006b42:	1b64      	subs	r4, r4, r5
 8006b44:	10a4      	asrs	r4, r4, #2
 8006b46:	2600      	movs	r6, #0
 8006b48:	42a6      	cmp	r6, r4
 8006b4a:	d109      	bne.n	8006b60 <__libc_init_array+0x24>
 8006b4c:	4d0b      	ldr	r5, [pc, #44]	; (8006b7c <__libc_init_array+0x40>)
 8006b4e:	4c0c      	ldr	r4, [pc, #48]	; (8006b80 <__libc_init_array+0x44>)
 8006b50:	f003 f8ac 	bl	8009cac <_init>
 8006b54:	1b64      	subs	r4, r4, r5
 8006b56:	10a4      	asrs	r4, r4, #2
 8006b58:	2600      	movs	r6, #0
 8006b5a:	42a6      	cmp	r6, r4
 8006b5c:	d105      	bne.n	8006b6a <__libc_init_array+0x2e>
 8006b5e:	bd70      	pop	{r4, r5, r6, pc}
 8006b60:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b64:	4798      	blx	r3
 8006b66:	3601      	adds	r6, #1
 8006b68:	e7ee      	b.n	8006b48 <__libc_init_array+0xc>
 8006b6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b6e:	4798      	blx	r3
 8006b70:	3601      	adds	r6, #1
 8006b72:	e7f2      	b.n	8006b5a <__libc_init_array+0x1e>
 8006b74:	0800a160 	.word	0x0800a160
 8006b78:	0800a160 	.word	0x0800a160
 8006b7c:	0800a160 	.word	0x0800a160
 8006b80:	0800a164 	.word	0x0800a164

08006b84 <memset>:
 8006b84:	4402      	add	r2, r0
 8006b86:	4603      	mov	r3, r0
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d100      	bne.n	8006b8e <memset+0xa>
 8006b8c:	4770      	bx	lr
 8006b8e:	f803 1b01 	strb.w	r1, [r3], #1
 8006b92:	e7f9      	b.n	8006b88 <memset+0x4>

08006b94 <__cvt>:
 8006b94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b98:	ec55 4b10 	vmov	r4, r5, d0
 8006b9c:	2d00      	cmp	r5, #0
 8006b9e:	460e      	mov	r6, r1
 8006ba0:	4619      	mov	r1, r3
 8006ba2:	462b      	mov	r3, r5
 8006ba4:	bfbb      	ittet	lt
 8006ba6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006baa:	461d      	movlt	r5, r3
 8006bac:	2300      	movge	r3, #0
 8006bae:	232d      	movlt	r3, #45	; 0x2d
 8006bb0:	700b      	strb	r3, [r1, #0]
 8006bb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006bb4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006bb8:	4691      	mov	r9, r2
 8006bba:	f023 0820 	bic.w	r8, r3, #32
 8006bbe:	bfbc      	itt	lt
 8006bc0:	4622      	movlt	r2, r4
 8006bc2:	4614      	movlt	r4, r2
 8006bc4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006bc8:	d005      	beq.n	8006bd6 <__cvt+0x42>
 8006bca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006bce:	d100      	bne.n	8006bd2 <__cvt+0x3e>
 8006bd0:	3601      	adds	r6, #1
 8006bd2:	2102      	movs	r1, #2
 8006bd4:	e000      	b.n	8006bd8 <__cvt+0x44>
 8006bd6:	2103      	movs	r1, #3
 8006bd8:	ab03      	add	r3, sp, #12
 8006bda:	9301      	str	r3, [sp, #4]
 8006bdc:	ab02      	add	r3, sp, #8
 8006bde:	9300      	str	r3, [sp, #0]
 8006be0:	ec45 4b10 	vmov	d0, r4, r5
 8006be4:	4653      	mov	r3, sl
 8006be6:	4632      	mov	r2, r6
 8006be8:	f000 fcea 	bl	80075c0 <_dtoa_r>
 8006bec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006bf0:	4607      	mov	r7, r0
 8006bf2:	d102      	bne.n	8006bfa <__cvt+0x66>
 8006bf4:	f019 0f01 	tst.w	r9, #1
 8006bf8:	d022      	beq.n	8006c40 <__cvt+0xac>
 8006bfa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006bfe:	eb07 0906 	add.w	r9, r7, r6
 8006c02:	d110      	bne.n	8006c26 <__cvt+0x92>
 8006c04:	783b      	ldrb	r3, [r7, #0]
 8006c06:	2b30      	cmp	r3, #48	; 0x30
 8006c08:	d10a      	bne.n	8006c20 <__cvt+0x8c>
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	4620      	mov	r0, r4
 8006c10:	4629      	mov	r1, r5
 8006c12:	f7f9 ff59 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c16:	b918      	cbnz	r0, 8006c20 <__cvt+0x8c>
 8006c18:	f1c6 0601 	rsb	r6, r6, #1
 8006c1c:	f8ca 6000 	str.w	r6, [sl]
 8006c20:	f8da 3000 	ldr.w	r3, [sl]
 8006c24:	4499      	add	r9, r3
 8006c26:	2200      	movs	r2, #0
 8006c28:	2300      	movs	r3, #0
 8006c2a:	4620      	mov	r0, r4
 8006c2c:	4629      	mov	r1, r5
 8006c2e:	f7f9 ff4b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c32:	b108      	cbz	r0, 8006c38 <__cvt+0xa4>
 8006c34:	f8cd 900c 	str.w	r9, [sp, #12]
 8006c38:	2230      	movs	r2, #48	; 0x30
 8006c3a:	9b03      	ldr	r3, [sp, #12]
 8006c3c:	454b      	cmp	r3, r9
 8006c3e:	d307      	bcc.n	8006c50 <__cvt+0xbc>
 8006c40:	9b03      	ldr	r3, [sp, #12]
 8006c42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006c44:	1bdb      	subs	r3, r3, r7
 8006c46:	4638      	mov	r0, r7
 8006c48:	6013      	str	r3, [r2, #0]
 8006c4a:	b004      	add	sp, #16
 8006c4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c50:	1c59      	adds	r1, r3, #1
 8006c52:	9103      	str	r1, [sp, #12]
 8006c54:	701a      	strb	r2, [r3, #0]
 8006c56:	e7f0      	b.n	8006c3a <__cvt+0xa6>

08006c58 <__exponent>:
 8006c58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	2900      	cmp	r1, #0
 8006c5e:	bfb8      	it	lt
 8006c60:	4249      	neglt	r1, r1
 8006c62:	f803 2b02 	strb.w	r2, [r3], #2
 8006c66:	bfb4      	ite	lt
 8006c68:	222d      	movlt	r2, #45	; 0x2d
 8006c6a:	222b      	movge	r2, #43	; 0x2b
 8006c6c:	2909      	cmp	r1, #9
 8006c6e:	7042      	strb	r2, [r0, #1]
 8006c70:	dd2a      	ble.n	8006cc8 <__exponent+0x70>
 8006c72:	f10d 0407 	add.w	r4, sp, #7
 8006c76:	46a4      	mov	ip, r4
 8006c78:	270a      	movs	r7, #10
 8006c7a:	46a6      	mov	lr, r4
 8006c7c:	460a      	mov	r2, r1
 8006c7e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006c82:	fb07 1516 	mls	r5, r7, r6, r1
 8006c86:	3530      	adds	r5, #48	; 0x30
 8006c88:	2a63      	cmp	r2, #99	; 0x63
 8006c8a:	f104 34ff 	add.w	r4, r4, #4294967295
 8006c8e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006c92:	4631      	mov	r1, r6
 8006c94:	dcf1      	bgt.n	8006c7a <__exponent+0x22>
 8006c96:	3130      	adds	r1, #48	; 0x30
 8006c98:	f1ae 0502 	sub.w	r5, lr, #2
 8006c9c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006ca0:	1c44      	adds	r4, r0, #1
 8006ca2:	4629      	mov	r1, r5
 8006ca4:	4561      	cmp	r1, ip
 8006ca6:	d30a      	bcc.n	8006cbe <__exponent+0x66>
 8006ca8:	f10d 0209 	add.w	r2, sp, #9
 8006cac:	eba2 020e 	sub.w	r2, r2, lr
 8006cb0:	4565      	cmp	r5, ip
 8006cb2:	bf88      	it	hi
 8006cb4:	2200      	movhi	r2, #0
 8006cb6:	4413      	add	r3, r2
 8006cb8:	1a18      	subs	r0, r3, r0
 8006cba:	b003      	add	sp, #12
 8006cbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006cc2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006cc6:	e7ed      	b.n	8006ca4 <__exponent+0x4c>
 8006cc8:	2330      	movs	r3, #48	; 0x30
 8006cca:	3130      	adds	r1, #48	; 0x30
 8006ccc:	7083      	strb	r3, [r0, #2]
 8006cce:	70c1      	strb	r1, [r0, #3]
 8006cd0:	1d03      	adds	r3, r0, #4
 8006cd2:	e7f1      	b.n	8006cb8 <__exponent+0x60>

08006cd4 <_printf_float>:
 8006cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cd8:	ed2d 8b02 	vpush	{d8}
 8006cdc:	b08d      	sub	sp, #52	; 0x34
 8006cde:	460c      	mov	r4, r1
 8006ce0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006ce4:	4616      	mov	r6, r2
 8006ce6:	461f      	mov	r7, r3
 8006ce8:	4605      	mov	r5, r0
 8006cea:	f001 fa57 	bl	800819c <_localeconv_r>
 8006cee:	f8d0 a000 	ldr.w	sl, [r0]
 8006cf2:	4650      	mov	r0, sl
 8006cf4:	f7f9 fa6c 	bl	80001d0 <strlen>
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	930a      	str	r3, [sp, #40]	; 0x28
 8006cfc:	6823      	ldr	r3, [r4, #0]
 8006cfe:	9305      	str	r3, [sp, #20]
 8006d00:	f8d8 3000 	ldr.w	r3, [r8]
 8006d04:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006d08:	3307      	adds	r3, #7
 8006d0a:	f023 0307 	bic.w	r3, r3, #7
 8006d0e:	f103 0208 	add.w	r2, r3, #8
 8006d12:	f8c8 2000 	str.w	r2, [r8]
 8006d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d1a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006d1e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006d22:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006d26:	9307      	str	r3, [sp, #28]
 8006d28:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d2c:	ee08 0a10 	vmov	s16, r0
 8006d30:	4b9f      	ldr	r3, [pc, #636]	; (8006fb0 <_printf_float+0x2dc>)
 8006d32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d36:	f04f 32ff 	mov.w	r2, #4294967295
 8006d3a:	f7f9 fef7 	bl	8000b2c <__aeabi_dcmpun>
 8006d3e:	bb88      	cbnz	r0, 8006da4 <_printf_float+0xd0>
 8006d40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d44:	4b9a      	ldr	r3, [pc, #616]	; (8006fb0 <_printf_float+0x2dc>)
 8006d46:	f04f 32ff 	mov.w	r2, #4294967295
 8006d4a:	f7f9 fed1 	bl	8000af0 <__aeabi_dcmple>
 8006d4e:	bb48      	cbnz	r0, 8006da4 <_printf_float+0xd0>
 8006d50:	2200      	movs	r2, #0
 8006d52:	2300      	movs	r3, #0
 8006d54:	4640      	mov	r0, r8
 8006d56:	4649      	mov	r1, r9
 8006d58:	f7f9 fec0 	bl	8000adc <__aeabi_dcmplt>
 8006d5c:	b110      	cbz	r0, 8006d64 <_printf_float+0x90>
 8006d5e:	232d      	movs	r3, #45	; 0x2d
 8006d60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d64:	4b93      	ldr	r3, [pc, #588]	; (8006fb4 <_printf_float+0x2e0>)
 8006d66:	4894      	ldr	r0, [pc, #592]	; (8006fb8 <_printf_float+0x2e4>)
 8006d68:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006d6c:	bf94      	ite	ls
 8006d6e:	4698      	movls	r8, r3
 8006d70:	4680      	movhi	r8, r0
 8006d72:	2303      	movs	r3, #3
 8006d74:	6123      	str	r3, [r4, #16]
 8006d76:	9b05      	ldr	r3, [sp, #20]
 8006d78:	f023 0204 	bic.w	r2, r3, #4
 8006d7c:	6022      	str	r2, [r4, #0]
 8006d7e:	f04f 0900 	mov.w	r9, #0
 8006d82:	9700      	str	r7, [sp, #0]
 8006d84:	4633      	mov	r3, r6
 8006d86:	aa0b      	add	r2, sp, #44	; 0x2c
 8006d88:	4621      	mov	r1, r4
 8006d8a:	4628      	mov	r0, r5
 8006d8c:	f000 f9d8 	bl	8007140 <_printf_common>
 8006d90:	3001      	adds	r0, #1
 8006d92:	f040 8090 	bne.w	8006eb6 <_printf_float+0x1e2>
 8006d96:	f04f 30ff 	mov.w	r0, #4294967295
 8006d9a:	b00d      	add	sp, #52	; 0x34
 8006d9c:	ecbd 8b02 	vpop	{d8}
 8006da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006da4:	4642      	mov	r2, r8
 8006da6:	464b      	mov	r3, r9
 8006da8:	4640      	mov	r0, r8
 8006daa:	4649      	mov	r1, r9
 8006dac:	f7f9 febe 	bl	8000b2c <__aeabi_dcmpun>
 8006db0:	b140      	cbz	r0, 8006dc4 <_printf_float+0xf0>
 8006db2:	464b      	mov	r3, r9
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	bfbc      	itt	lt
 8006db8:	232d      	movlt	r3, #45	; 0x2d
 8006dba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006dbe:	487f      	ldr	r0, [pc, #508]	; (8006fbc <_printf_float+0x2e8>)
 8006dc0:	4b7f      	ldr	r3, [pc, #508]	; (8006fc0 <_printf_float+0x2ec>)
 8006dc2:	e7d1      	b.n	8006d68 <_printf_float+0x94>
 8006dc4:	6863      	ldr	r3, [r4, #4]
 8006dc6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006dca:	9206      	str	r2, [sp, #24]
 8006dcc:	1c5a      	adds	r2, r3, #1
 8006dce:	d13f      	bne.n	8006e50 <_printf_float+0x17c>
 8006dd0:	2306      	movs	r3, #6
 8006dd2:	6063      	str	r3, [r4, #4]
 8006dd4:	9b05      	ldr	r3, [sp, #20]
 8006dd6:	6861      	ldr	r1, [r4, #4]
 8006dd8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006ddc:	2300      	movs	r3, #0
 8006dde:	9303      	str	r3, [sp, #12]
 8006de0:	ab0a      	add	r3, sp, #40	; 0x28
 8006de2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006de6:	ab09      	add	r3, sp, #36	; 0x24
 8006de8:	ec49 8b10 	vmov	d0, r8, r9
 8006dec:	9300      	str	r3, [sp, #0]
 8006dee:	6022      	str	r2, [r4, #0]
 8006df0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006df4:	4628      	mov	r0, r5
 8006df6:	f7ff fecd 	bl	8006b94 <__cvt>
 8006dfa:	9b06      	ldr	r3, [sp, #24]
 8006dfc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006dfe:	2b47      	cmp	r3, #71	; 0x47
 8006e00:	4680      	mov	r8, r0
 8006e02:	d108      	bne.n	8006e16 <_printf_float+0x142>
 8006e04:	1cc8      	adds	r0, r1, #3
 8006e06:	db02      	blt.n	8006e0e <_printf_float+0x13a>
 8006e08:	6863      	ldr	r3, [r4, #4]
 8006e0a:	4299      	cmp	r1, r3
 8006e0c:	dd41      	ble.n	8006e92 <_printf_float+0x1be>
 8006e0e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006e12:	fa5f fb8b 	uxtb.w	fp, fp
 8006e16:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006e1a:	d820      	bhi.n	8006e5e <_printf_float+0x18a>
 8006e1c:	3901      	subs	r1, #1
 8006e1e:	465a      	mov	r2, fp
 8006e20:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006e24:	9109      	str	r1, [sp, #36]	; 0x24
 8006e26:	f7ff ff17 	bl	8006c58 <__exponent>
 8006e2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e2c:	1813      	adds	r3, r2, r0
 8006e2e:	2a01      	cmp	r2, #1
 8006e30:	4681      	mov	r9, r0
 8006e32:	6123      	str	r3, [r4, #16]
 8006e34:	dc02      	bgt.n	8006e3c <_printf_float+0x168>
 8006e36:	6822      	ldr	r2, [r4, #0]
 8006e38:	07d2      	lsls	r2, r2, #31
 8006e3a:	d501      	bpl.n	8006e40 <_printf_float+0x16c>
 8006e3c:	3301      	adds	r3, #1
 8006e3e:	6123      	str	r3, [r4, #16]
 8006e40:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d09c      	beq.n	8006d82 <_printf_float+0xae>
 8006e48:	232d      	movs	r3, #45	; 0x2d
 8006e4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e4e:	e798      	b.n	8006d82 <_printf_float+0xae>
 8006e50:	9a06      	ldr	r2, [sp, #24]
 8006e52:	2a47      	cmp	r2, #71	; 0x47
 8006e54:	d1be      	bne.n	8006dd4 <_printf_float+0x100>
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d1bc      	bne.n	8006dd4 <_printf_float+0x100>
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e7b9      	b.n	8006dd2 <_printf_float+0xfe>
 8006e5e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006e62:	d118      	bne.n	8006e96 <_printf_float+0x1c2>
 8006e64:	2900      	cmp	r1, #0
 8006e66:	6863      	ldr	r3, [r4, #4]
 8006e68:	dd0b      	ble.n	8006e82 <_printf_float+0x1ae>
 8006e6a:	6121      	str	r1, [r4, #16]
 8006e6c:	b913      	cbnz	r3, 8006e74 <_printf_float+0x1a0>
 8006e6e:	6822      	ldr	r2, [r4, #0]
 8006e70:	07d0      	lsls	r0, r2, #31
 8006e72:	d502      	bpl.n	8006e7a <_printf_float+0x1a6>
 8006e74:	3301      	adds	r3, #1
 8006e76:	440b      	add	r3, r1
 8006e78:	6123      	str	r3, [r4, #16]
 8006e7a:	65a1      	str	r1, [r4, #88]	; 0x58
 8006e7c:	f04f 0900 	mov.w	r9, #0
 8006e80:	e7de      	b.n	8006e40 <_printf_float+0x16c>
 8006e82:	b913      	cbnz	r3, 8006e8a <_printf_float+0x1b6>
 8006e84:	6822      	ldr	r2, [r4, #0]
 8006e86:	07d2      	lsls	r2, r2, #31
 8006e88:	d501      	bpl.n	8006e8e <_printf_float+0x1ba>
 8006e8a:	3302      	adds	r3, #2
 8006e8c:	e7f4      	b.n	8006e78 <_printf_float+0x1a4>
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e7f2      	b.n	8006e78 <_printf_float+0x1a4>
 8006e92:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006e96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e98:	4299      	cmp	r1, r3
 8006e9a:	db05      	blt.n	8006ea8 <_printf_float+0x1d4>
 8006e9c:	6823      	ldr	r3, [r4, #0]
 8006e9e:	6121      	str	r1, [r4, #16]
 8006ea0:	07d8      	lsls	r0, r3, #31
 8006ea2:	d5ea      	bpl.n	8006e7a <_printf_float+0x1a6>
 8006ea4:	1c4b      	adds	r3, r1, #1
 8006ea6:	e7e7      	b.n	8006e78 <_printf_float+0x1a4>
 8006ea8:	2900      	cmp	r1, #0
 8006eaa:	bfd4      	ite	le
 8006eac:	f1c1 0202 	rsble	r2, r1, #2
 8006eb0:	2201      	movgt	r2, #1
 8006eb2:	4413      	add	r3, r2
 8006eb4:	e7e0      	b.n	8006e78 <_printf_float+0x1a4>
 8006eb6:	6823      	ldr	r3, [r4, #0]
 8006eb8:	055a      	lsls	r2, r3, #21
 8006eba:	d407      	bmi.n	8006ecc <_printf_float+0x1f8>
 8006ebc:	6923      	ldr	r3, [r4, #16]
 8006ebe:	4642      	mov	r2, r8
 8006ec0:	4631      	mov	r1, r6
 8006ec2:	4628      	mov	r0, r5
 8006ec4:	47b8      	blx	r7
 8006ec6:	3001      	adds	r0, #1
 8006ec8:	d12c      	bne.n	8006f24 <_printf_float+0x250>
 8006eca:	e764      	b.n	8006d96 <_printf_float+0xc2>
 8006ecc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006ed0:	f240 80e0 	bls.w	8007094 <_printf_float+0x3c0>
 8006ed4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ed8:	2200      	movs	r2, #0
 8006eda:	2300      	movs	r3, #0
 8006edc:	f7f9 fdf4 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ee0:	2800      	cmp	r0, #0
 8006ee2:	d034      	beq.n	8006f4e <_printf_float+0x27a>
 8006ee4:	4a37      	ldr	r2, [pc, #220]	; (8006fc4 <_printf_float+0x2f0>)
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	4631      	mov	r1, r6
 8006eea:	4628      	mov	r0, r5
 8006eec:	47b8      	blx	r7
 8006eee:	3001      	adds	r0, #1
 8006ef0:	f43f af51 	beq.w	8006d96 <_printf_float+0xc2>
 8006ef4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	db02      	blt.n	8006f02 <_printf_float+0x22e>
 8006efc:	6823      	ldr	r3, [r4, #0]
 8006efe:	07d8      	lsls	r0, r3, #31
 8006f00:	d510      	bpl.n	8006f24 <_printf_float+0x250>
 8006f02:	ee18 3a10 	vmov	r3, s16
 8006f06:	4652      	mov	r2, sl
 8006f08:	4631      	mov	r1, r6
 8006f0a:	4628      	mov	r0, r5
 8006f0c:	47b8      	blx	r7
 8006f0e:	3001      	adds	r0, #1
 8006f10:	f43f af41 	beq.w	8006d96 <_printf_float+0xc2>
 8006f14:	f04f 0800 	mov.w	r8, #0
 8006f18:	f104 091a 	add.w	r9, r4, #26
 8006f1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f1e:	3b01      	subs	r3, #1
 8006f20:	4543      	cmp	r3, r8
 8006f22:	dc09      	bgt.n	8006f38 <_printf_float+0x264>
 8006f24:	6823      	ldr	r3, [r4, #0]
 8006f26:	079b      	lsls	r3, r3, #30
 8006f28:	f100 8105 	bmi.w	8007136 <_printf_float+0x462>
 8006f2c:	68e0      	ldr	r0, [r4, #12]
 8006f2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f30:	4298      	cmp	r0, r3
 8006f32:	bfb8      	it	lt
 8006f34:	4618      	movlt	r0, r3
 8006f36:	e730      	b.n	8006d9a <_printf_float+0xc6>
 8006f38:	2301      	movs	r3, #1
 8006f3a:	464a      	mov	r2, r9
 8006f3c:	4631      	mov	r1, r6
 8006f3e:	4628      	mov	r0, r5
 8006f40:	47b8      	blx	r7
 8006f42:	3001      	adds	r0, #1
 8006f44:	f43f af27 	beq.w	8006d96 <_printf_float+0xc2>
 8006f48:	f108 0801 	add.w	r8, r8, #1
 8006f4c:	e7e6      	b.n	8006f1c <_printf_float+0x248>
 8006f4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	dc39      	bgt.n	8006fc8 <_printf_float+0x2f4>
 8006f54:	4a1b      	ldr	r2, [pc, #108]	; (8006fc4 <_printf_float+0x2f0>)
 8006f56:	2301      	movs	r3, #1
 8006f58:	4631      	mov	r1, r6
 8006f5a:	4628      	mov	r0, r5
 8006f5c:	47b8      	blx	r7
 8006f5e:	3001      	adds	r0, #1
 8006f60:	f43f af19 	beq.w	8006d96 <_printf_float+0xc2>
 8006f64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	d102      	bne.n	8006f72 <_printf_float+0x29e>
 8006f6c:	6823      	ldr	r3, [r4, #0]
 8006f6e:	07d9      	lsls	r1, r3, #31
 8006f70:	d5d8      	bpl.n	8006f24 <_printf_float+0x250>
 8006f72:	ee18 3a10 	vmov	r3, s16
 8006f76:	4652      	mov	r2, sl
 8006f78:	4631      	mov	r1, r6
 8006f7a:	4628      	mov	r0, r5
 8006f7c:	47b8      	blx	r7
 8006f7e:	3001      	adds	r0, #1
 8006f80:	f43f af09 	beq.w	8006d96 <_printf_float+0xc2>
 8006f84:	f04f 0900 	mov.w	r9, #0
 8006f88:	f104 0a1a 	add.w	sl, r4, #26
 8006f8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f8e:	425b      	negs	r3, r3
 8006f90:	454b      	cmp	r3, r9
 8006f92:	dc01      	bgt.n	8006f98 <_printf_float+0x2c4>
 8006f94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f96:	e792      	b.n	8006ebe <_printf_float+0x1ea>
 8006f98:	2301      	movs	r3, #1
 8006f9a:	4652      	mov	r2, sl
 8006f9c:	4631      	mov	r1, r6
 8006f9e:	4628      	mov	r0, r5
 8006fa0:	47b8      	blx	r7
 8006fa2:	3001      	adds	r0, #1
 8006fa4:	f43f aef7 	beq.w	8006d96 <_printf_float+0xc2>
 8006fa8:	f109 0901 	add.w	r9, r9, #1
 8006fac:	e7ee      	b.n	8006f8c <_printf_float+0x2b8>
 8006fae:	bf00      	nop
 8006fb0:	7fefffff 	.word	0x7fefffff
 8006fb4:	08009d44 	.word	0x08009d44
 8006fb8:	08009d48 	.word	0x08009d48
 8006fbc:	08009d50 	.word	0x08009d50
 8006fc0:	08009d4c 	.word	0x08009d4c
 8006fc4:	08009d54 	.word	0x08009d54
 8006fc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006fca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	bfa8      	it	ge
 8006fd0:	461a      	movge	r2, r3
 8006fd2:	2a00      	cmp	r2, #0
 8006fd4:	4691      	mov	r9, r2
 8006fd6:	dc37      	bgt.n	8007048 <_printf_float+0x374>
 8006fd8:	f04f 0b00 	mov.w	fp, #0
 8006fdc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006fe0:	f104 021a 	add.w	r2, r4, #26
 8006fe4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006fe6:	9305      	str	r3, [sp, #20]
 8006fe8:	eba3 0309 	sub.w	r3, r3, r9
 8006fec:	455b      	cmp	r3, fp
 8006fee:	dc33      	bgt.n	8007058 <_printf_float+0x384>
 8006ff0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	db3b      	blt.n	8007070 <_printf_float+0x39c>
 8006ff8:	6823      	ldr	r3, [r4, #0]
 8006ffa:	07da      	lsls	r2, r3, #31
 8006ffc:	d438      	bmi.n	8007070 <_printf_float+0x39c>
 8006ffe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007000:	9a05      	ldr	r2, [sp, #20]
 8007002:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007004:	1a9a      	subs	r2, r3, r2
 8007006:	eba3 0901 	sub.w	r9, r3, r1
 800700a:	4591      	cmp	r9, r2
 800700c:	bfa8      	it	ge
 800700e:	4691      	movge	r9, r2
 8007010:	f1b9 0f00 	cmp.w	r9, #0
 8007014:	dc35      	bgt.n	8007082 <_printf_float+0x3ae>
 8007016:	f04f 0800 	mov.w	r8, #0
 800701a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800701e:	f104 0a1a 	add.w	sl, r4, #26
 8007022:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007026:	1a9b      	subs	r3, r3, r2
 8007028:	eba3 0309 	sub.w	r3, r3, r9
 800702c:	4543      	cmp	r3, r8
 800702e:	f77f af79 	ble.w	8006f24 <_printf_float+0x250>
 8007032:	2301      	movs	r3, #1
 8007034:	4652      	mov	r2, sl
 8007036:	4631      	mov	r1, r6
 8007038:	4628      	mov	r0, r5
 800703a:	47b8      	blx	r7
 800703c:	3001      	adds	r0, #1
 800703e:	f43f aeaa 	beq.w	8006d96 <_printf_float+0xc2>
 8007042:	f108 0801 	add.w	r8, r8, #1
 8007046:	e7ec      	b.n	8007022 <_printf_float+0x34e>
 8007048:	4613      	mov	r3, r2
 800704a:	4631      	mov	r1, r6
 800704c:	4642      	mov	r2, r8
 800704e:	4628      	mov	r0, r5
 8007050:	47b8      	blx	r7
 8007052:	3001      	adds	r0, #1
 8007054:	d1c0      	bne.n	8006fd8 <_printf_float+0x304>
 8007056:	e69e      	b.n	8006d96 <_printf_float+0xc2>
 8007058:	2301      	movs	r3, #1
 800705a:	4631      	mov	r1, r6
 800705c:	4628      	mov	r0, r5
 800705e:	9205      	str	r2, [sp, #20]
 8007060:	47b8      	blx	r7
 8007062:	3001      	adds	r0, #1
 8007064:	f43f ae97 	beq.w	8006d96 <_printf_float+0xc2>
 8007068:	9a05      	ldr	r2, [sp, #20]
 800706a:	f10b 0b01 	add.w	fp, fp, #1
 800706e:	e7b9      	b.n	8006fe4 <_printf_float+0x310>
 8007070:	ee18 3a10 	vmov	r3, s16
 8007074:	4652      	mov	r2, sl
 8007076:	4631      	mov	r1, r6
 8007078:	4628      	mov	r0, r5
 800707a:	47b8      	blx	r7
 800707c:	3001      	adds	r0, #1
 800707e:	d1be      	bne.n	8006ffe <_printf_float+0x32a>
 8007080:	e689      	b.n	8006d96 <_printf_float+0xc2>
 8007082:	9a05      	ldr	r2, [sp, #20]
 8007084:	464b      	mov	r3, r9
 8007086:	4442      	add	r2, r8
 8007088:	4631      	mov	r1, r6
 800708a:	4628      	mov	r0, r5
 800708c:	47b8      	blx	r7
 800708e:	3001      	adds	r0, #1
 8007090:	d1c1      	bne.n	8007016 <_printf_float+0x342>
 8007092:	e680      	b.n	8006d96 <_printf_float+0xc2>
 8007094:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007096:	2a01      	cmp	r2, #1
 8007098:	dc01      	bgt.n	800709e <_printf_float+0x3ca>
 800709a:	07db      	lsls	r3, r3, #31
 800709c:	d538      	bpl.n	8007110 <_printf_float+0x43c>
 800709e:	2301      	movs	r3, #1
 80070a0:	4642      	mov	r2, r8
 80070a2:	4631      	mov	r1, r6
 80070a4:	4628      	mov	r0, r5
 80070a6:	47b8      	blx	r7
 80070a8:	3001      	adds	r0, #1
 80070aa:	f43f ae74 	beq.w	8006d96 <_printf_float+0xc2>
 80070ae:	ee18 3a10 	vmov	r3, s16
 80070b2:	4652      	mov	r2, sl
 80070b4:	4631      	mov	r1, r6
 80070b6:	4628      	mov	r0, r5
 80070b8:	47b8      	blx	r7
 80070ba:	3001      	adds	r0, #1
 80070bc:	f43f ae6b 	beq.w	8006d96 <_printf_float+0xc2>
 80070c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80070c4:	2200      	movs	r2, #0
 80070c6:	2300      	movs	r3, #0
 80070c8:	f7f9 fcfe 	bl	8000ac8 <__aeabi_dcmpeq>
 80070cc:	b9d8      	cbnz	r0, 8007106 <_printf_float+0x432>
 80070ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070d0:	f108 0201 	add.w	r2, r8, #1
 80070d4:	3b01      	subs	r3, #1
 80070d6:	4631      	mov	r1, r6
 80070d8:	4628      	mov	r0, r5
 80070da:	47b8      	blx	r7
 80070dc:	3001      	adds	r0, #1
 80070de:	d10e      	bne.n	80070fe <_printf_float+0x42a>
 80070e0:	e659      	b.n	8006d96 <_printf_float+0xc2>
 80070e2:	2301      	movs	r3, #1
 80070e4:	4652      	mov	r2, sl
 80070e6:	4631      	mov	r1, r6
 80070e8:	4628      	mov	r0, r5
 80070ea:	47b8      	blx	r7
 80070ec:	3001      	adds	r0, #1
 80070ee:	f43f ae52 	beq.w	8006d96 <_printf_float+0xc2>
 80070f2:	f108 0801 	add.w	r8, r8, #1
 80070f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070f8:	3b01      	subs	r3, #1
 80070fa:	4543      	cmp	r3, r8
 80070fc:	dcf1      	bgt.n	80070e2 <_printf_float+0x40e>
 80070fe:	464b      	mov	r3, r9
 8007100:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007104:	e6dc      	b.n	8006ec0 <_printf_float+0x1ec>
 8007106:	f04f 0800 	mov.w	r8, #0
 800710a:	f104 0a1a 	add.w	sl, r4, #26
 800710e:	e7f2      	b.n	80070f6 <_printf_float+0x422>
 8007110:	2301      	movs	r3, #1
 8007112:	4642      	mov	r2, r8
 8007114:	e7df      	b.n	80070d6 <_printf_float+0x402>
 8007116:	2301      	movs	r3, #1
 8007118:	464a      	mov	r2, r9
 800711a:	4631      	mov	r1, r6
 800711c:	4628      	mov	r0, r5
 800711e:	47b8      	blx	r7
 8007120:	3001      	adds	r0, #1
 8007122:	f43f ae38 	beq.w	8006d96 <_printf_float+0xc2>
 8007126:	f108 0801 	add.w	r8, r8, #1
 800712a:	68e3      	ldr	r3, [r4, #12]
 800712c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800712e:	1a5b      	subs	r3, r3, r1
 8007130:	4543      	cmp	r3, r8
 8007132:	dcf0      	bgt.n	8007116 <_printf_float+0x442>
 8007134:	e6fa      	b.n	8006f2c <_printf_float+0x258>
 8007136:	f04f 0800 	mov.w	r8, #0
 800713a:	f104 0919 	add.w	r9, r4, #25
 800713e:	e7f4      	b.n	800712a <_printf_float+0x456>

08007140 <_printf_common>:
 8007140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007144:	4616      	mov	r6, r2
 8007146:	4699      	mov	r9, r3
 8007148:	688a      	ldr	r2, [r1, #8]
 800714a:	690b      	ldr	r3, [r1, #16]
 800714c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007150:	4293      	cmp	r3, r2
 8007152:	bfb8      	it	lt
 8007154:	4613      	movlt	r3, r2
 8007156:	6033      	str	r3, [r6, #0]
 8007158:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800715c:	4607      	mov	r7, r0
 800715e:	460c      	mov	r4, r1
 8007160:	b10a      	cbz	r2, 8007166 <_printf_common+0x26>
 8007162:	3301      	adds	r3, #1
 8007164:	6033      	str	r3, [r6, #0]
 8007166:	6823      	ldr	r3, [r4, #0]
 8007168:	0699      	lsls	r1, r3, #26
 800716a:	bf42      	ittt	mi
 800716c:	6833      	ldrmi	r3, [r6, #0]
 800716e:	3302      	addmi	r3, #2
 8007170:	6033      	strmi	r3, [r6, #0]
 8007172:	6825      	ldr	r5, [r4, #0]
 8007174:	f015 0506 	ands.w	r5, r5, #6
 8007178:	d106      	bne.n	8007188 <_printf_common+0x48>
 800717a:	f104 0a19 	add.w	sl, r4, #25
 800717e:	68e3      	ldr	r3, [r4, #12]
 8007180:	6832      	ldr	r2, [r6, #0]
 8007182:	1a9b      	subs	r3, r3, r2
 8007184:	42ab      	cmp	r3, r5
 8007186:	dc26      	bgt.n	80071d6 <_printf_common+0x96>
 8007188:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800718c:	1e13      	subs	r3, r2, #0
 800718e:	6822      	ldr	r2, [r4, #0]
 8007190:	bf18      	it	ne
 8007192:	2301      	movne	r3, #1
 8007194:	0692      	lsls	r2, r2, #26
 8007196:	d42b      	bmi.n	80071f0 <_printf_common+0xb0>
 8007198:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800719c:	4649      	mov	r1, r9
 800719e:	4638      	mov	r0, r7
 80071a0:	47c0      	blx	r8
 80071a2:	3001      	adds	r0, #1
 80071a4:	d01e      	beq.n	80071e4 <_printf_common+0xa4>
 80071a6:	6823      	ldr	r3, [r4, #0]
 80071a8:	68e5      	ldr	r5, [r4, #12]
 80071aa:	6832      	ldr	r2, [r6, #0]
 80071ac:	f003 0306 	and.w	r3, r3, #6
 80071b0:	2b04      	cmp	r3, #4
 80071b2:	bf08      	it	eq
 80071b4:	1aad      	subeq	r5, r5, r2
 80071b6:	68a3      	ldr	r3, [r4, #8]
 80071b8:	6922      	ldr	r2, [r4, #16]
 80071ba:	bf0c      	ite	eq
 80071bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071c0:	2500      	movne	r5, #0
 80071c2:	4293      	cmp	r3, r2
 80071c4:	bfc4      	itt	gt
 80071c6:	1a9b      	subgt	r3, r3, r2
 80071c8:	18ed      	addgt	r5, r5, r3
 80071ca:	2600      	movs	r6, #0
 80071cc:	341a      	adds	r4, #26
 80071ce:	42b5      	cmp	r5, r6
 80071d0:	d11a      	bne.n	8007208 <_printf_common+0xc8>
 80071d2:	2000      	movs	r0, #0
 80071d4:	e008      	b.n	80071e8 <_printf_common+0xa8>
 80071d6:	2301      	movs	r3, #1
 80071d8:	4652      	mov	r2, sl
 80071da:	4649      	mov	r1, r9
 80071dc:	4638      	mov	r0, r7
 80071de:	47c0      	blx	r8
 80071e0:	3001      	adds	r0, #1
 80071e2:	d103      	bne.n	80071ec <_printf_common+0xac>
 80071e4:	f04f 30ff 	mov.w	r0, #4294967295
 80071e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071ec:	3501      	adds	r5, #1
 80071ee:	e7c6      	b.n	800717e <_printf_common+0x3e>
 80071f0:	18e1      	adds	r1, r4, r3
 80071f2:	1c5a      	adds	r2, r3, #1
 80071f4:	2030      	movs	r0, #48	; 0x30
 80071f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80071fa:	4422      	add	r2, r4
 80071fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007200:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007204:	3302      	adds	r3, #2
 8007206:	e7c7      	b.n	8007198 <_printf_common+0x58>
 8007208:	2301      	movs	r3, #1
 800720a:	4622      	mov	r2, r4
 800720c:	4649      	mov	r1, r9
 800720e:	4638      	mov	r0, r7
 8007210:	47c0      	blx	r8
 8007212:	3001      	adds	r0, #1
 8007214:	d0e6      	beq.n	80071e4 <_printf_common+0xa4>
 8007216:	3601      	adds	r6, #1
 8007218:	e7d9      	b.n	80071ce <_printf_common+0x8e>
	...

0800721c <_printf_i>:
 800721c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007220:	7e0f      	ldrb	r7, [r1, #24]
 8007222:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007224:	2f78      	cmp	r7, #120	; 0x78
 8007226:	4691      	mov	r9, r2
 8007228:	4680      	mov	r8, r0
 800722a:	460c      	mov	r4, r1
 800722c:	469a      	mov	sl, r3
 800722e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007232:	d807      	bhi.n	8007244 <_printf_i+0x28>
 8007234:	2f62      	cmp	r7, #98	; 0x62
 8007236:	d80a      	bhi.n	800724e <_printf_i+0x32>
 8007238:	2f00      	cmp	r7, #0
 800723a:	f000 80d8 	beq.w	80073ee <_printf_i+0x1d2>
 800723e:	2f58      	cmp	r7, #88	; 0x58
 8007240:	f000 80a3 	beq.w	800738a <_printf_i+0x16e>
 8007244:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007248:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800724c:	e03a      	b.n	80072c4 <_printf_i+0xa8>
 800724e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007252:	2b15      	cmp	r3, #21
 8007254:	d8f6      	bhi.n	8007244 <_printf_i+0x28>
 8007256:	a101      	add	r1, pc, #4	; (adr r1, 800725c <_printf_i+0x40>)
 8007258:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800725c:	080072b5 	.word	0x080072b5
 8007260:	080072c9 	.word	0x080072c9
 8007264:	08007245 	.word	0x08007245
 8007268:	08007245 	.word	0x08007245
 800726c:	08007245 	.word	0x08007245
 8007270:	08007245 	.word	0x08007245
 8007274:	080072c9 	.word	0x080072c9
 8007278:	08007245 	.word	0x08007245
 800727c:	08007245 	.word	0x08007245
 8007280:	08007245 	.word	0x08007245
 8007284:	08007245 	.word	0x08007245
 8007288:	080073d5 	.word	0x080073d5
 800728c:	080072f9 	.word	0x080072f9
 8007290:	080073b7 	.word	0x080073b7
 8007294:	08007245 	.word	0x08007245
 8007298:	08007245 	.word	0x08007245
 800729c:	080073f7 	.word	0x080073f7
 80072a0:	08007245 	.word	0x08007245
 80072a4:	080072f9 	.word	0x080072f9
 80072a8:	08007245 	.word	0x08007245
 80072ac:	08007245 	.word	0x08007245
 80072b0:	080073bf 	.word	0x080073bf
 80072b4:	682b      	ldr	r3, [r5, #0]
 80072b6:	1d1a      	adds	r2, r3, #4
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	602a      	str	r2, [r5, #0]
 80072bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80072c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80072c4:	2301      	movs	r3, #1
 80072c6:	e0a3      	b.n	8007410 <_printf_i+0x1f4>
 80072c8:	6820      	ldr	r0, [r4, #0]
 80072ca:	6829      	ldr	r1, [r5, #0]
 80072cc:	0606      	lsls	r6, r0, #24
 80072ce:	f101 0304 	add.w	r3, r1, #4
 80072d2:	d50a      	bpl.n	80072ea <_printf_i+0xce>
 80072d4:	680e      	ldr	r6, [r1, #0]
 80072d6:	602b      	str	r3, [r5, #0]
 80072d8:	2e00      	cmp	r6, #0
 80072da:	da03      	bge.n	80072e4 <_printf_i+0xc8>
 80072dc:	232d      	movs	r3, #45	; 0x2d
 80072de:	4276      	negs	r6, r6
 80072e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072e4:	485e      	ldr	r0, [pc, #376]	; (8007460 <_printf_i+0x244>)
 80072e6:	230a      	movs	r3, #10
 80072e8:	e019      	b.n	800731e <_printf_i+0x102>
 80072ea:	680e      	ldr	r6, [r1, #0]
 80072ec:	602b      	str	r3, [r5, #0]
 80072ee:	f010 0f40 	tst.w	r0, #64	; 0x40
 80072f2:	bf18      	it	ne
 80072f4:	b236      	sxthne	r6, r6
 80072f6:	e7ef      	b.n	80072d8 <_printf_i+0xbc>
 80072f8:	682b      	ldr	r3, [r5, #0]
 80072fa:	6820      	ldr	r0, [r4, #0]
 80072fc:	1d19      	adds	r1, r3, #4
 80072fe:	6029      	str	r1, [r5, #0]
 8007300:	0601      	lsls	r1, r0, #24
 8007302:	d501      	bpl.n	8007308 <_printf_i+0xec>
 8007304:	681e      	ldr	r6, [r3, #0]
 8007306:	e002      	b.n	800730e <_printf_i+0xf2>
 8007308:	0646      	lsls	r6, r0, #25
 800730a:	d5fb      	bpl.n	8007304 <_printf_i+0xe8>
 800730c:	881e      	ldrh	r6, [r3, #0]
 800730e:	4854      	ldr	r0, [pc, #336]	; (8007460 <_printf_i+0x244>)
 8007310:	2f6f      	cmp	r7, #111	; 0x6f
 8007312:	bf0c      	ite	eq
 8007314:	2308      	moveq	r3, #8
 8007316:	230a      	movne	r3, #10
 8007318:	2100      	movs	r1, #0
 800731a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800731e:	6865      	ldr	r5, [r4, #4]
 8007320:	60a5      	str	r5, [r4, #8]
 8007322:	2d00      	cmp	r5, #0
 8007324:	bfa2      	ittt	ge
 8007326:	6821      	ldrge	r1, [r4, #0]
 8007328:	f021 0104 	bicge.w	r1, r1, #4
 800732c:	6021      	strge	r1, [r4, #0]
 800732e:	b90e      	cbnz	r6, 8007334 <_printf_i+0x118>
 8007330:	2d00      	cmp	r5, #0
 8007332:	d04d      	beq.n	80073d0 <_printf_i+0x1b4>
 8007334:	4615      	mov	r5, r2
 8007336:	fbb6 f1f3 	udiv	r1, r6, r3
 800733a:	fb03 6711 	mls	r7, r3, r1, r6
 800733e:	5dc7      	ldrb	r7, [r0, r7]
 8007340:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007344:	4637      	mov	r7, r6
 8007346:	42bb      	cmp	r3, r7
 8007348:	460e      	mov	r6, r1
 800734a:	d9f4      	bls.n	8007336 <_printf_i+0x11a>
 800734c:	2b08      	cmp	r3, #8
 800734e:	d10b      	bne.n	8007368 <_printf_i+0x14c>
 8007350:	6823      	ldr	r3, [r4, #0]
 8007352:	07de      	lsls	r6, r3, #31
 8007354:	d508      	bpl.n	8007368 <_printf_i+0x14c>
 8007356:	6923      	ldr	r3, [r4, #16]
 8007358:	6861      	ldr	r1, [r4, #4]
 800735a:	4299      	cmp	r1, r3
 800735c:	bfde      	ittt	le
 800735e:	2330      	movle	r3, #48	; 0x30
 8007360:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007364:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007368:	1b52      	subs	r2, r2, r5
 800736a:	6122      	str	r2, [r4, #16]
 800736c:	f8cd a000 	str.w	sl, [sp]
 8007370:	464b      	mov	r3, r9
 8007372:	aa03      	add	r2, sp, #12
 8007374:	4621      	mov	r1, r4
 8007376:	4640      	mov	r0, r8
 8007378:	f7ff fee2 	bl	8007140 <_printf_common>
 800737c:	3001      	adds	r0, #1
 800737e:	d14c      	bne.n	800741a <_printf_i+0x1fe>
 8007380:	f04f 30ff 	mov.w	r0, #4294967295
 8007384:	b004      	add	sp, #16
 8007386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800738a:	4835      	ldr	r0, [pc, #212]	; (8007460 <_printf_i+0x244>)
 800738c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007390:	6829      	ldr	r1, [r5, #0]
 8007392:	6823      	ldr	r3, [r4, #0]
 8007394:	f851 6b04 	ldr.w	r6, [r1], #4
 8007398:	6029      	str	r1, [r5, #0]
 800739a:	061d      	lsls	r5, r3, #24
 800739c:	d514      	bpl.n	80073c8 <_printf_i+0x1ac>
 800739e:	07df      	lsls	r7, r3, #31
 80073a0:	bf44      	itt	mi
 80073a2:	f043 0320 	orrmi.w	r3, r3, #32
 80073a6:	6023      	strmi	r3, [r4, #0]
 80073a8:	b91e      	cbnz	r6, 80073b2 <_printf_i+0x196>
 80073aa:	6823      	ldr	r3, [r4, #0]
 80073ac:	f023 0320 	bic.w	r3, r3, #32
 80073b0:	6023      	str	r3, [r4, #0]
 80073b2:	2310      	movs	r3, #16
 80073b4:	e7b0      	b.n	8007318 <_printf_i+0xfc>
 80073b6:	6823      	ldr	r3, [r4, #0]
 80073b8:	f043 0320 	orr.w	r3, r3, #32
 80073bc:	6023      	str	r3, [r4, #0]
 80073be:	2378      	movs	r3, #120	; 0x78
 80073c0:	4828      	ldr	r0, [pc, #160]	; (8007464 <_printf_i+0x248>)
 80073c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80073c6:	e7e3      	b.n	8007390 <_printf_i+0x174>
 80073c8:	0659      	lsls	r1, r3, #25
 80073ca:	bf48      	it	mi
 80073cc:	b2b6      	uxthmi	r6, r6
 80073ce:	e7e6      	b.n	800739e <_printf_i+0x182>
 80073d0:	4615      	mov	r5, r2
 80073d2:	e7bb      	b.n	800734c <_printf_i+0x130>
 80073d4:	682b      	ldr	r3, [r5, #0]
 80073d6:	6826      	ldr	r6, [r4, #0]
 80073d8:	6961      	ldr	r1, [r4, #20]
 80073da:	1d18      	adds	r0, r3, #4
 80073dc:	6028      	str	r0, [r5, #0]
 80073de:	0635      	lsls	r5, r6, #24
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	d501      	bpl.n	80073e8 <_printf_i+0x1cc>
 80073e4:	6019      	str	r1, [r3, #0]
 80073e6:	e002      	b.n	80073ee <_printf_i+0x1d2>
 80073e8:	0670      	lsls	r0, r6, #25
 80073ea:	d5fb      	bpl.n	80073e4 <_printf_i+0x1c8>
 80073ec:	8019      	strh	r1, [r3, #0]
 80073ee:	2300      	movs	r3, #0
 80073f0:	6123      	str	r3, [r4, #16]
 80073f2:	4615      	mov	r5, r2
 80073f4:	e7ba      	b.n	800736c <_printf_i+0x150>
 80073f6:	682b      	ldr	r3, [r5, #0]
 80073f8:	1d1a      	adds	r2, r3, #4
 80073fa:	602a      	str	r2, [r5, #0]
 80073fc:	681d      	ldr	r5, [r3, #0]
 80073fe:	6862      	ldr	r2, [r4, #4]
 8007400:	2100      	movs	r1, #0
 8007402:	4628      	mov	r0, r5
 8007404:	f7f8 feec 	bl	80001e0 <memchr>
 8007408:	b108      	cbz	r0, 800740e <_printf_i+0x1f2>
 800740a:	1b40      	subs	r0, r0, r5
 800740c:	6060      	str	r0, [r4, #4]
 800740e:	6863      	ldr	r3, [r4, #4]
 8007410:	6123      	str	r3, [r4, #16]
 8007412:	2300      	movs	r3, #0
 8007414:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007418:	e7a8      	b.n	800736c <_printf_i+0x150>
 800741a:	6923      	ldr	r3, [r4, #16]
 800741c:	462a      	mov	r2, r5
 800741e:	4649      	mov	r1, r9
 8007420:	4640      	mov	r0, r8
 8007422:	47d0      	blx	sl
 8007424:	3001      	adds	r0, #1
 8007426:	d0ab      	beq.n	8007380 <_printf_i+0x164>
 8007428:	6823      	ldr	r3, [r4, #0]
 800742a:	079b      	lsls	r3, r3, #30
 800742c:	d413      	bmi.n	8007456 <_printf_i+0x23a>
 800742e:	68e0      	ldr	r0, [r4, #12]
 8007430:	9b03      	ldr	r3, [sp, #12]
 8007432:	4298      	cmp	r0, r3
 8007434:	bfb8      	it	lt
 8007436:	4618      	movlt	r0, r3
 8007438:	e7a4      	b.n	8007384 <_printf_i+0x168>
 800743a:	2301      	movs	r3, #1
 800743c:	4632      	mov	r2, r6
 800743e:	4649      	mov	r1, r9
 8007440:	4640      	mov	r0, r8
 8007442:	47d0      	blx	sl
 8007444:	3001      	adds	r0, #1
 8007446:	d09b      	beq.n	8007380 <_printf_i+0x164>
 8007448:	3501      	adds	r5, #1
 800744a:	68e3      	ldr	r3, [r4, #12]
 800744c:	9903      	ldr	r1, [sp, #12]
 800744e:	1a5b      	subs	r3, r3, r1
 8007450:	42ab      	cmp	r3, r5
 8007452:	dcf2      	bgt.n	800743a <_printf_i+0x21e>
 8007454:	e7eb      	b.n	800742e <_printf_i+0x212>
 8007456:	2500      	movs	r5, #0
 8007458:	f104 0619 	add.w	r6, r4, #25
 800745c:	e7f5      	b.n	800744a <_printf_i+0x22e>
 800745e:	bf00      	nop
 8007460:	08009d56 	.word	0x08009d56
 8007464:	08009d67 	.word	0x08009d67

08007468 <siprintf>:
 8007468:	b40e      	push	{r1, r2, r3}
 800746a:	b500      	push	{lr}
 800746c:	b09c      	sub	sp, #112	; 0x70
 800746e:	ab1d      	add	r3, sp, #116	; 0x74
 8007470:	9002      	str	r0, [sp, #8]
 8007472:	9006      	str	r0, [sp, #24]
 8007474:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007478:	4809      	ldr	r0, [pc, #36]	; (80074a0 <siprintf+0x38>)
 800747a:	9107      	str	r1, [sp, #28]
 800747c:	9104      	str	r1, [sp, #16]
 800747e:	4909      	ldr	r1, [pc, #36]	; (80074a4 <siprintf+0x3c>)
 8007480:	f853 2b04 	ldr.w	r2, [r3], #4
 8007484:	9105      	str	r1, [sp, #20]
 8007486:	6800      	ldr	r0, [r0, #0]
 8007488:	9301      	str	r3, [sp, #4]
 800748a:	a902      	add	r1, sp, #8
 800748c:	f001 fb76 	bl	8008b7c <_svfiprintf_r>
 8007490:	9b02      	ldr	r3, [sp, #8]
 8007492:	2200      	movs	r2, #0
 8007494:	701a      	strb	r2, [r3, #0]
 8007496:	b01c      	add	sp, #112	; 0x70
 8007498:	f85d eb04 	ldr.w	lr, [sp], #4
 800749c:	b003      	add	sp, #12
 800749e:	4770      	bx	lr
 80074a0:	20000010 	.word	0x20000010
 80074a4:	ffff0208 	.word	0xffff0208

080074a8 <quorem>:
 80074a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074ac:	6903      	ldr	r3, [r0, #16]
 80074ae:	690c      	ldr	r4, [r1, #16]
 80074b0:	42a3      	cmp	r3, r4
 80074b2:	4607      	mov	r7, r0
 80074b4:	f2c0 8081 	blt.w	80075ba <quorem+0x112>
 80074b8:	3c01      	subs	r4, #1
 80074ba:	f101 0814 	add.w	r8, r1, #20
 80074be:	f100 0514 	add.w	r5, r0, #20
 80074c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074c6:	9301      	str	r3, [sp, #4]
 80074c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80074cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074d0:	3301      	adds	r3, #1
 80074d2:	429a      	cmp	r2, r3
 80074d4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80074d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80074dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80074e0:	d331      	bcc.n	8007546 <quorem+0x9e>
 80074e2:	f04f 0e00 	mov.w	lr, #0
 80074e6:	4640      	mov	r0, r8
 80074e8:	46ac      	mov	ip, r5
 80074ea:	46f2      	mov	sl, lr
 80074ec:	f850 2b04 	ldr.w	r2, [r0], #4
 80074f0:	b293      	uxth	r3, r2
 80074f2:	fb06 e303 	mla	r3, r6, r3, lr
 80074f6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80074fa:	b29b      	uxth	r3, r3
 80074fc:	ebaa 0303 	sub.w	r3, sl, r3
 8007500:	f8dc a000 	ldr.w	sl, [ip]
 8007504:	0c12      	lsrs	r2, r2, #16
 8007506:	fa13 f38a 	uxtah	r3, r3, sl
 800750a:	fb06 e202 	mla	r2, r6, r2, lr
 800750e:	9300      	str	r3, [sp, #0]
 8007510:	9b00      	ldr	r3, [sp, #0]
 8007512:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007516:	b292      	uxth	r2, r2
 8007518:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800751c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007520:	f8bd 3000 	ldrh.w	r3, [sp]
 8007524:	4581      	cmp	r9, r0
 8007526:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800752a:	f84c 3b04 	str.w	r3, [ip], #4
 800752e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007532:	d2db      	bcs.n	80074ec <quorem+0x44>
 8007534:	f855 300b 	ldr.w	r3, [r5, fp]
 8007538:	b92b      	cbnz	r3, 8007546 <quorem+0x9e>
 800753a:	9b01      	ldr	r3, [sp, #4]
 800753c:	3b04      	subs	r3, #4
 800753e:	429d      	cmp	r5, r3
 8007540:	461a      	mov	r2, r3
 8007542:	d32e      	bcc.n	80075a2 <quorem+0xfa>
 8007544:	613c      	str	r4, [r7, #16]
 8007546:	4638      	mov	r0, r7
 8007548:	f001 f8c4 	bl	80086d4 <__mcmp>
 800754c:	2800      	cmp	r0, #0
 800754e:	db24      	blt.n	800759a <quorem+0xf2>
 8007550:	3601      	adds	r6, #1
 8007552:	4628      	mov	r0, r5
 8007554:	f04f 0c00 	mov.w	ip, #0
 8007558:	f858 2b04 	ldr.w	r2, [r8], #4
 800755c:	f8d0 e000 	ldr.w	lr, [r0]
 8007560:	b293      	uxth	r3, r2
 8007562:	ebac 0303 	sub.w	r3, ip, r3
 8007566:	0c12      	lsrs	r2, r2, #16
 8007568:	fa13 f38e 	uxtah	r3, r3, lr
 800756c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007570:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007574:	b29b      	uxth	r3, r3
 8007576:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800757a:	45c1      	cmp	r9, r8
 800757c:	f840 3b04 	str.w	r3, [r0], #4
 8007580:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007584:	d2e8      	bcs.n	8007558 <quorem+0xb0>
 8007586:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800758a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800758e:	b922      	cbnz	r2, 800759a <quorem+0xf2>
 8007590:	3b04      	subs	r3, #4
 8007592:	429d      	cmp	r5, r3
 8007594:	461a      	mov	r2, r3
 8007596:	d30a      	bcc.n	80075ae <quorem+0x106>
 8007598:	613c      	str	r4, [r7, #16]
 800759a:	4630      	mov	r0, r6
 800759c:	b003      	add	sp, #12
 800759e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075a2:	6812      	ldr	r2, [r2, #0]
 80075a4:	3b04      	subs	r3, #4
 80075a6:	2a00      	cmp	r2, #0
 80075a8:	d1cc      	bne.n	8007544 <quorem+0x9c>
 80075aa:	3c01      	subs	r4, #1
 80075ac:	e7c7      	b.n	800753e <quorem+0x96>
 80075ae:	6812      	ldr	r2, [r2, #0]
 80075b0:	3b04      	subs	r3, #4
 80075b2:	2a00      	cmp	r2, #0
 80075b4:	d1f0      	bne.n	8007598 <quorem+0xf0>
 80075b6:	3c01      	subs	r4, #1
 80075b8:	e7eb      	b.n	8007592 <quorem+0xea>
 80075ba:	2000      	movs	r0, #0
 80075bc:	e7ee      	b.n	800759c <quorem+0xf4>
	...

080075c0 <_dtoa_r>:
 80075c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075c4:	ed2d 8b04 	vpush	{d8-d9}
 80075c8:	ec57 6b10 	vmov	r6, r7, d0
 80075cc:	b093      	sub	sp, #76	; 0x4c
 80075ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80075d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80075d4:	9106      	str	r1, [sp, #24]
 80075d6:	ee10 aa10 	vmov	sl, s0
 80075da:	4604      	mov	r4, r0
 80075dc:	9209      	str	r2, [sp, #36]	; 0x24
 80075de:	930c      	str	r3, [sp, #48]	; 0x30
 80075e0:	46bb      	mov	fp, r7
 80075e2:	b975      	cbnz	r5, 8007602 <_dtoa_r+0x42>
 80075e4:	2010      	movs	r0, #16
 80075e6:	f000 fddd 	bl	80081a4 <malloc>
 80075ea:	4602      	mov	r2, r0
 80075ec:	6260      	str	r0, [r4, #36]	; 0x24
 80075ee:	b920      	cbnz	r0, 80075fa <_dtoa_r+0x3a>
 80075f0:	4ba7      	ldr	r3, [pc, #668]	; (8007890 <_dtoa_r+0x2d0>)
 80075f2:	21ea      	movs	r1, #234	; 0xea
 80075f4:	48a7      	ldr	r0, [pc, #668]	; (8007894 <_dtoa_r+0x2d4>)
 80075f6:	f001 fbd1 	bl	8008d9c <__assert_func>
 80075fa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80075fe:	6005      	str	r5, [r0, #0]
 8007600:	60c5      	str	r5, [r0, #12]
 8007602:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007604:	6819      	ldr	r1, [r3, #0]
 8007606:	b151      	cbz	r1, 800761e <_dtoa_r+0x5e>
 8007608:	685a      	ldr	r2, [r3, #4]
 800760a:	604a      	str	r2, [r1, #4]
 800760c:	2301      	movs	r3, #1
 800760e:	4093      	lsls	r3, r2
 8007610:	608b      	str	r3, [r1, #8]
 8007612:	4620      	mov	r0, r4
 8007614:	f000 fe1c 	bl	8008250 <_Bfree>
 8007618:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800761a:	2200      	movs	r2, #0
 800761c:	601a      	str	r2, [r3, #0]
 800761e:	1e3b      	subs	r3, r7, #0
 8007620:	bfaa      	itet	ge
 8007622:	2300      	movge	r3, #0
 8007624:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007628:	f8c8 3000 	strge.w	r3, [r8]
 800762c:	4b9a      	ldr	r3, [pc, #616]	; (8007898 <_dtoa_r+0x2d8>)
 800762e:	bfbc      	itt	lt
 8007630:	2201      	movlt	r2, #1
 8007632:	f8c8 2000 	strlt.w	r2, [r8]
 8007636:	ea33 030b 	bics.w	r3, r3, fp
 800763a:	d11b      	bne.n	8007674 <_dtoa_r+0xb4>
 800763c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800763e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007642:	6013      	str	r3, [r2, #0]
 8007644:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007648:	4333      	orrs	r3, r6
 800764a:	f000 8592 	beq.w	8008172 <_dtoa_r+0xbb2>
 800764e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007650:	b963      	cbnz	r3, 800766c <_dtoa_r+0xac>
 8007652:	4b92      	ldr	r3, [pc, #584]	; (800789c <_dtoa_r+0x2dc>)
 8007654:	e022      	b.n	800769c <_dtoa_r+0xdc>
 8007656:	4b92      	ldr	r3, [pc, #584]	; (80078a0 <_dtoa_r+0x2e0>)
 8007658:	9301      	str	r3, [sp, #4]
 800765a:	3308      	adds	r3, #8
 800765c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800765e:	6013      	str	r3, [r2, #0]
 8007660:	9801      	ldr	r0, [sp, #4]
 8007662:	b013      	add	sp, #76	; 0x4c
 8007664:	ecbd 8b04 	vpop	{d8-d9}
 8007668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800766c:	4b8b      	ldr	r3, [pc, #556]	; (800789c <_dtoa_r+0x2dc>)
 800766e:	9301      	str	r3, [sp, #4]
 8007670:	3303      	adds	r3, #3
 8007672:	e7f3      	b.n	800765c <_dtoa_r+0x9c>
 8007674:	2200      	movs	r2, #0
 8007676:	2300      	movs	r3, #0
 8007678:	4650      	mov	r0, sl
 800767a:	4659      	mov	r1, fp
 800767c:	f7f9 fa24 	bl	8000ac8 <__aeabi_dcmpeq>
 8007680:	ec4b ab19 	vmov	d9, sl, fp
 8007684:	4680      	mov	r8, r0
 8007686:	b158      	cbz	r0, 80076a0 <_dtoa_r+0xe0>
 8007688:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800768a:	2301      	movs	r3, #1
 800768c:	6013      	str	r3, [r2, #0]
 800768e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007690:	2b00      	cmp	r3, #0
 8007692:	f000 856b 	beq.w	800816c <_dtoa_r+0xbac>
 8007696:	4883      	ldr	r0, [pc, #524]	; (80078a4 <_dtoa_r+0x2e4>)
 8007698:	6018      	str	r0, [r3, #0]
 800769a:	1e43      	subs	r3, r0, #1
 800769c:	9301      	str	r3, [sp, #4]
 800769e:	e7df      	b.n	8007660 <_dtoa_r+0xa0>
 80076a0:	ec4b ab10 	vmov	d0, sl, fp
 80076a4:	aa10      	add	r2, sp, #64	; 0x40
 80076a6:	a911      	add	r1, sp, #68	; 0x44
 80076a8:	4620      	mov	r0, r4
 80076aa:	f001 f8b9 	bl	8008820 <__d2b>
 80076ae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80076b2:	ee08 0a10 	vmov	s16, r0
 80076b6:	2d00      	cmp	r5, #0
 80076b8:	f000 8084 	beq.w	80077c4 <_dtoa_r+0x204>
 80076bc:	ee19 3a90 	vmov	r3, s19
 80076c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076c4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80076c8:	4656      	mov	r6, sl
 80076ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80076ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80076d2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80076d6:	4b74      	ldr	r3, [pc, #464]	; (80078a8 <_dtoa_r+0x2e8>)
 80076d8:	2200      	movs	r2, #0
 80076da:	4630      	mov	r0, r6
 80076dc:	4639      	mov	r1, r7
 80076de:	f7f8 fdd3 	bl	8000288 <__aeabi_dsub>
 80076e2:	a365      	add	r3, pc, #404	; (adr r3, 8007878 <_dtoa_r+0x2b8>)
 80076e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e8:	f7f8 ff86 	bl	80005f8 <__aeabi_dmul>
 80076ec:	a364      	add	r3, pc, #400	; (adr r3, 8007880 <_dtoa_r+0x2c0>)
 80076ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f2:	f7f8 fdcb 	bl	800028c <__adddf3>
 80076f6:	4606      	mov	r6, r0
 80076f8:	4628      	mov	r0, r5
 80076fa:	460f      	mov	r7, r1
 80076fc:	f7f8 ff12 	bl	8000524 <__aeabi_i2d>
 8007700:	a361      	add	r3, pc, #388	; (adr r3, 8007888 <_dtoa_r+0x2c8>)
 8007702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007706:	f7f8 ff77 	bl	80005f8 <__aeabi_dmul>
 800770a:	4602      	mov	r2, r0
 800770c:	460b      	mov	r3, r1
 800770e:	4630      	mov	r0, r6
 8007710:	4639      	mov	r1, r7
 8007712:	f7f8 fdbb 	bl	800028c <__adddf3>
 8007716:	4606      	mov	r6, r0
 8007718:	460f      	mov	r7, r1
 800771a:	f7f9 fa1d 	bl	8000b58 <__aeabi_d2iz>
 800771e:	2200      	movs	r2, #0
 8007720:	9000      	str	r0, [sp, #0]
 8007722:	2300      	movs	r3, #0
 8007724:	4630      	mov	r0, r6
 8007726:	4639      	mov	r1, r7
 8007728:	f7f9 f9d8 	bl	8000adc <__aeabi_dcmplt>
 800772c:	b150      	cbz	r0, 8007744 <_dtoa_r+0x184>
 800772e:	9800      	ldr	r0, [sp, #0]
 8007730:	f7f8 fef8 	bl	8000524 <__aeabi_i2d>
 8007734:	4632      	mov	r2, r6
 8007736:	463b      	mov	r3, r7
 8007738:	f7f9 f9c6 	bl	8000ac8 <__aeabi_dcmpeq>
 800773c:	b910      	cbnz	r0, 8007744 <_dtoa_r+0x184>
 800773e:	9b00      	ldr	r3, [sp, #0]
 8007740:	3b01      	subs	r3, #1
 8007742:	9300      	str	r3, [sp, #0]
 8007744:	9b00      	ldr	r3, [sp, #0]
 8007746:	2b16      	cmp	r3, #22
 8007748:	d85a      	bhi.n	8007800 <_dtoa_r+0x240>
 800774a:	9a00      	ldr	r2, [sp, #0]
 800774c:	4b57      	ldr	r3, [pc, #348]	; (80078ac <_dtoa_r+0x2ec>)
 800774e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007756:	ec51 0b19 	vmov	r0, r1, d9
 800775a:	f7f9 f9bf 	bl	8000adc <__aeabi_dcmplt>
 800775e:	2800      	cmp	r0, #0
 8007760:	d050      	beq.n	8007804 <_dtoa_r+0x244>
 8007762:	9b00      	ldr	r3, [sp, #0]
 8007764:	3b01      	subs	r3, #1
 8007766:	9300      	str	r3, [sp, #0]
 8007768:	2300      	movs	r3, #0
 800776a:	930b      	str	r3, [sp, #44]	; 0x2c
 800776c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800776e:	1b5d      	subs	r5, r3, r5
 8007770:	1e6b      	subs	r3, r5, #1
 8007772:	9305      	str	r3, [sp, #20]
 8007774:	bf45      	ittet	mi
 8007776:	f1c5 0301 	rsbmi	r3, r5, #1
 800777a:	9304      	strmi	r3, [sp, #16]
 800777c:	2300      	movpl	r3, #0
 800777e:	2300      	movmi	r3, #0
 8007780:	bf4c      	ite	mi
 8007782:	9305      	strmi	r3, [sp, #20]
 8007784:	9304      	strpl	r3, [sp, #16]
 8007786:	9b00      	ldr	r3, [sp, #0]
 8007788:	2b00      	cmp	r3, #0
 800778a:	db3d      	blt.n	8007808 <_dtoa_r+0x248>
 800778c:	9b05      	ldr	r3, [sp, #20]
 800778e:	9a00      	ldr	r2, [sp, #0]
 8007790:	920a      	str	r2, [sp, #40]	; 0x28
 8007792:	4413      	add	r3, r2
 8007794:	9305      	str	r3, [sp, #20]
 8007796:	2300      	movs	r3, #0
 8007798:	9307      	str	r3, [sp, #28]
 800779a:	9b06      	ldr	r3, [sp, #24]
 800779c:	2b09      	cmp	r3, #9
 800779e:	f200 8089 	bhi.w	80078b4 <_dtoa_r+0x2f4>
 80077a2:	2b05      	cmp	r3, #5
 80077a4:	bfc4      	itt	gt
 80077a6:	3b04      	subgt	r3, #4
 80077a8:	9306      	strgt	r3, [sp, #24]
 80077aa:	9b06      	ldr	r3, [sp, #24]
 80077ac:	f1a3 0302 	sub.w	r3, r3, #2
 80077b0:	bfcc      	ite	gt
 80077b2:	2500      	movgt	r5, #0
 80077b4:	2501      	movle	r5, #1
 80077b6:	2b03      	cmp	r3, #3
 80077b8:	f200 8087 	bhi.w	80078ca <_dtoa_r+0x30a>
 80077bc:	e8df f003 	tbb	[pc, r3]
 80077c0:	59383a2d 	.word	0x59383a2d
 80077c4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80077c8:	441d      	add	r5, r3
 80077ca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80077ce:	2b20      	cmp	r3, #32
 80077d0:	bfc1      	itttt	gt
 80077d2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80077d6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80077da:	fa0b f303 	lslgt.w	r3, fp, r3
 80077de:	fa26 f000 	lsrgt.w	r0, r6, r0
 80077e2:	bfda      	itte	le
 80077e4:	f1c3 0320 	rsble	r3, r3, #32
 80077e8:	fa06 f003 	lslle.w	r0, r6, r3
 80077ec:	4318      	orrgt	r0, r3
 80077ee:	f7f8 fe89 	bl	8000504 <__aeabi_ui2d>
 80077f2:	2301      	movs	r3, #1
 80077f4:	4606      	mov	r6, r0
 80077f6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80077fa:	3d01      	subs	r5, #1
 80077fc:	930e      	str	r3, [sp, #56]	; 0x38
 80077fe:	e76a      	b.n	80076d6 <_dtoa_r+0x116>
 8007800:	2301      	movs	r3, #1
 8007802:	e7b2      	b.n	800776a <_dtoa_r+0x1aa>
 8007804:	900b      	str	r0, [sp, #44]	; 0x2c
 8007806:	e7b1      	b.n	800776c <_dtoa_r+0x1ac>
 8007808:	9b04      	ldr	r3, [sp, #16]
 800780a:	9a00      	ldr	r2, [sp, #0]
 800780c:	1a9b      	subs	r3, r3, r2
 800780e:	9304      	str	r3, [sp, #16]
 8007810:	4253      	negs	r3, r2
 8007812:	9307      	str	r3, [sp, #28]
 8007814:	2300      	movs	r3, #0
 8007816:	930a      	str	r3, [sp, #40]	; 0x28
 8007818:	e7bf      	b.n	800779a <_dtoa_r+0x1da>
 800781a:	2300      	movs	r3, #0
 800781c:	9308      	str	r3, [sp, #32]
 800781e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007820:	2b00      	cmp	r3, #0
 8007822:	dc55      	bgt.n	80078d0 <_dtoa_r+0x310>
 8007824:	2301      	movs	r3, #1
 8007826:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800782a:	461a      	mov	r2, r3
 800782c:	9209      	str	r2, [sp, #36]	; 0x24
 800782e:	e00c      	b.n	800784a <_dtoa_r+0x28a>
 8007830:	2301      	movs	r3, #1
 8007832:	e7f3      	b.n	800781c <_dtoa_r+0x25c>
 8007834:	2300      	movs	r3, #0
 8007836:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007838:	9308      	str	r3, [sp, #32]
 800783a:	9b00      	ldr	r3, [sp, #0]
 800783c:	4413      	add	r3, r2
 800783e:	9302      	str	r3, [sp, #8]
 8007840:	3301      	adds	r3, #1
 8007842:	2b01      	cmp	r3, #1
 8007844:	9303      	str	r3, [sp, #12]
 8007846:	bfb8      	it	lt
 8007848:	2301      	movlt	r3, #1
 800784a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800784c:	2200      	movs	r2, #0
 800784e:	6042      	str	r2, [r0, #4]
 8007850:	2204      	movs	r2, #4
 8007852:	f102 0614 	add.w	r6, r2, #20
 8007856:	429e      	cmp	r6, r3
 8007858:	6841      	ldr	r1, [r0, #4]
 800785a:	d93d      	bls.n	80078d8 <_dtoa_r+0x318>
 800785c:	4620      	mov	r0, r4
 800785e:	f000 fcb7 	bl	80081d0 <_Balloc>
 8007862:	9001      	str	r0, [sp, #4]
 8007864:	2800      	cmp	r0, #0
 8007866:	d13b      	bne.n	80078e0 <_dtoa_r+0x320>
 8007868:	4b11      	ldr	r3, [pc, #68]	; (80078b0 <_dtoa_r+0x2f0>)
 800786a:	4602      	mov	r2, r0
 800786c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007870:	e6c0      	b.n	80075f4 <_dtoa_r+0x34>
 8007872:	2301      	movs	r3, #1
 8007874:	e7df      	b.n	8007836 <_dtoa_r+0x276>
 8007876:	bf00      	nop
 8007878:	636f4361 	.word	0x636f4361
 800787c:	3fd287a7 	.word	0x3fd287a7
 8007880:	8b60c8b3 	.word	0x8b60c8b3
 8007884:	3fc68a28 	.word	0x3fc68a28
 8007888:	509f79fb 	.word	0x509f79fb
 800788c:	3fd34413 	.word	0x3fd34413
 8007890:	08009d85 	.word	0x08009d85
 8007894:	08009d9c 	.word	0x08009d9c
 8007898:	7ff00000 	.word	0x7ff00000
 800789c:	08009d81 	.word	0x08009d81
 80078a0:	08009d78 	.word	0x08009d78
 80078a4:	08009d55 	.word	0x08009d55
 80078a8:	3ff80000 	.word	0x3ff80000
 80078ac:	08009e90 	.word	0x08009e90
 80078b0:	08009df7 	.word	0x08009df7
 80078b4:	2501      	movs	r5, #1
 80078b6:	2300      	movs	r3, #0
 80078b8:	9306      	str	r3, [sp, #24]
 80078ba:	9508      	str	r5, [sp, #32]
 80078bc:	f04f 33ff 	mov.w	r3, #4294967295
 80078c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80078c4:	2200      	movs	r2, #0
 80078c6:	2312      	movs	r3, #18
 80078c8:	e7b0      	b.n	800782c <_dtoa_r+0x26c>
 80078ca:	2301      	movs	r3, #1
 80078cc:	9308      	str	r3, [sp, #32]
 80078ce:	e7f5      	b.n	80078bc <_dtoa_r+0x2fc>
 80078d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078d2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80078d6:	e7b8      	b.n	800784a <_dtoa_r+0x28a>
 80078d8:	3101      	adds	r1, #1
 80078da:	6041      	str	r1, [r0, #4]
 80078dc:	0052      	lsls	r2, r2, #1
 80078de:	e7b8      	b.n	8007852 <_dtoa_r+0x292>
 80078e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078e2:	9a01      	ldr	r2, [sp, #4]
 80078e4:	601a      	str	r2, [r3, #0]
 80078e6:	9b03      	ldr	r3, [sp, #12]
 80078e8:	2b0e      	cmp	r3, #14
 80078ea:	f200 809d 	bhi.w	8007a28 <_dtoa_r+0x468>
 80078ee:	2d00      	cmp	r5, #0
 80078f0:	f000 809a 	beq.w	8007a28 <_dtoa_r+0x468>
 80078f4:	9b00      	ldr	r3, [sp, #0]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	dd32      	ble.n	8007960 <_dtoa_r+0x3a0>
 80078fa:	4ab7      	ldr	r2, [pc, #732]	; (8007bd8 <_dtoa_r+0x618>)
 80078fc:	f003 030f 	and.w	r3, r3, #15
 8007900:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007904:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007908:	9b00      	ldr	r3, [sp, #0]
 800790a:	05d8      	lsls	r0, r3, #23
 800790c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007910:	d516      	bpl.n	8007940 <_dtoa_r+0x380>
 8007912:	4bb2      	ldr	r3, [pc, #712]	; (8007bdc <_dtoa_r+0x61c>)
 8007914:	ec51 0b19 	vmov	r0, r1, d9
 8007918:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800791c:	f7f8 ff96 	bl	800084c <__aeabi_ddiv>
 8007920:	f007 070f 	and.w	r7, r7, #15
 8007924:	4682      	mov	sl, r0
 8007926:	468b      	mov	fp, r1
 8007928:	2503      	movs	r5, #3
 800792a:	4eac      	ldr	r6, [pc, #688]	; (8007bdc <_dtoa_r+0x61c>)
 800792c:	b957      	cbnz	r7, 8007944 <_dtoa_r+0x384>
 800792e:	4642      	mov	r2, r8
 8007930:	464b      	mov	r3, r9
 8007932:	4650      	mov	r0, sl
 8007934:	4659      	mov	r1, fp
 8007936:	f7f8 ff89 	bl	800084c <__aeabi_ddiv>
 800793a:	4682      	mov	sl, r0
 800793c:	468b      	mov	fp, r1
 800793e:	e028      	b.n	8007992 <_dtoa_r+0x3d2>
 8007940:	2502      	movs	r5, #2
 8007942:	e7f2      	b.n	800792a <_dtoa_r+0x36a>
 8007944:	07f9      	lsls	r1, r7, #31
 8007946:	d508      	bpl.n	800795a <_dtoa_r+0x39a>
 8007948:	4640      	mov	r0, r8
 800794a:	4649      	mov	r1, r9
 800794c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007950:	f7f8 fe52 	bl	80005f8 <__aeabi_dmul>
 8007954:	3501      	adds	r5, #1
 8007956:	4680      	mov	r8, r0
 8007958:	4689      	mov	r9, r1
 800795a:	107f      	asrs	r7, r7, #1
 800795c:	3608      	adds	r6, #8
 800795e:	e7e5      	b.n	800792c <_dtoa_r+0x36c>
 8007960:	f000 809b 	beq.w	8007a9a <_dtoa_r+0x4da>
 8007964:	9b00      	ldr	r3, [sp, #0]
 8007966:	4f9d      	ldr	r7, [pc, #628]	; (8007bdc <_dtoa_r+0x61c>)
 8007968:	425e      	negs	r6, r3
 800796a:	4b9b      	ldr	r3, [pc, #620]	; (8007bd8 <_dtoa_r+0x618>)
 800796c:	f006 020f 	and.w	r2, r6, #15
 8007970:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007978:	ec51 0b19 	vmov	r0, r1, d9
 800797c:	f7f8 fe3c 	bl	80005f8 <__aeabi_dmul>
 8007980:	1136      	asrs	r6, r6, #4
 8007982:	4682      	mov	sl, r0
 8007984:	468b      	mov	fp, r1
 8007986:	2300      	movs	r3, #0
 8007988:	2502      	movs	r5, #2
 800798a:	2e00      	cmp	r6, #0
 800798c:	d17a      	bne.n	8007a84 <_dtoa_r+0x4c4>
 800798e:	2b00      	cmp	r3, #0
 8007990:	d1d3      	bne.n	800793a <_dtoa_r+0x37a>
 8007992:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007994:	2b00      	cmp	r3, #0
 8007996:	f000 8082 	beq.w	8007a9e <_dtoa_r+0x4de>
 800799a:	4b91      	ldr	r3, [pc, #580]	; (8007be0 <_dtoa_r+0x620>)
 800799c:	2200      	movs	r2, #0
 800799e:	4650      	mov	r0, sl
 80079a0:	4659      	mov	r1, fp
 80079a2:	f7f9 f89b 	bl	8000adc <__aeabi_dcmplt>
 80079a6:	2800      	cmp	r0, #0
 80079a8:	d079      	beq.n	8007a9e <_dtoa_r+0x4de>
 80079aa:	9b03      	ldr	r3, [sp, #12]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d076      	beq.n	8007a9e <_dtoa_r+0x4de>
 80079b0:	9b02      	ldr	r3, [sp, #8]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	dd36      	ble.n	8007a24 <_dtoa_r+0x464>
 80079b6:	9b00      	ldr	r3, [sp, #0]
 80079b8:	4650      	mov	r0, sl
 80079ba:	4659      	mov	r1, fp
 80079bc:	1e5f      	subs	r7, r3, #1
 80079be:	2200      	movs	r2, #0
 80079c0:	4b88      	ldr	r3, [pc, #544]	; (8007be4 <_dtoa_r+0x624>)
 80079c2:	f7f8 fe19 	bl	80005f8 <__aeabi_dmul>
 80079c6:	9e02      	ldr	r6, [sp, #8]
 80079c8:	4682      	mov	sl, r0
 80079ca:	468b      	mov	fp, r1
 80079cc:	3501      	adds	r5, #1
 80079ce:	4628      	mov	r0, r5
 80079d0:	f7f8 fda8 	bl	8000524 <__aeabi_i2d>
 80079d4:	4652      	mov	r2, sl
 80079d6:	465b      	mov	r3, fp
 80079d8:	f7f8 fe0e 	bl	80005f8 <__aeabi_dmul>
 80079dc:	4b82      	ldr	r3, [pc, #520]	; (8007be8 <_dtoa_r+0x628>)
 80079de:	2200      	movs	r2, #0
 80079e0:	f7f8 fc54 	bl	800028c <__adddf3>
 80079e4:	46d0      	mov	r8, sl
 80079e6:	46d9      	mov	r9, fp
 80079e8:	4682      	mov	sl, r0
 80079ea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80079ee:	2e00      	cmp	r6, #0
 80079f0:	d158      	bne.n	8007aa4 <_dtoa_r+0x4e4>
 80079f2:	4b7e      	ldr	r3, [pc, #504]	; (8007bec <_dtoa_r+0x62c>)
 80079f4:	2200      	movs	r2, #0
 80079f6:	4640      	mov	r0, r8
 80079f8:	4649      	mov	r1, r9
 80079fa:	f7f8 fc45 	bl	8000288 <__aeabi_dsub>
 80079fe:	4652      	mov	r2, sl
 8007a00:	465b      	mov	r3, fp
 8007a02:	4680      	mov	r8, r0
 8007a04:	4689      	mov	r9, r1
 8007a06:	f7f9 f887 	bl	8000b18 <__aeabi_dcmpgt>
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	f040 8295 	bne.w	8007f3a <_dtoa_r+0x97a>
 8007a10:	4652      	mov	r2, sl
 8007a12:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007a16:	4640      	mov	r0, r8
 8007a18:	4649      	mov	r1, r9
 8007a1a:	f7f9 f85f 	bl	8000adc <__aeabi_dcmplt>
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	f040 8289 	bne.w	8007f36 <_dtoa_r+0x976>
 8007a24:	ec5b ab19 	vmov	sl, fp, d9
 8007a28:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	f2c0 8148 	blt.w	8007cc0 <_dtoa_r+0x700>
 8007a30:	9a00      	ldr	r2, [sp, #0]
 8007a32:	2a0e      	cmp	r2, #14
 8007a34:	f300 8144 	bgt.w	8007cc0 <_dtoa_r+0x700>
 8007a38:	4b67      	ldr	r3, [pc, #412]	; (8007bd8 <_dtoa_r+0x618>)
 8007a3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a3e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007a42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	f280 80d5 	bge.w	8007bf4 <_dtoa_r+0x634>
 8007a4a:	9b03      	ldr	r3, [sp, #12]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	f300 80d1 	bgt.w	8007bf4 <_dtoa_r+0x634>
 8007a52:	f040 826f 	bne.w	8007f34 <_dtoa_r+0x974>
 8007a56:	4b65      	ldr	r3, [pc, #404]	; (8007bec <_dtoa_r+0x62c>)
 8007a58:	2200      	movs	r2, #0
 8007a5a:	4640      	mov	r0, r8
 8007a5c:	4649      	mov	r1, r9
 8007a5e:	f7f8 fdcb 	bl	80005f8 <__aeabi_dmul>
 8007a62:	4652      	mov	r2, sl
 8007a64:	465b      	mov	r3, fp
 8007a66:	f7f9 f84d 	bl	8000b04 <__aeabi_dcmpge>
 8007a6a:	9e03      	ldr	r6, [sp, #12]
 8007a6c:	4637      	mov	r7, r6
 8007a6e:	2800      	cmp	r0, #0
 8007a70:	f040 8245 	bne.w	8007efe <_dtoa_r+0x93e>
 8007a74:	9d01      	ldr	r5, [sp, #4]
 8007a76:	2331      	movs	r3, #49	; 0x31
 8007a78:	f805 3b01 	strb.w	r3, [r5], #1
 8007a7c:	9b00      	ldr	r3, [sp, #0]
 8007a7e:	3301      	adds	r3, #1
 8007a80:	9300      	str	r3, [sp, #0]
 8007a82:	e240      	b.n	8007f06 <_dtoa_r+0x946>
 8007a84:	07f2      	lsls	r2, r6, #31
 8007a86:	d505      	bpl.n	8007a94 <_dtoa_r+0x4d4>
 8007a88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a8c:	f7f8 fdb4 	bl	80005f8 <__aeabi_dmul>
 8007a90:	3501      	adds	r5, #1
 8007a92:	2301      	movs	r3, #1
 8007a94:	1076      	asrs	r6, r6, #1
 8007a96:	3708      	adds	r7, #8
 8007a98:	e777      	b.n	800798a <_dtoa_r+0x3ca>
 8007a9a:	2502      	movs	r5, #2
 8007a9c:	e779      	b.n	8007992 <_dtoa_r+0x3d2>
 8007a9e:	9f00      	ldr	r7, [sp, #0]
 8007aa0:	9e03      	ldr	r6, [sp, #12]
 8007aa2:	e794      	b.n	80079ce <_dtoa_r+0x40e>
 8007aa4:	9901      	ldr	r1, [sp, #4]
 8007aa6:	4b4c      	ldr	r3, [pc, #304]	; (8007bd8 <_dtoa_r+0x618>)
 8007aa8:	4431      	add	r1, r6
 8007aaa:	910d      	str	r1, [sp, #52]	; 0x34
 8007aac:	9908      	ldr	r1, [sp, #32]
 8007aae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007ab2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ab6:	2900      	cmp	r1, #0
 8007ab8:	d043      	beq.n	8007b42 <_dtoa_r+0x582>
 8007aba:	494d      	ldr	r1, [pc, #308]	; (8007bf0 <_dtoa_r+0x630>)
 8007abc:	2000      	movs	r0, #0
 8007abe:	f7f8 fec5 	bl	800084c <__aeabi_ddiv>
 8007ac2:	4652      	mov	r2, sl
 8007ac4:	465b      	mov	r3, fp
 8007ac6:	f7f8 fbdf 	bl	8000288 <__aeabi_dsub>
 8007aca:	9d01      	ldr	r5, [sp, #4]
 8007acc:	4682      	mov	sl, r0
 8007ace:	468b      	mov	fp, r1
 8007ad0:	4649      	mov	r1, r9
 8007ad2:	4640      	mov	r0, r8
 8007ad4:	f7f9 f840 	bl	8000b58 <__aeabi_d2iz>
 8007ad8:	4606      	mov	r6, r0
 8007ada:	f7f8 fd23 	bl	8000524 <__aeabi_i2d>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	460b      	mov	r3, r1
 8007ae2:	4640      	mov	r0, r8
 8007ae4:	4649      	mov	r1, r9
 8007ae6:	f7f8 fbcf 	bl	8000288 <__aeabi_dsub>
 8007aea:	3630      	adds	r6, #48	; 0x30
 8007aec:	f805 6b01 	strb.w	r6, [r5], #1
 8007af0:	4652      	mov	r2, sl
 8007af2:	465b      	mov	r3, fp
 8007af4:	4680      	mov	r8, r0
 8007af6:	4689      	mov	r9, r1
 8007af8:	f7f8 fff0 	bl	8000adc <__aeabi_dcmplt>
 8007afc:	2800      	cmp	r0, #0
 8007afe:	d163      	bne.n	8007bc8 <_dtoa_r+0x608>
 8007b00:	4642      	mov	r2, r8
 8007b02:	464b      	mov	r3, r9
 8007b04:	4936      	ldr	r1, [pc, #216]	; (8007be0 <_dtoa_r+0x620>)
 8007b06:	2000      	movs	r0, #0
 8007b08:	f7f8 fbbe 	bl	8000288 <__aeabi_dsub>
 8007b0c:	4652      	mov	r2, sl
 8007b0e:	465b      	mov	r3, fp
 8007b10:	f7f8 ffe4 	bl	8000adc <__aeabi_dcmplt>
 8007b14:	2800      	cmp	r0, #0
 8007b16:	f040 80b5 	bne.w	8007c84 <_dtoa_r+0x6c4>
 8007b1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b1c:	429d      	cmp	r5, r3
 8007b1e:	d081      	beq.n	8007a24 <_dtoa_r+0x464>
 8007b20:	4b30      	ldr	r3, [pc, #192]	; (8007be4 <_dtoa_r+0x624>)
 8007b22:	2200      	movs	r2, #0
 8007b24:	4650      	mov	r0, sl
 8007b26:	4659      	mov	r1, fp
 8007b28:	f7f8 fd66 	bl	80005f8 <__aeabi_dmul>
 8007b2c:	4b2d      	ldr	r3, [pc, #180]	; (8007be4 <_dtoa_r+0x624>)
 8007b2e:	4682      	mov	sl, r0
 8007b30:	468b      	mov	fp, r1
 8007b32:	4640      	mov	r0, r8
 8007b34:	4649      	mov	r1, r9
 8007b36:	2200      	movs	r2, #0
 8007b38:	f7f8 fd5e 	bl	80005f8 <__aeabi_dmul>
 8007b3c:	4680      	mov	r8, r0
 8007b3e:	4689      	mov	r9, r1
 8007b40:	e7c6      	b.n	8007ad0 <_dtoa_r+0x510>
 8007b42:	4650      	mov	r0, sl
 8007b44:	4659      	mov	r1, fp
 8007b46:	f7f8 fd57 	bl	80005f8 <__aeabi_dmul>
 8007b4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b4c:	9d01      	ldr	r5, [sp, #4]
 8007b4e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b50:	4682      	mov	sl, r0
 8007b52:	468b      	mov	fp, r1
 8007b54:	4649      	mov	r1, r9
 8007b56:	4640      	mov	r0, r8
 8007b58:	f7f8 fffe 	bl	8000b58 <__aeabi_d2iz>
 8007b5c:	4606      	mov	r6, r0
 8007b5e:	f7f8 fce1 	bl	8000524 <__aeabi_i2d>
 8007b62:	3630      	adds	r6, #48	; 0x30
 8007b64:	4602      	mov	r2, r0
 8007b66:	460b      	mov	r3, r1
 8007b68:	4640      	mov	r0, r8
 8007b6a:	4649      	mov	r1, r9
 8007b6c:	f7f8 fb8c 	bl	8000288 <__aeabi_dsub>
 8007b70:	f805 6b01 	strb.w	r6, [r5], #1
 8007b74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b76:	429d      	cmp	r5, r3
 8007b78:	4680      	mov	r8, r0
 8007b7a:	4689      	mov	r9, r1
 8007b7c:	f04f 0200 	mov.w	r2, #0
 8007b80:	d124      	bne.n	8007bcc <_dtoa_r+0x60c>
 8007b82:	4b1b      	ldr	r3, [pc, #108]	; (8007bf0 <_dtoa_r+0x630>)
 8007b84:	4650      	mov	r0, sl
 8007b86:	4659      	mov	r1, fp
 8007b88:	f7f8 fb80 	bl	800028c <__adddf3>
 8007b8c:	4602      	mov	r2, r0
 8007b8e:	460b      	mov	r3, r1
 8007b90:	4640      	mov	r0, r8
 8007b92:	4649      	mov	r1, r9
 8007b94:	f7f8 ffc0 	bl	8000b18 <__aeabi_dcmpgt>
 8007b98:	2800      	cmp	r0, #0
 8007b9a:	d173      	bne.n	8007c84 <_dtoa_r+0x6c4>
 8007b9c:	4652      	mov	r2, sl
 8007b9e:	465b      	mov	r3, fp
 8007ba0:	4913      	ldr	r1, [pc, #76]	; (8007bf0 <_dtoa_r+0x630>)
 8007ba2:	2000      	movs	r0, #0
 8007ba4:	f7f8 fb70 	bl	8000288 <__aeabi_dsub>
 8007ba8:	4602      	mov	r2, r0
 8007baa:	460b      	mov	r3, r1
 8007bac:	4640      	mov	r0, r8
 8007bae:	4649      	mov	r1, r9
 8007bb0:	f7f8 ff94 	bl	8000adc <__aeabi_dcmplt>
 8007bb4:	2800      	cmp	r0, #0
 8007bb6:	f43f af35 	beq.w	8007a24 <_dtoa_r+0x464>
 8007bba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007bbc:	1e6b      	subs	r3, r5, #1
 8007bbe:	930f      	str	r3, [sp, #60]	; 0x3c
 8007bc0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007bc4:	2b30      	cmp	r3, #48	; 0x30
 8007bc6:	d0f8      	beq.n	8007bba <_dtoa_r+0x5fa>
 8007bc8:	9700      	str	r7, [sp, #0]
 8007bca:	e049      	b.n	8007c60 <_dtoa_r+0x6a0>
 8007bcc:	4b05      	ldr	r3, [pc, #20]	; (8007be4 <_dtoa_r+0x624>)
 8007bce:	f7f8 fd13 	bl	80005f8 <__aeabi_dmul>
 8007bd2:	4680      	mov	r8, r0
 8007bd4:	4689      	mov	r9, r1
 8007bd6:	e7bd      	b.n	8007b54 <_dtoa_r+0x594>
 8007bd8:	08009e90 	.word	0x08009e90
 8007bdc:	08009e68 	.word	0x08009e68
 8007be0:	3ff00000 	.word	0x3ff00000
 8007be4:	40240000 	.word	0x40240000
 8007be8:	401c0000 	.word	0x401c0000
 8007bec:	40140000 	.word	0x40140000
 8007bf0:	3fe00000 	.word	0x3fe00000
 8007bf4:	9d01      	ldr	r5, [sp, #4]
 8007bf6:	4656      	mov	r6, sl
 8007bf8:	465f      	mov	r7, fp
 8007bfa:	4642      	mov	r2, r8
 8007bfc:	464b      	mov	r3, r9
 8007bfe:	4630      	mov	r0, r6
 8007c00:	4639      	mov	r1, r7
 8007c02:	f7f8 fe23 	bl	800084c <__aeabi_ddiv>
 8007c06:	f7f8 ffa7 	bl	8000b58 <__aeabi_d2iz>
 8007c0a:	4682      	mov	sl, r0
 8007c0c:	f7f8 fc8a 	bl	8000524 <__aeabi_i2d>
 8007c10:	4642      	mov	r2, r8
 8007c12:	464b      	mov	r3, r9
 8007c14:	f7f8 fcf0 	bl	80005f8 <__aeabi_dmul>
 8007c18:	4602      	mov	r2, r0
 8007c1a:	460b      	mov	r3, r1
 8007c1c:	4630      	mov	r0, r6
 8007c1e:	4639      	mov	r1, r7
 8007c20:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007c24:	f7f8 fb30 	bl	8000288 <__aeabi_dsub>
 8007c28:	f805 6b01 	strb.w	r6, [r5], #1
 8007c2c:	9e01      	ldr	r6, [sp, #4]
 8007c2e:	9f03      	ldr	r7, [sp, #12]
 8007c30:	1bae      	subs	r6, r5, r6
 8007c32:	42b7      	cmp	r7, r6
 8007c34:	4602      	mov	r2, r0
 8007c36:	460b      	mov	r3, r1
 8007c38:	d135      	bne.n	8007ca6 <_dtoa_r+0x6e6>
 8007c3a:	f7f8 fb27 	bl	800028c <__adddf3>
 8007c3e:	4642      	mov	r2, r8
 8007c40:	464b      	mov	r3, r9
 8007c42:	4606      	mov	r6, r0
 8007c44:	460f      	mov	r7, r1
 8007c46:	f7f8 ff67 	bl	8000b18 <__aeabi_dcmpgt>
 8007c4a:	b9d0      	cbnz	r0, 8007c82 <_dtoa_r+0x6c2>
 8007c4c:	4642      	mov	r2, r8
 8007c4e:	464b      	mov	r3, r9
 8007c50:	4630      	mov	r0, r6
 8007c52:	4639      	mov	r1, r7
 8007c54:	f7f8 ff38 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c58:	b110      	cbz	r0, 8007c60 <_dtoa_r+0x6a0>
 8007c5a:	f01a 0f01 	tst.w	sl, #1
 8007c5e:	d110      	bne.n	8007c82 <_dtoa_r+0x6c2>
 8007c60:	4620      	mov	r0, r4
 8007c62:	ee18 1a10 	vmov	r1, s16
 8007c66:	f000 faf3 	bl	8008250 <_Bfree>
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	9800      	ldr	r0, [sp, #0]
 8007c6e:	702b      	strb	r3, [r5, #0]
 8007c70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c72:	3001      	adds	r0, #1
 8007c74:	6018      	str	r0, [r3, #0]
 8007c76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	f43f acf1 	beq.w	8007660 <_dtoa_r+0xa0>
 8007c7e:	601d      	str	r5, [r3, #0]
 8007c80:	e4ee      	b.n	8007660 <_dtoa_r+0xa0>
 8007c82:	9f00      	ldr	r7, [sp, #0]
 8007c84:	462b      	mov	r3, r5
 8007c86:	461d      	mov	r5, r3
 8007c88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c8c:	2a39      	cmp	r2, #57	; 0x39
 8007c8e:	d106      	bne.n	8007c9e <_dtoa_r+0x6de>
 8007c90:	9a01      	ldr	r2, [sp, #4]
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d1f7      	bne.n	8007c86 <_dtoa_r+0x6c6>
 8007c96:	9901      	ldr	r1, [sp, #4]
 8007c98:	2230      	movs	r2, #48	; 0x30
 8007c9a:	3701      	adds	r7, #1
 8007c9c:	700a      	strb	r2, [r1, #0]
 8007c9e:	781a      	ldrb	r2, [r3, #0]
 8007ca0:	3201      	adds	r2, #1
 8007ca2:	701a      	strb	r2, [r3, #0]
 8007ca4:	e790      	b.n	8007bc8 <_dtoa_r+0x608>
 8007ca6:	4ba6      	ldr	r3, [pc, #664]	; (8007f40 <_dtoa_r+0x980>)
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f7f8 fca5 	bl	80005f8 <__aeabi_dmul>
 8007cae:	2200      	movs	r2, #0
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	4606      	mov	r6, r0
 8007cb4:	460f      	mov	r7, r1
 8007cb6:	f7f8 ff07 	bl	8000ac8 <__aeabi_dcmpeq>
 8007cba:	2800      	cmp	r0, #0
 8007cbc:	d09d      	beq.n	8007bfa <_dtoa_r+0x63a>
 8007cbe:	e7cf      	b.n	8007c60 <_dtoa_r+0x6a0>
 8007cc0:	9a08      	ldr	r2, [sp, #32]
 8007cc2:	2a00      	cmp	r2, #0
 8007cc4:	f000 80d7 	beq.w	8007e76 <_dtoa_r+0x8b6>
 8007cc8:	9a06      	ldr	r2, [sp, #24]
 8007cca:	2a01      	cmp	r2, #1
 8007ccc:	f300 80ba 	bgt.w	8007e44 <_dtoa_r+0x884>
 8007cd0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007cd2:	2a00      	cmp	r2, #0
 8007cd4:	f000 80b2 	beq.w	8007e3c <_dtoa_r+0x87c>
 8007cd8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007cdc:	9e07      	ldr	r6, [sp, #28]
 8007cde:	9d04      	ldr	r5, [sp, #16]
 8007ce0:	9a04      	ldr	r2, [sp, #16]
 8007ce2:	441a      	add	r2, r3
 8007ce4:	9204      	str	r2, [sp, #16]
 8007ce6:	9a05      	ldr	r2, [sp, #20]
 8007ce8:	2101      	movs	r1, #1
 8007cea:	441a      	add	r2, r3
 8007cec:	4620      	mov	r0, r4
 8007cee:	9205      	str	r2, [sp, #20]
 8007cf0:	f000 fb66 	bl	80083c0 <__i2b>
 8007cf4:	4607      	mov	r7, r0
 8007cf6:	2d00      	cmp	r5, #0
 8007cf8:	dd0c      	ble.n	8007d14 <_dtoa_r+0x754>
 8007cfa:	9b05      	ldr	r3, [sp, #20]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	dd09      	ble.n	8007d14 <_dtoa_r+0x754>
 8007d00:	42ab      	cmp	r3, r5
 8007d02:	9a04      	ldr	r2, [sp, #16]
 8007d04:	bfa8      	it	ge
 8007d06:	462b      	movge	r3, r5
 8007d08:	1ad2      	subs	r2, r2, r3
 8007d0a:	9204      	str	r2, [sp, #16]
 8007d0c:	9a05      	ldr	r2, [sp, #20]
 8007d0e:	1aed      	subs	r5, r5, r3
 8007d10:	1ad3      	subs	r3, r2, r3
 8007d12:	9305      	str	r3, [sp, #20]
 8007d14:	9b07      	ldr	r3, [sp, #28]
 8007d16:	b31b      	cbz	r3, 8007d60 <_dtoa_r+0x7a0>
 8007d18:	9b08      	ldr	r3, [sp, #32]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	f000 80af 	beq.w	8007e7e <_dtoa_r+0x8be>
 8007d20:	2e00      	cmp	r6, #0
 8007d22:	dd13      	ble.n	8007d4c <_dtoa_r+0x78c>
 8007d24:	4639      	mov	r1, r7
 8007d26:	4632      	mov	r2, r6
 8007d28:	4620      	mov	r0, r4
 8007d2a:	f000 fc09 	bl	8008540 <__pow5mult>
 8007d2e:	ee18 2a10 	vmov	r2, s16
 8007d32:	4601      	mov	r1, r0
 8007d34:	4607      	mov	r7, r0
 8007d36:	4620      	mov	r0, r4
 8007d38:	f000 fb58 	bl	80083ec <__multiply>
 8007d3c:	ee18 1a10 	vmov	r1, s16
 8007d40:	4680      	mov	r8, r0
 8007d42:	4620      	mov	r0, r4
 8007d44:	f000 fa84 	bl	8008250 <_Bfree>
 8007d48:	ee08 8a10 	vmov	s16, r8
 8007d4c:	9b07      	ldr	r3, [sp, #28]
 8007d4e:	1b9a      	subs	r2, r3, r6
 8007d50:	d006      	beq.n	8007d60 <_dtoa_r+0x7a0>
 8007d52:	ee18 1a10 	vmov	r1, s16
 8007d56:	4620      	mov	r0, r4
 8007d58:	f000 fbf2 	bl	8008540 <__pow5mult>
 8007d5c:	ee08 0a10 	vmov	s16, r0
 8007d60:	2101      	movs	r1, #1
 8007d62:	4620      	mov	r0, r4
 8007d64:	f000 fb2c 	bl	80083c0 <__i2b>
 8007d68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	4606      	mov	r6, r0
 8007d6e:	f340 8088 	ble.w	8007e82 <_dtoa_r+0x8c2>
 8007d72:	461a      	mov	r2, r3
 8007d74:	4601      	mov	r1, r0
 8007d76:	4620      	mov	r0, r4
 8007d78:	f000 fbe2 	bl	8008540 <__pow5mult>
 8007d7c:	9b06      	ldr	r3, [sp, #24]
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	4606      	mov	r6, r0
 8007d82:	f340 8081 	ble.w	8007e88 <_dtoa_r+0x8c8>
 8007d86:	f04f 0800 	mov.w	r8, #0
 8007d8a:	6933      	ldr	r3, [r6, #16]
 8007d8c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007d90:	6918      	ldr	r0, [r3, #16]
 8007d92:	f000 fac5 	bl	8008320 <__hi0bits>
 8007d96:	f1c0 0020 	rsb	r0, r0, #32
 8007d9a:	9b05      	ldr	r3, [sp, #20]
 8007d9c:	4418      	add	r0, r3
 8007d9e:	f010 001f 	ands.w	r0, r0, #31
 8007da2:	f000 8092 	beq.w	8007eca <_dtoa_r+0x90a>
 8007da6:	f1c0 0320 	rsb	r3, r0, #32
 8007daa:	2b04      	cmp	r3, #4
 8007dac:	f340 808a 	ble.w	8007ec4 <_dtoa_r+0x904>
 8007db0:	f1c0 001c 	rsb	r0, r0, #28
 8007db4:	9b04      	ldr	r3, [sp, #16]
 8007db6:	4403      	add	r3, r0
 8007db8:	9304      	str	r3, [sp, #16]
 8007dba:	9b05      	ldr	r3, [sp, #20]
 8007dbc:	4403      	add	r3, r0
 8007dbe:	4405      	add	r5, r0
 8007dc0:	9305      	str	r3, [sp, #20]
 8007dc2:	9b04      	ldr	r3, [sp, #16]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	dd07      	ble.n	8007dd8 <_dtoa_r+0x818>
 8007dc8:	ee18 1a10 	vmov	r1, s16
 8007dcc:	461a      	mov	r2, r3
 8007dce:	4620      	mov	r0, r4
 8007dd0:	f000 fc10 	bl	80085f4 <__lshift>
 8007dd4:	ee08 0a10 	vmov	s16, r0
 8007dd8:	9b05      	ldr	r3, [sp, #20]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	dd05      	ble.n	8007dea <_dtoa_r+0x82a>
 8007dde:	4631      	mov	r1, r6
 8007de0:	461a      	mov	r2, r3
 8007de2:	4620      	mov	r0, r4
 8007de4:	f000 fc06 	bl	80085f4 <__lshift>
 8007de8:	4606      	mov	r6, r0
 8007dea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d06e      	beq.n	8007ece <_dtoa_r+0x90e>
 8007df0:	ee18 0a10 	vmov	r0, s16
 8007df4:	4631      	mov	r1, r6
 8007df6:	f000 fc6d 	bl	80086d4 <__mcmp>
 8007dfa:	2800      	cmp	r0, #0
 8007dfc:	da67      	bge.n	8007ece <_dtoa_r+0x90e>
 8007dfe:	9b00      	ldr	r3, [sp, #0]
 8007e00:	3b01      	subs	r3, #1
 8007e02:	ee18 1a10 	vmov	r1, s16
 8007e06:	9300      	str	r3, [sp, #0]
 8007e08:	220a      	movs	r2, #10
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	4620      	mov	r0, r4
 8007e0e:	f000 fa41 	bl	8008294 <__multadd>
 8007e12:	9b08      	ldr	r3, [sp, #32]
 8007e14:	ee08 0a10 	vmov	s16, r0
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	f000 81b1 	beq.w	8008180 <_dtoa_r+0xbc0>
 8007e1e:	2300      	movs	r3, #0
 8007e20:	4639      	mov	r1, r7
 8007e22:	220a      	movs	r2, #10
 8007e24:	4620      	mov	r0, r4
 8007e26:	f000 fa35 	bl	8008294 <__multadd>
 8007e2a:	9b02      	ldr	r3, [sp, #8]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	4607      	mov	r7, r0
 8007e30:	f300 808e 	bgt.w	8007f50 <_dtoa_r+0x990>
 8007e34:	9b06      	ldr	r3, [sp, #24]
 8007e36:	2b02      	cmp	r3, #2
 8007e38:	dc51      	bgt.n	8007ede <_dtoa_r+0x91e>
 8007e3a:	e089      	b.n	8007f50 <_dtoa_r+0x990>
 8007e3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007e3e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007e42:	e74b      	b.n	8007cdc <_dtoa_r+0x71c>
 8007e44:	9b03      	ldr	r3, [sp, #12]
 8007e46:	1e5e      	subs	r6, r3, #1
 8007e48:	9b07      	ldr	r3, [sp, #28]
 8007e4a:	42b3      	cmp	r3, r6
 8007e4c:	bfbf      	itttt	lt
 8007e4e:	9b07      	ldrlt	r3, [sp, #28]
 8007e50:	9607      	strlt	r6, [sp, #28]
 8007e52:	1af2      	sublt	r2, r6, r3
 8007e54:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007e56:	bfb6      	itet	lt
 8007e58:	189b      	addlt	r3, r3, r2
 8007e5a:	1b9e      	subge	r6, r3, r6
 8007e5c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007e5e:	9b03      	ldr	r3, [sp, #12]
 8007e60:	bfb8      	it	lt
 8007e62:	2600      	movlt	r6, #0
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	bfb7      	itett	lt
 8007e68:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007e6c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007e70:	1a9d      	sublt	r5, r3, r2
 8007e72:	2300      	movlt	r3, #0
 8007e74:	e734      	b.n	8007ce0 <_dtoa_r+0x720>
 8007e76:	9e07      	ldr	r6, [sp, #28]
 8007e78:	9d04      	ldr	r5, [sp, #16]
 8007e7a:	9f08      	ldr	r7, [sp, #32]
 8007e7c:	e73b      	b.n	8007cf6 <_dtoa_r+0x736>
 8007e7e:	9a07      	ldr	r2, [sp, #28]
 8007e80:	e767      	b.n	8007d52 <_dtoa_r+0x792>
 8007e82:	9b06      	ldr	r3, [sp, #24]
 8007e84:	2b01      	cmp	r3, #1
 8007e86:	dc18      	bgt.n	8007eba <_dtoa_r+0x8fa>
 8007e88:	f1ba 0f00 	cmp.w	sl, #0
 8007e8c:	d115      	bne.n	8007eba <_dtoa_r+0x8fa>
 8007e8e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e92:	b993      	cbnz	r3, 8007eba <_dtoa_r+0x8fa>
 8007e94:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007e98:	0d1b      	lsrs	r3, r3, #20
 8007e9a:	051b      	lsls	r3, r3, #20
 8007e9c:	b183      	cbz	r3, 8007ec0 <_dtoa_r+0x900>
 8007e9e:	9b04      	ldr	r3, [sp, #16]
 8007ea0:	3301      	adds	r3, #1
 8007ea2:	9304      	str	r3, [sp, #16]
 8007ea4:	9b05      	ldr	r3, [sp, #20]
 8007ea6:	3301      	adds	r3, #1
 8007ea8:	9305      	str	r3, [sp, #20]
 8007eaa:	f04f 0801 	mov.w	r8, #1
 8007eae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	f47f af6a 	bne.w	8007d8a <_dtoa_r+0x7ca>
 8007eb6:	2001      	movs	r0, #1
 8007eb8:	e76f      	b.n	8007d9a <_dtoa_r+0x7da>
 8007eba:	f04f 0800 	mov.w	r8, #0
 8007ebe:	e7f6      	b.n	8007eae <_dtoa_r+0x8ee>
 8007ec0:	4698      	mov	r8, r3
 8007ec2:	e7f4      	b.n	8007eae <_dtoa_r+0x8ee>
 8007ec4:	f43f af7d 	beq.w	8007dc2 <_dtoa_r+0x802>
 8007ec8:	4618      	mov	r0, r3
 8007eca:	301c      	adds	r0, #28
 8007ecc:	e772      	b.n	8007db4 <_dtoa_r+0x7f4>
 8007ece:	9b03      	ldr	r3, [sp, #12]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	dc37      	bgt.n	8007f44 <_dtoa_r+0x984>
 8007ed4:	9b06      	ldr	r3, [sp, #24]
 8007ed6:	2b02      	cmp	r3, #2
 8007ed8:	dd34      	ble.n	8007f44 <_dtoa_r+0x984>
 8007eda:	9b03      	ldr	r3, [sp, #12]
 8007edc:	9302      	str	r3, [sp, #8]
 8007ede:	9b02      	ldr	r3, [sp, #8]
 8007ee0:	b96b      	cbnz	r3, 8007efe <_dtoa_r+0x93e>
 8007ee2:	4631      	mov	r1, r6
 8007ee4:	2205      	movs	r2, #5
 8007ee6:	4620      	mov	r0, r4
 8007ee8:	f000 f9d4 	bl	8008294 <__multadd>
 8007eec:	4601      	mov	r1, r0
 8007eee:	4606      	mov	r6, r0
 8007ef0:	ee18 0a10 	vmov	r0, s16
 8007ef4:	f000 fbee 	bl	80086d4 <__mcmp>
 8007ef8:	2800      	cmp	r0, #0
 8007efa:	f73f adbb 	bgt.w	8007a74 <_dtoa_r+0x4b4>
 8007efe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f00:	9d01      	ldr	r5, [sp, #4]
 8007f02:	43db      	mvns	r3, r3
 8007f04:	9300      	str	r3, [sp, #0]
 8007f06:	f04f 0800 	mov.w	r8, #0
 8007f0a:	4631      	mov	r1, r6
 8007f0c:	4620      	mov	r0, r4
 8007f0e:	f000 f99f 	bl	8008250 <_Bfree>
 8007f12:	2f00      	cmp	r7, #0
 8007f14:	f43f aea4 	beq.w	8007c60 <_dtoa_r+0x6a0>
 8007f18:	f1b8 0f00 	cmp.w	r8, #0
 8007f1c:	d005      	beq.n	8007f2a <_dtoa_r+0x96a>
 8007f1e:	45b8      	cmp	r8, r7
 8007f20:	d003      	beq.n	8007f2a <_dtoa_r+0x96a>
 8007f22:	4641      	mov	r1, r8
 8007f24:	4620      	mov	r0, r4
 8007f26:	f000 f993 	bl	8008250 <_Bfree>
 8007f2a:	4639      	mov	r1, r7
 8007f2c:	4620      	mov	r0, r4
 8007f2e:	f000 f98f 	bl	8008250 <_Bfree>
 8007f32:	e695      	b.n	8007c60 <_dtoa_r+0x6a0>
 8007f34:	2600      	movs	r6, #0
 8007f36:	4637      	mov	r7, r6
 8007f38:	e7e1      	b.n	8007efe <_dtoa_r+0x93e>
 8007f3a:	9700      	str	r7, [sp, #0]
 8007f3c:	4637      	mov	r7, r6
 8007f3e:	e599      	b.n	8007a74 <_dtoa_r+0x4b4>
 8007f40:	40240000 	.word	0x40240000
 8007f44:	9b08      	ldr	r3, [sp, #32]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	f000 80ca 	beq.w	80080e0 <_dtoa_r+0xb20>
 8007f4c:	9b03      	ldr	r3, [sp, #12]
 8007f4e:	9302      	str	r3, [sp, #8]
 8007f50:	2d00      	cmp	r5, #0
 8007f52:	dd05      	ble.n	8007f60 <_dtoa_r+0x9a0>
 8007f54:	4639      	mov	r1, r7
 8007f56:	462a      	mov	r2, r5
 8007f58:	4620      	mov	r0, r4
 8007f5a:	f000 fb4b 	bl	80085f4 <__lshift>
 8007f5e:	4607      	mov	r7, r0
 8007f60:	f1b8 0f00 	cmp.w	r8, #0
 8007f64:	d05b      	beq.n	800801e <_dtoa_r+0xa5e>
 8007f66:	6879      	ldr	r1, [r7, #4]
 8007f68:	4620      	mov	r0, r4
 8007f6a:	f000 f931 	bl	80081d0 <_Balloc>
 8007f6e:	4605      	mov	r5, r0
 8007f70:	b928      	cbnz	r0, 8007f7e <_dtoa_r+0x9be>
 8007f72:	4b87      	ldr	r3, [pc, #540]	; (8008190 <_dtoa_r+0xbd0>)
 8007f74:	4602      	mov	r2, r0
 8007f76:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007f7a:	f7ff bb3b 	b.w	80075f4 <_dtoa_r+0x34>
 8007f7e:	693a      	ldr	r2, [r7, #16]
 8007f80:	3202      	adds	r2, #2
 8007f82:	0092      	lsls	r2, r2, #2
 8007f84:	f107 010c 	add.w	r1, r7, #12
 8007f88:	300c      	adds	r0, #12
 8007f8a:	f000 f913 	bl	80081b4 <memcpy>
 8007f8e:	2201      	movs	r2, #1
 8007f90:	4629      	mov	r1, r5
 8007f92:	4620      	mov	r0, r4
 8007f94:	f000 fb2e 	bl	80085f4 <__lshift>
 8007f98:	9b01      	ldr	r3, [sp, #4]
 8007f9a:	f103 0901 	add.w	r9, r3, #1
 8007f9e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007fa2:	4413      	add	r3, r2
 8007fa4:	9305      	str	r3, [sp, #20]
 8007fa6:	f00a 0301 	and.w	r3, sl, #1
 8007faa:	46b8      	mov	r8, r7
 8007fac:	9304      	str	r3, [sp, #16]
 8007fae:	4607      	mov	r7, r0
 8007fb0:	4631      	mov	r1, r6
 8007fb2:	ee18 0a10 	vmov	r0, s16
 8007fb6:	f7ff fa77 	bl	80074a8 <quorem>
 8007fba:	4641      	mov	r1, r8
 8007fbc:	9002      	str	r0, [sp, #8]
 8007fbe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007fc2:	ee18 0a10 	vmov	r0, s16
 8007fc6:	f000 fb85 	bl	80086d4 <__mcmp>
 8007fca:	463a      	mov	r2, r7
 8007fcc:	9003      	str	r0, [sp, #12]
 8007fce:	4631      	mov	r1, r6
 8007fd0:	4620      	mov	r0, r4
 8007fd2:	f000 fb9b 	bl	800870c <__mdiff>
 8007fd6:	68c2      	ldr	r2, [r0, #12]
 8007fd8:	f109 3bff 	add.w	fp, r9, #4294967295
 8007fdc:	4605      	mov	r5, r0
 8007fde:	bb02      	cbnz	r2, 8008022 <_dtoa_r+0xa62>
 8007fe0:	4601      	mov	r1, r0
 8007fe2:	ee18 0a10 	vmov	r0, s16
 8007fe6:	f000 fb75 	bl	80086d4 <__mcmp>
 8007fea:	4602      	mov	r2, r0
 8007fec:	4629      	mov	r1, r5
 8007fee:	4620      	mov	r0, r4
 8007ff0:	9207      	str	r2, [sp, #28]
 8007ff2:	f000 f92d 	bl	8008250 <_Bfree>
 8007ff6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007ffa:	ea43 0102 	orr.w	r1, r3, r2
 8007ffe:	9b04      	ldr	r3, [sp, #16]
 8008000:	430b      	orrs	r3, r1
 8008002:	464d      	mov	r5, r9
 8008004:	d10f      	bne.n	8008026 <_dtoa_r+0xa66>
 8008006:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800800a:	d02a      	beq.n	8008062 <_dtoa_r+0xaa2>
 800800c:	9b03      	ldr	r3, [sp, #12]
 800800e:	2b00      	cmp	r3, #0
 8008010:	dd02      	ble.n	8008018 <_dtoa_r+0xa58>
 8008012:	9b02      	ldr	r3, [sp, #8]
 8008014:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008018:	f88b a000 	strb.w	sl, [fp]
 800801c:	e775      	b.n	8007f0a <_dtoa_r+0x94a>
 800801e:	4638      	mov	r0, r7
 8008020:	e7ba      	b.n	8007f98 <_dtoa_r+0x9d8>
 8008022:	2201      	movs	r2, #1
 8008024:	e7e2      	b.n	8007fec <_dtoa_r+0xa2c>
 8008026:	9b03      	ldr	r3, [sp, #12]
 8008028:	2b00      	cmp	r3, #0
 800802a:	db04      	blt.n	8008036 <_dtoa_r+0xa76>
 800802c:	9906      	ldr	r1, [sp, #24]
 800802e:	430b      	orrs	r3, r1
 8008030:	9904      	ldr	r1, [sp, #16]
 8008032:	430b      	orrs	r3, r1
 8008034:	d122      	bne.n	800807c <_dtoa_r+0xabc>
 8008036:	2a00      	cmp	r2, #0
 8008038:	ddee      	ble.n	8008018 <_dtoa_r+0xa58>
 800803a:	ee18 1a10 	vmov	r1, s16
 800803e:	2201      	movs	r2, #1
 8008040:	4620      	mov	r0, r4
 8008042:	f000 fad7 	bl	80085f4 <__lshift>
 8008046:	4631      	mov	r1, r6
 8008048:	ee08 0a10 	vmov	s16, r0
 800804c:	f000 fb42 	bl	80086d4 <__mcmp>
 8008050:	2800      	cmp	r0, #0
 8008052:	dc03      	bgt.n	800805c <_dtoa_r+0xa9c>
 8008054:	d1e0      	bne.n	8008018 <_dtoa_r+0xa58>
 8008056:	f01a 0f01 	tst.w	sl, #1
 800805a:	d0dd      	beq.n	8008018 <_dtoa_r+0xa58>
 800805c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008060:	d1d7      	bne.n	8008012 <_dtoa_r+0xa52>
 8008062:	2339      	movs	r3, #57	; 0x39
 8008064:	f88b 3000 	strb.w	r3, [fp]
 8008068:	462b      	mov	r3, r5
 800806a:	461d      	mov	r5, r3
 800806c:	3b01      	subs	r3, #1
 800806e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008072:	2a39      	cmp	r2, #57	; 0x39
 8008074:	d071      	beq.n	800815a <_dtoa_r+0xb9a>
 8008076:	3201      	adds	r2, #1
 8008078:	701a      	strb	r2, [r3, #0]
 800807a:	e746      	b.n	8007f0a <_dtoa_r+0x94a>
 800807c:	2a00      	cmp	r2, #0
 800807e:	dd07      	ble.n	8008090 <_dtoa_r+0xad0>
 8008080:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008084:	d0ed      	beq.n	8008062 <_dtoa_r+0xaa2>
 8008086:	f10a 0301 	add.w	r3, sl, #1
 800808a:	f88b 3000 	strb.w	r3, [fp]
 800808e:	e73c      	b.n	8007f0a <_dtoa_r+0x94a>
 8008090:	9b05      	ldr	r3, [sp, #20]
 8008092:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008096:	4599      	cmp	r9, r3
 8008098:	d047      	beq.n	800812a <_dtoa_r+0xb6a>
 800809a:	ee18 1a10 	vmov	r1, s16
 800809e:	2300      	movs	r3, #0
 80080a0:	220a      	movs	r2, #10
 80080a2:	4620      	mov	r0, r4
 80080a4:	f000 f8f6 	bl	8008294 <__multadd>
 80080a8:	45b8      	cmp	r8, r7
 80080aa:	ee08 0a10 	vmov	s16, r0
 80080ae:	f04f 0300 	mov.w	r3, #0
 80080b2:	f04f 020a 	mov.w	r2, #10
 80080b6:	4641      	mov	r1, r8
 80080b8:	4620      	mov	r0, r4
 80080ba:	d106      	bne.n	80080ca <_dtoa_r+0xb0a>
 80080bc:	f000 f8ea 	bl	8008294 <__multadd>
 80080c0:	4680      	mov	r8, r0
 80080c2:	4607      	mov	r7, r0
 80080c4:	f109 0901 	add.w	r9, r9, #1
 80080c8:	e772      	b.n	8007fb0 <_dtoa_r+0x9f0>
 80080ca:	f000 f8e3 	bl	8008294 <__multadd>
 80080ce:	4639      	mov	r1, r7
 80080d0:	4680      	mov	r8, r0
 80080d2:	2300      	movs	r3, #0
 80080d4:	220a      	movs	r2, #10
 80080d6:	4620      	mov	r0, r4
 80080d8:	f000 f8dc 	bl	8008294 <__multadd>
 80080dc:	4607      	mov	r7, r0
 80080de:	e7f1      	b.n	80080c4 <_dtoa_r+0xb04>
 80080e0:	9b03      	ldr	r3, [sp, #12]
 80080e2:	9302      	str	r3, [sp, #8]
 80080e4:	9d01      	ldr	r5, [sp, #4]
 80080e6:	ee18 0a10 	vmov	r0, s16
 80080ea:	4631      	mov	r1, r6
 80080ec:	f7ff f9dc 	bl	80074a8 <quorem>
 80080f0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80080f4:	9b01      	ldr	r3, [sp, #4]
 80080f6:	f805 ab01 	strb.w	sl, [r5], #1
 80080fa:	1aea      	subs	r2, r5, r3
 80080fc:	9b02      	ldr	r3, [sp, #8]
 80080fe:	4293      	cmp	r3, r2
 8008100:	dd09      	ble.n	8008116 <_dtoa_r+0xb56>
 8008102:	ee18 1a10 	vmov	r1, s16
 8008106:	2300      	movs	r3, #0
 8008108:	220a      	movs	r2, #10
 800810a:	4620      	mov	r0, r4
 800810c:	f000 f8c2 	bl	8008294 <__multadd>
 8008110:	ee08 0a10 	vmov	s16, r0
 8008114:	e7e7      	b.n	80080e6 <_dtoa_r+0xb26>
 8008116:	9b02      	ldr	r3, [sp, #8]
 8008118:	2b00      	cmp	r3, #0
 800811a:	bfc8      	it	gt
 800811c:	461d      	movgt	r5, r3
 800811e:	9b01      	ldr	r3, [sp, #4]
 8008120:	bfd8      	it	le
 8008122:	2501      	movle	r5, #1
 8008124:	441d      	add	r5, r3
 8008126:	f04f 0800 	mov.w	r8, #0
 800812a:	ee18 1a10 	vmov	r1, s16
 800812e:	2201      	movs	r2, #1
 8008130:	4620      	mov	r0, r4
 8008132:	f000 fa5f 	bl	80085f4 <__lshift>
 8008136:	4631      	mov	r1, r6
 8008138:	ee08 0a10 	vmov	s16, r0
 800813c:	f000 faca 	bl	80086d4 <__mcmp>
 8008140:	2800      	cmp	r0, #0
 8008142:	dc91      	bgt.n	8008068 <_dtoa_r+0xaa8>
 8008144:	d102      	bne.n	800814c <_dtoa_r+0xb8c>
 8008146:	f01a 0f01 	tst.w	sl, #1
 800814a:	d18d      	bne.n	8008068 <_dtoa_r+0xaa8>
 800814c:	462b      	mov	r3, r5
 800814e:	461d      	mov	r5, r3
 8008150:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008154:	2a30      	cmp	r2, #48	; 0x30
 8008156:	d0fa      	beq.n	800814e <_dtoa_r+0xb8e>
 8008158:	e6d7      	b.n	8007f0a <_dtoa_r+0x94a>
 800815a:	9a01      	ldr	r2, [sp, #4]
 800815c:	429a      	cmp	r2, r3
 800815e:	d184      	bne.n	800806a <_dtoa_r+0xaaa>
 8008160:	9b00      	ldr	r3, [sp, #0]
 8008162:	3301      	adds	r3, #1
 8008164:	9300      	str	r3, [sp, #0]
 8008166:	2331      	movs	r3, #49	; 0x31
 8008168:	7013      	strb	r3, [r2, #0]
 800816a:	e6ce      	b.n	8007f0a <_dtoa_r+0x94a>
 800816c:	4b09      	ldr	r3, [pc, #36]	; (8008194 <_dtoa_r+0xbd4>)
 800816e:	f7ff ba95 	b.w	800769c <_dtoa_r+0xdc>
 8008172:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008174:	2b00      	cmp	r3, #0
 8008176:	f47f aa6e 	bne.w	8007656 <_dtoa_r+0x96>
 800817a:	4b07      	ldr	r3, [pc, #28]	; (8008198 <_dtoa_r+0xbd8>)
 800817c:	f7ff ba8e 	b.w	800769c <_dtoa_r+0xdc>
 8008180:	9b02      	ldr	r3, [sp, #8]
 8008182:	2b00      	cmp	r3, #0
 8008184:	dcae      	bgt.n	80080e4 <_dtoa_r+0xb24>
 8008186:	9b06      	ldr	r3, [sp, #24]
 8008188:	2b02      	cmp	r3, #2
 800818a:	f73f aea8 	bgt.w	8007ede <_dtoa_r+0x91e>
 800818e:	e7a9      	b.n	80080e4 <_dtoa_r+0xb24>
 8008190:	08009df7 	.word	0x08009df7
 8008194:	08009d54 	.word	0x08009d54
 8008198:	08009d78 	.word	0x08009d78

0800819c <_localeconv_r>:
 800819c:	4800      	ldr	r0, [pc, #0]	; (80081a0 <_localeconv_r+0x4>)
 800819e:	4770      	bx	lr
 80081a0:	20000164 	.word	0x20000164

080081a4 <malloc>:
 80081a4:	4b02      	ldr	r3, [pc, #8]	; (80081b0 <malloc+0xc>)
 80081a6:	4601      	mov	r1, r0
 80081a8:	6818      	ldr	r0, [r3, #0]
 80081aa:	f000 bc17 	b.w	80089dc <_malloc_r>
 80081ae:	bf00      	nop
 80081b0:	20000010 	.word	0x20000010

080081b4 <memcpy>:
 80081b4:	440a      	add	r2, r1
 80081b6:	4291      	cmp	r1, r2
 80081b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80081bc:	d100      	bne.n	80081c0 <memcpy+0xc>
 80081be:	4770      	bx	lr
 80081c0:	b510      	push	{r4, lr}
 80081c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081ca:	4291      	cmp	r1, r2
 80081cc:	d1f9      	bne.n	80081c2 <memcpy+0xe>
 80081ce:	bd10      	pop	{r4, pc}

080081d0 <_Balloc>:
 80081d0:	b570      	push	{r4, r5, r6, lr}
 80081d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80081d4:	4604      	mov	r4, r0
 80081d6:	460d      	mov	r5, r1
 80081d8:	b976      	cbnz	r6, 80081f8 <_Balloc+0x28>
 80081da:	2010      	movs	r0, #16
 80081dc:	f7ff ffe2 	bl	80081a4 <malloc>
 80081e0:	4602      	mov	r2, r0
 80081e2:	6260      	str	r0, [r4, #36]	; 0x24
 80081e4:	b920      	cbnz	r0, 80081f0 <_Balloc+0x20>
 80081e6:	4b18      	ldr	r3, [pc, #96]	; (8008248 <_Balloc+0x78>)
 80081e8:	4818      	ldr	r0, [pc, #96]	; (800824c <_Balloc+0x7c>)
 80081ea:	2166      	movs	r1, #102	; 0x66
 80081ec:	f000 fdd6 	bl	8008d9c <__assert_func>
 80081f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80081f4:	6006      	str	r6, [r0, #0]
 80081f6:	60c6      	str	r6, [r0, #12]
 80081f8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80081fa:	68f3      	ldr	r3, [r6, #12]
 80081fc:	b183      	cbz	r3, 8008220 <_Balloc+0x50>
 80081fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008200:	68db      	ldr	r3, [r3, #12]
 8008202:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008206:	b9b8      	cbnz	r0, 8008238 <_Balloc+0x68>
 8008208:	2101      	movs	r1, #1
 800820a:	fa01 f605 	lsl.w	r6, r1, r5
 800820e:	1d72      	adds	r2, r6, #5
 8008210:	0092      	lsls	r2, r2, #2
 8008212:	4620      	mov	r0, r4
 8008214:	f000 fb60 	bl	80088d8 <_calloc_r>
 8008218:	b160      	cbz	r0, 8008234 <_Balloc+0x64>
 800821a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800821e:	e00e      	b.n	800823e <_Balloc+0x6e>
 8008220:	2221      	movs	r2, #33	; 0x21
 8008222:	2104      	movs	r1, #4
 8008224:	4620      	mov	r0, r4
 8008226:	f000 fb57 	bl	80088d8 <_calloc_r>
 800822a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800822c:	60f0      	str	r0, [r6, #12]
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d1e4      	bne.n	80081fe <_Balloc+0x2e>
 8008234:	2000      	movs	r0, #0
 8008236:	bd70      	pop	{r4, r5, r6, pc}
 8008238:	6802      	ldr	r2, [r0, #0]
 800823a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800823e:	2300      	movs	r3, #0
 8008240:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008244:	e7f7      	b.n	8008236 <_Balloc+0x66>
 8008246:	bf00      	nop
 8008248:	08009d85 	.word	0x08009d85
 800824c:	08009e08 	.word	0x08009e08

08008250 <_Bfree>:
 8008250:	b570      	push	{r4, r5, r6, lr}
 8008252:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008254:	4605      	mov	r5, r0
 8008256:	460c      	mov	r4, r1
 8008258:	b976      	cbnz	r6, 8008278 <_Bfree+0x28>
 800825a:	2010      	movs	r0, #16
 800825c:	f7ff ffa2 	bl	80081a4 <malloc>
 8008260:	4602      	mov	r2, r0
 8008262:	6268      	str	r0, [r5, #36]	; 0x24
 8008264:	b920      	cbnz	r0, 8008270 <_Bfree+0x20>
 8008266:	4b09      	ldr	r3, [pc, #36]	; (800828c <_Bfree+0x3c>)
 8008268:	4809      	ldr	r0, [pc, #36]	; (8008290 <_Bfree+0x40>)
 800826a:	218a      	movs	r1, #138	; 0x8a
 800826c:	f000 fd96 	bl	8008d9c <__assert_func>
 8008270:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008274:	6006      	str	r6, [r0, #0]
 8008276:	60c6      	str	r6, [r0, #12]
 8008278:	b13c      	cbz	r4, 800828a <_Bfree+0x3a>
 800827a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800827c:	6862      	ldr	r2, [r4, #4]
 800827e:	68db      	ldr	r3, [r3, #12]
 8008280:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008284:	6021      	str	r1, [r4, #0]
 8008286:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800828a:	bd70      	pop	{r4, r5, r6, pc}
 800828c:	08009d85 	.word	0x08009d85
 8008290:	08009e08 	.word	0x08009e08

08008294 <__multadd>:
 8008294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008298:	690d      	ldr	r5, [r1, #16]
 800829a:	4607      	mov	r7, r0
 800829c:	460c      	mov	r4, r1
 800829e:	461e      	mov	r6, r3
 80082a0:	f101 0c14 	add.w	ip, r1, #20
 80082a4:	2000      	movs	r0, #0
 80082a6:	f8dc 3000 	ldr.w	r3, [ip]
 80082aa:	b299      	uxth	r1, r3
 80082ac:	fb02 6101 	mla	r1, r2, r1, r6
 80082b0:	0c1e      	lsrs	r6, r3, #16
 80082b2:	0c0b      	lsrs	r3, r1, #16
 80082b4:	fb02 3306 	mla	r3, r2, r6, r3
 80082b8:	b289      	uxth	r1, r1
 80082ba:	3001      	adds	r0, #1
 80082bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80082c0:	4285      	cmp	r5, r0
 80082c2:	f84c 1b04 	str.w	r1, [ip], #4
 80082c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80082ca:	dcec      	bgt.n	80082a6 <__multadd+0x12>
 80082cc:	b30e      	cbz	r6, 8008312 <__multadd+0x7e>
 80082ce:	68a3      	ldr	r3, [r4, #8]
 80082d0:	42ab      	cmp	r3, r5
 80082d2:	dc19      	bgt.n	8008308 <__multadd+0x74>
 80082d4:	6861      	ldr	r1, [r4, #4]
 80082d6:	4638      	mov	r0, r7
 80082d8:	3101      	adds	r1, #1
 80082da:	f7ff ff79 	bl	80081d0 <_Balloc>
 80082de:	4680      	mov	r8, r0
 80082e0:	b928      	cbnz	r0, 80082ee <__multadd+0x5a>
 80082e2:	4602      	mov	r2, r0
 80082e4:	4b0c      	ldr	r3, [pc, #48]	; (8008318 <__multadd+0x84>)
 80082e6:	480d      	ldr	r0, [pc, #52]	; (800831c <__multadd+0x88>)
 80082e8:	21b5      	movs	r1, #181	; 0xb5
 80082ea:	f000 fd57 	bl	8008d9c <__assert_func>
 80082ee:	6922      	ldr	r2, [r4, #16]
 80082f0:	3202      	adds	r2, #2
 80082f2:	f104 010c 	add.w	r1, r4, #12
 80082f6:	0092      	lsls	r2, r2, #2
 80082f8:	300c      	adds	r0, #12
 80082fa:	f7ff ff5b 	bl	80081b4 <memcpy>
 80082fe:	4621      	mov	r1, r4
 8008300:	4638      	mov	r0, r7
 8008302:	f7ff ffa5 	bl	8008250 <_Bfree>
 8008306:	4644      	mov	r4, r8
 8008308:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800830c:	3501      	adds	r5, #1
 800830e:	615e      	str	r6, [r3, #20]
 8008310:	6125      	str	r5, [r4, #16]
 8008312:	4620      	mov	r0, r4
 8008314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008318:	08009df7 	.word	0x08009df7
 800831c:	08009e08 	.word	0x08009e08

08008320 <__hi0bits>:
 8008320:	0c03      	lsrs	r3, r0, #16
 8008322:	041b      	lsls	r3, r3, #16
 8008324:	b9d3      	cbnz	r3, 800835c <__hi0bits+0x3c>
 8008326:	0400      	lsls	r0, r0, #16
 8008328:	2310      	movs	r3, #16
 800832a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800832e:	bf04      	itt	eq
 8008330:	0200      	lsleq	r0, r0, #8
 8008332:	3308      	addeq	r3, #8
 8008334:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008338:	bf04      	itt	eq
 800833a:	0100      	lsleq	r0, r0, #4
 800833c:	3304      	addeq	r3, #4
 800833e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008342:	bf04      	itt	eq
 8008344:	0080      	lsleq	r0, r0, #2
 8008346:	3302      	addeq	r3, #2
 8008348:	2800      	cmp	r0, #0
 800834a:	db05      	blt.n	8008358 <__hi0bits+0x38>
 800834c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008350:	f103 0301 	add.w	r3, r3, #1
 8008354:	bf08      	it	eq
 8008356:	2320      	moveq	r3, #32
 8008358:	4618      	mov	r0, r3
 800835a:	4770      	bx	lr
 800835c:	2300      	movs	r3, #0
 800835e:	e7e4      	b.n	800832a <__hi0bits+0xa>

08008360 <__lo0bits>:
 8008360:	6803      	ldr	r3, [r0, #0]
 8008362:	f013 0207 	ands.w	r2, r3, #7
 8008366:	4601      	mov	r1, r0
 8008368:	d00b      	beq.n	8008382 <__lo0bits+0x22>
 800836a:	07da      	lsls	r2, r3, #31
 800836c:	d423      	bmi.n	80083b6 <__lo0bits+0x56>
 800836e:	0798      	lsls	r0, r3, #30
 8008370:	bf49      	itett	mi
 8008372:	085b      	lsrmi	r3, r3, #1
 8008374:	089b      	lsrpl	r3, r3, #2
 8008376:	2001      	movmi	r0, #1
 8008378:	600b      	strmi	r3, [r1, #0]
 800837a:	bf5c      	itt	pl
 800837c:	600b      	strpl	r3, [r1, #0]
 800837e:	2002      	movpl	r0, #2
 8008380:	4770      	bx	lr
 8008382:	b298      	uxth	r0, r3
 8008384:	b9a8      	cbnz	r0, 80083b2 <__lo0bits+0x52>
 8008386:	0c1b      	lsrs	r3, r3, #16
 8008388:	2010      	movs	r0, #16
 800838a:	b2da      	uxtb	r2, r3
 800838c:	b90a      	cbnz	r2, 8008392 <__lo0bits+0x32>
 800838e:	3008      	adds	r0, #8
 8008390:	0a1b      	lsrs	r3, r3, #8
 8008392:	071a      	lsls	r2, r3, #28
 8008394:	bf04      	itt	eq
 8008396:	091b      	lsreq	r3, r3, #4
 8008398:	3004      	addeq	r0, #4
 800839a:	079a      	lsls	r2, r3, #30
 800839c:	bf04      	itt	eq
 800839e:	089b      	lsreq	r3, r3, #2
 80083a0:	3002      	addeq	r0, #2
 80083a2:	07da      	lsls	r2, r3, #31
 80083a4:	d403      	bmi.n	80083ae <__lo0bits+0x4e>
 80083a6:	085b      	lsrs	r3, r3, #1
 80083a8:	f100 0001 	add.w	r0, r0, #1
 80083ac:	d005      	beq.n	80083ba <__lo0bits+0x5a>
 80083ae:	600b      	str	r3, [r1, #0]
 80083b0:	4770      	bx	lr
 80083b2:	4610      	mov	r0, r2
 80083b4:	e7e9      	b.n	800838a <__lo0bits+0x2a>
 80083b6:	2000      	movs	r0, #0
 80083b8:	4770      	bx	lr
 80083ba:	2020      	movs	r0, #32
 80083bc:	4770      	bx	lr
	...

080083c0 <__i2b>:
 80083c0:	b510      	push	{r4, lr}
 80083c2:	460c      	mov	r4, r1
 80083c4:	2101      	movs	r1, #1
 80083c6:	f7ff ff03 	bl	80081d0 <_Balloc>
 80083ca:	4602      	mov	r2, r0
 80083cc:	b928      	cbnz	r0, 80083da <__i2b+0x1a>
 80083ce:	4b05      	ldr	r3, [pc, #20]	; (80083e4 <__i2b+0x24>)
 80083d0:	4805      	ldr	r0, [pc, #20]	; (80083e8 <__i2b+0x28>)
 80083d2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80083d6:	f000 fce1 	bl	8008d9c <__assert_func>
 80083da:	2301      	movs	r3, #1
 80083dc:	6144      	str	r4, [r0, #20]
 80083de:	6103      	str	r3, [r0, #16]
 80083e0:	bd10      	pop	{r4, pc}
 80083e2:	bf00      	nop
 80083e4:	08009df7 	.word	0x08009df7
 80083e8:	08009e08 	.word	0x08009e08

080083ec <__multiply>:
 80083ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083f0:	4691      	mov	r9, r2
 80083f2:	690a      	ldr	r2, [r1, #16]
 80083f4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80083f8:	429a      	cmp	r2, r3
 80083fa:	bfb8      	it	lt
 80083fc:	460b      	movlt	r3, r1
 80083fe:	460c      	mov	r4, r1
 8008400:	bfbc      	itt	lt
 8008402:	464c      	movlt	r4, r9
 8008404:	4699      	movlt	r9, r3
 8008406:	6927      	ldr	r7, [r4, #16]
 8008408:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800840c:	68a3      	ldr	r3, [r4, #8]
 800840e:	6861      	ldr	r1, [r4, #4]
 8008410:	eb07 060a 	add.w	r6, r7, sl
 8008414:	42b3      	cmp	r3, r6
 8008416:	b085      	sub	sp, #20
 8008418:	bfb8      	it	lt
 800841a:	3101      	addlt	r1, #1
 800841c:	f7ff fed8 	bl	80081d0 <_Balloc>
 8008420:	b930      	cbnz	r0, 8008430 <__multiply+0x44>
 8008422:	4602      	mov	r2, r0
 8008424:	4b44      	ldr	r3, [pc, #272]	; (8008538 <__multiply+0x14c>)
 8008426:	4845      	ldr	r0, [pc, #276]	; (800853c <__multiply+0x150>)
 8008428:	f240 115d 	movw	r1, #349	; 0x15d
 800842c:	f000 fcb6 	bl	8008d9c <__assert_func>
 8008430:	f100 0514 	add.w	r5, r0, #20
 8008434:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008438:	462b      	mov	r3, r5
 800843a:	2200      	movs	r2, #0
 800843c:	4543      	cmp	r3, r8
 800843e:	d321      	bcc.n	8008484 <__multiply+0x98>
 8008440:	f104 0314 	add.w	r3, r4, #20
 8008444:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008448:	f109 0314 	add.w	r3, r9, #20
 800844c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008450:	9202      	str	r2, [sp, #8]
 8008452:	1b3a      	subs	r2, r7, r4
 8008454:	3a15      	subs	r2, #21
 8008456:	f022 0203 	bic.w	r2, r2, #3
 800845a:	3204      	adds	r2, #4
 800845c:	f104 0115 	add.w	r1, r4, #21
 8008460:	428f      	cmp	r7, r1
 8008462:	bf38      	it	cc
 8008464:	2204      	movcc	r2, #4
 8008466:	9201      	str	r2, [sp, #4]
 8008468:	9a02      	ldr	r2, [sp, #8]
 800846a:	9303      	str	r3, [sp, #12]
 800846c:	429a      	cmp	r2, r3
 800846e:	d80c      	bhi.n	800848a <__multiply+0x9e>
 8008470:	2e00      	cmp	r6, #0
 8008472:	dd03      	ble.n	800847c <__multiply+0x90>
 8008474:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008478:	2b00      	cmp	r3, #0
 800847a:	d05a      	beq.n	8008532 <__multiply+0x146>
 800847c:	6106      	str	r6, [r0, #16]
 800847e:	b005      	add	sp, #20
 8008480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008484:	f843 2b04 	str.w	r2, [r3], #4
 8008488:	e7d8      	b.n	800843c <__multiply+0x50>
 800848a:	f8b3 a000 	ldrh.w	sl, [r3]
 800848e:	f1ba 0f00 	cmp.w	sl, #0
 8008492:	d024      	beq.n	80084de <__multiply+0xf2>
 8008494:	f104 0e14 	add.w	lr, r4, #20
 8008498:	46a9      	mov	r9, r5
 800849a:	f04f 0c00 	mov.w	ip, #0
 800849e:	f85e 2b04 	ldr.w	r2, [lr], #4
 80084a2:	f8d9 1000 	ldr.w	r1, [r9]
 80084a6:	fa1f fb82 	uxth.w	fp, r2
 80084aa:	b289      	uxth	r1, r1
 80084ac:	fb0a 110b 	mla	r1, sl, fp, r1
 80084b0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80084b4:	f8d9 2000 	ldr.w	r2, [r9]
 80084b8:	4461      	add	r1, ip
 80084ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80084be:	fb0a c20b 	mla	r2, sl, fp, ip
 80084c2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80084c6:	b289      	uxth	r1, r1
 80084c8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80084cc:	4577      	cmp	r7, lr
 80084ce:	f849 1b04 	str.w	r1, [r9], #4
 80084d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80084d6:	d8e2      	bhi.n	800849e <__multiply+0xb2>
 80084d8:	9a01      	ldr	r2, [sp, #4]
 80084da:	f845 c002 	str.w	ip, [r5, r2]
 80084de:	9a03      	ldr	r2, [sp, #12]
 80084e0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80084e4:	3304      	adds	r3, #4
 80084e6:	f1b9 0f00 	cmp.w	r9, #0
 80084ea:	d020      	beq.n	800852e <__multiply+0x142>
 80084ec:	6829      	ldr	r1, [r5, #0]
 80084ee:	f104 0c14 	add.w	ip, r4, #20
 80084f2:	46ae      	mov	lr, r5
 80084f4:	f04f 0a00 	mov.w	sl, #0
 80084f8:	f8bc b000 	ldrh.w	fp, [ip]
 80084fc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008500:	fb09 220b 	mla	r2, r9, fp, r2
 8008504:	4492      	add	sl, r2
 8008506:	b289      	uxth	r1, r1
 8008508:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800850c:	f84e 1b04 	str.w	r1, [lr], #4
 8008510:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008514:	f8be 1000 	ldrh.w	r1, [lr]
 8008518:	0c12      	lsrs	r2, r2, #16
 800851a:	fb09 1102 	mla	r1, r9, r2, r1
 800851e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008522:	4567      	cmp	r7, ip
 8008524:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008528:	d8e6      	bhi.n	80084f8 <__multiply+0x10c>
 800852a:	9a01      	ldr	r2, [sp, #4]
 800852c:	50a9      	str	r1, [r5, r2]
 800852e:	3504      	adds	r5, #4
 8008530:	e79a      	b.n	8008468 <__multiply+0x7c>
 8008532:	3e01      	subs	r6, #1
 8008534:	e79c      	b.n	8008470 <__multiply+0x84>
 8008536:	bf00      	nop
 8008538:	08009df7 	.word	0x08009df7
 800853c:	08009e08 	.word	0x08009e08

08008540 <__pow5mult>:
 8008540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008544:	4615      	mov	r5, r2
 8008546:	f012 0203 	ands.w	r2, r2, #3
 800854a:	4606      	mov	r6, r0
 800854c:	460f      	mov	r7, r1
 800854e:	d007      	beq.n	8008560 <__pow5mult+0x20>
 8008550:	4c25      	ldr	r4, [pc, #148]	; (80085e8 <__pow5mult+0xa8>)
 8008552:	3a01      	subs	r2, #1
 8008554:	2300      	movs	r3, #0
 8008556:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800855a:	f7ff fe9b 	bl	8008294 <__multadd>
 800855e:	4607      	mov	r7, r0
 8008560:	10ad      	asrs	r5, r5, #2
 8008562:	d03d      	beq.n	80085e0 <__pow5mult+0xa0>
 8008564:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008566:	b97c      	cbnz	r4, 8008588 <__pow5mult+0x48>
 8008568:	2010      	movs	r0, #16
 800856a:	f7ff fe1b 	bl	80081a4 <malloc>
 800856e:	4602      	mov	r2, r0
 8008570:	6270      	str	r0, [r6, #36]	; 0x24
 8008572:	b928      	cbnz	r0, 8008580 <__pow5mult+0x40>
 8008574:	4b1d      	ldr	r3, [pc, #116]	; (80085ec <__pow5mult+0xac>)
 8008576:	481e      	ldr	r0, [pc, #120]	; (80085f0 <__pow5mult+0xb0>)
 8008578:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800857c:	f000 fc0e 	bl	8008d9c <__assert_func>
 8008580:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008584:	6004      	str	r4, [r0, #0]
 8008586:	60c4      	str	r4, [r0, #12]
 8008588:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800858c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008590:	b94c      	cbnz	r4, 80085a6 <__pow5mult+0x66>
 8008592:	f240 2171 	movw	r1, #625	; 0x271
 8008596:	4630      	mov	r0, r6
 8008598:	f7ff ff12 	bl	80083c0 <__i2b>
 800859c:	2300      	movs	r3, #0
 800859e:	f8c8 0008 	str.w	r0, [r8, #8]
 80085a2:	4604      	mov	r4, r0
 80085a4:	6003      	str	r3, [r0, #0]
 80085a6:	f04f 0900 	mov.w	r9, #0
 80085aa:	07eb      	lsls	r3, r5, #31
 80085ac:	d50a      	bpl.n	80085c4 <__pow5mult+0x84>
 80085ae:	4639      	mov	r1, r7
 80085b0:	4622      	mov	r2, r4
 80085b2:	4630      	mov	r0, r6
 80085b4:	f7ff ff1a 	bl	80083ec <__multiply>
 80085b8:	4639      	mov	r1, r7
 80085ba:	4680      	mov	r8, r0
 80085bc:	4630      	mov	r0, r6
 80085be:	f7ff fe47 	bl	8008250 <_Bfree>
 80085c2:	4647      	mov	r7, r8
 80085c4:	106d      	asrs	r5, r5, #1
 80085c6:	d00b      	beq.n	80085e0 <__pow5mult+0xa0>
 80085c8:	6820      	ldr	r0, [r4, #0]
 80085ca:	b938      	cbnz	r0, 80085dc <__pow5mult+0x9c>
 80085cc:	4622      	mov	r2, r4
 80085ce:	4621      	mov	r1, r4
 80085d0:	4630      	mov	r0, r6
 80085d2:	f7ff ff0b 	bl	80083ec <__multiply>
 80085d6:	6020      	str	r0, [r4, #0]
 80085d8:	f8c0 9000 	str.w	r9, [r0]
 80085dc:	4604      	mov	r4, r0
 80085de:	e7e4      	b.n	80085aa <__pow5mult+0x6a>
 80085e0:	4638      	mov	r0, r7
 80085e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085e6:	bf00      	nop
 80085e8:	08009f58 	.word	0x08009f58
 80085ec:	08009d85 	.word	0x08009d85
 80085f0:	08009e08 	.word	0x08009e08

080085f4 <__lshift>:
 80085f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085f8:	460c      	mov	r4, r1
 80085fa:	6849      	ldr	r1, [r1, #4]
 80085fc:	6923      	ldr	r3, [r4, #16]
 80085fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008602:	68a3      	ldr	r3, [r4, #8]
 8008604:	4607      	mov	r7, r0
 8008606:	4691      	mov	r9, r2
 8008608:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800860c:	f108 0601 	add.w	r6, r8, #1
 8008610:	42b3      	cmp	r3, r6
 8008612:	db0b      	blt.n	800862c <__lshift+0x38>
 8008614:	4638      	mov	r0, r7
 8008616:	f7ff fddb 	bl	80081d0 <_Balloc>
 800861a:	4605      	mov	r5, r0
 800861c:	b948      	cbnz	r0, 8008632 <__lshift+0x3e>
 800861e:	4602      	mov	r2, r0
 8008620:	4b2a      	ldr	r3, [pc, #168]	; (80086cc <__lshift+0xd8>)
 8008622:	482b      	ldr	r0, [pc, #172]	; (80086d0 <__lshift+0xdc>)
 8008624:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008628:	f000 fbb8 	bl	8008d9c <__assert_func>
 800862c:	3101      	adds	r1, #1
 800862e:	005b      	lsls	r3, r3, #1
 8008630:	e7ee      	b.n	8008610 <__lshift+0x1c>
 8008632:	2300      	movs	r3, #0
 8008634:	f100 0114 	add.w	r1, r0, #20
 8008638:	f100 0210 	add.w	r2, r0, #16
 800863c:	4618      	mov	r0, r3
 800863e:	4553      	cmp	r3, sl
 8008640:	db37      	blt.n	80086b2 <__lshift+0xbe>
 8008642:	6920      	ldr	r0, [r4, #16]
 8008644:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008648:	f104 0314 	add.w	r3, r4, #20
 800864c:	f019 091f 	ands.w	r9, r9, #31
 8008650:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008654:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008658:	d02f      	beq.n	80086ba <__lshift+0xc6>
 800865a:	f1c9 0e20 	rsb	lr, r9, #32
 800865e:	468a      	mov	sl, r1
 8008660:	f04f 0c00 	mov.w	ip, #0
 8008664:	681a      	ldr	r2, [r3, #0]
 8008666:	fa02 f209 	lsl.w	r2, r2, r9
 800866a:	ea42 020c 	orr.w	r2, r2, ip
 800866e:	f84a 2b04 	str.w	r2, [sl], #4
 8008672:	f853 2b04 	ldr.w	r2, [r3], #4
 8008676:	4298      	cmp	r0, r3
 8008678:	fa22 fc0e 	lsr.w	ip, r2, lr
 800867c:	d8f2      	bhi.n	8008664 <__lshift+0x70>
 800867e:	1b03      	subs	r3, r0, r4
 8008680:	3b15      	subs	r3, #21
 8008682:	f023 0303 	bic.w	r3, r3, #3
 8008686:	3304      	adds	r3, #4
 8008688:	f104 0215 	add.w	r2, r4, #21
 800868c:	4290      	cmp	r0, r2
 800868e:	bf38      	it	cc
 8008690:	2304      	movcc	r3, #4
 8008692:	f841 c003 	str.w	ip, [r1, r3]
 8008696:	f1bc 0f00 	cmp.w	ip, #0
 800869a:	d001      	beq.n	80086a0 <__lshift+0xac>
 800869c:	f108 0602 	add.w	r6, r8, #2
 80086a0:	3e01      	subs	r6, #1
 80086a2:	4638      	mov	r0, r7
 80086a4:	612e      	str	r6, [r5, #16]
 80086a6:	4621      	mov	r1, r4
 80086a8:	f7ff fdd2 	bl	8008250 <_Bfree>
 80086ac:	4628      	mov	r0, r5
 80086ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80086b6:	3301      	adds	r3, #1
 80086b8:	e7c1      	b.n	800863e <__lshift+0x4a>
 80086ba:	3904      	subs	r1, #4
 80086bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80086c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80086c4:	4298      	cmp	r0, r3
 80086c6:	d8f9      	bhi.n	80086bc <__lshift+0xc8>
 80086c8:	e7ea      	b.n	80086a0 <__lshift+0xac>
 80086ca:	bf00      	nop
 80086cc:	08009df7 	.word	0x08009df7
 80086d0:	08009e08 	.word	0x08009e08

080086d4 <__mcmp>:
 80086d4:	b530      	push	{r4, r5, lr}
 80086d6:	6902      	ldr	r2, [r0, #16]
 80086d8:	690c      	ldr	r4, [r1, #16]
 80086da:	1b12      	subs	r2, r2, r4
 80086dc:	d10e      	bne.n	80086fc <__mcmp+0x28>
 80086de:	f100 0314 	add.w	r3, r0, #20
 80086e2:	3114      	adds	r1, #20
 80086e4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80086e8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80086ec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80086f0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80086f4:	42a5      	cmp	r5, r4
 80086f6:	d003      	beq.n	8008700 <__mcmp+0x2c>
 80086f8:	d305      	bcc.n	8008706 <__mcmp+0x32>
 80086fa:	2201      	movs	r2, #1
 80086fc:	4610      	mov	r0, r2
 80086fe:	bd30      	pop	{r4, r5, pc}
 8008700:	4283      	cmp	r3, r0
 8008702:	d3f3      	bcc.n	80086ec <__mcmp+0x18>
 8008704:	e7fa      	b.n	80086fc <__mcmp+0x28>
 8008706:	f04f 32ff 	mov.w	r2, #4294967295
 800870a:	e7f7      	b.n	80086fc <__mcmp+0x28>

0800870c <__mdiff>:
 800870c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008710:	460c      	mov	r4, r1
 8008712:	4606      	mov	r6, r0
 8008714:	4611      	mov	r1, r2
 8008716:	4620      	mov	r0, r4
 8008718:	4690      	mov	r8, r2
 800871a:	f7ff ffdb 	bl	80086d4 <__mcmp>
 800871e:	1e05      	subs	r5, r0, #0
 8008720:	d110      	bne.n	8008744 <__mdiff+0x38>
 8008722:	4629      	mov	r1, r5
 8008724:	4630      	mov	r0, r6
 8008726:	f7ff fd53 	bl	80081d0 <_Balloc>
 800872a:	b930      	cbnz	r0, 800873a <__mdiff+0x2e>
 800872c:	4b3a      	ldr	r3, [pc, #232]	; (8008818 <__mdiff+0x10c>)
 800872e:	4602      	mov	r2, r0
 8008730:	f240 2132 	movw	r1, #562	; 0x232
 8008734:	4839      	ldr	r0, [pc, #228]	; (800881c <__mdiff+0x110>)
 8008736:	f000 fb31 	bl	8008d9c <__assert_func>
 800873a:	2301      	movs	r3, #1
 800873c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008740:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008744:	bfa4      	itt	ge
 8008746:	4643      	movge	r3, r8
 8008748:	46a0      	movge	r8, r4
 800874a:	4630      	mov	r0, r6
 800874c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008750:	bfa6      	itte	ge
 8008752:	461c      	movge	r4, r3
 8008754:	2500      	movge	r5, #0
 8008756:	2501      	movlt	r5, #1
 8008758:	f7ff fd3a 	bl	80081d0 <_Balloc>
 800875c:	b920      	cbnz	r0, 8008768 <__mdiff+0x5c>
 800875e:	4b2e      	ldr	r3, [pc, #184]	; (8008818 <__mdiff+0x10c>)
 8008760:	4602      	mov	r2, r0
 8008762:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008766:	e7e5      	b.n	8008734 <__mdiff+0x28>
 8008768:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800876c:	6926      	ldr	r6, [r4, #16]
 800876e:	60c5      	str	r5, [r0, #12]
 8008770:	f104 0914 	add.w	r9, r4, #20
 8008774:	f108 0514 	add.w	r5, r8, #20
 8008778:	f100 0e14 	add.w	lr, r0, #20
 800877c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008780:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008784:	f108 0210 	add.w	r2, r8, #16
 8008788:	46f2      	mov	sl, lr
 800878a:	2100      	movs	r1, #0
 800878c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008790:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008794:	fa1f f883 	uxth.w	r8, r3
 8008798:	fa11 f18b 	uxtah	r1, r1, fp
 800879c:	0c1b      	lsrs	r3, r3, #16
 800879e:	eba1 0808 	sub.w	r8, r1, r8
 80087a2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80087a6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80087aa:	fa1f f888 	uxth.w	r8, r8
 80087ae:	1419      	asrs	r1, r3, #16
 80087b0:	454e      	cmp	r6, r9
 80087b2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80087b6:	f84a 3b04 	str.w	r3, [sl], #4
 80087ba:	d8e7      	bhi.n	800878c <__mdiff+0x80>
 80087bc:	1b33      	subs	r3, r6, r4
 80087be:	3b15      	subs	r3, #21
 80087c0:	f023 0303 	bic.w	r3, r3, #3
 80087c4:	3304      	adds	r3, #4
 80087c6:	3415      	adds	r4, #21
 80087c8:	42a6      	cmp	r6, r4
 80087ca:	bf38      	it	cc
 80087cc:	2304      	movcc	r3, #4
 80087ce:	441d      	add	r5, r3
 80087d0:	4473      	add	r3, lr
 80087d2:	469e      	mov	lr, r3
 80087d4:	462e      	mov	r6, r5
 80087d6:	4566      	cmp	r6, ip
 80087d8:	d30e      	bcc.n	80087f8 <__mdiff+0xec>
 80087da:	f10c 0203 	add.w	r2, ip, #3
 80087de:	1b52      	subs	r2, r2, r5
 80087e0:	f022 0203 	bic.w	r2, r2, #3
 80087e4:	3d03      	subs	r5, #3
 80087e6:	45ac      	cmp	ip, r5
 80087e8:	bf38      	it	cc
 80087ea:	2200      	movcc	r2, #0
 80087ec:	441a      	add	r2, r3
 80087ee:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80087f2:	b17b      	cbz	r3, 8008814 <__mdiff+0x108>
 80087f4:	6107      	str	r7, [r0, #16]
 80087f6:	e7a3      	b.n	8008740 <__mdiff+0x34>
 80087f8:	f856 8b04 	ldr.w	r8, [r6], #4
 80087fc:	fa11 f288 	uxtah	r2, r1, r8
 8008800:	1414      	asrs	r4, r2, #16
 8008802:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008806:	b292      	uxth	r2, r2
 8008808:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800880c:	f84e 2b04 	str.w	r2, [lr], #4
 8008810:	1421      	asrs	r1, r4, #16
 8008812:	e7e0      	b.n	80087d6 <__mdiff+0xca>
 8008814:	3f01      	subs	r7, #1
 8008816:	e7ea      	b.n	80087ee <__mdiff+0xe2>
 8008818:	08009df7 	.word	0x08009df7
 800881c:	08009e08 	.word	0x08009e08

08008820 <__d2b>:
 8008820:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008824:	4689      	mov	r9, r1
 8008826:	2101      	movs	r1, #1
 8008828:	ec57 6b10 	vmov	r6, r7, d0
 800882c:	4690      	mov	r8, r2
 800882e:	f7ff fccf 	bl	80081d0 <_Balloc>
 8008832:	4604      	mov	r4, r0
 8008834:	b930      	cbnz	r0, 8008844 <__d2b+0x24>
 8008836:	4602      	mov	r2, r0
 8008838:	4b25      	ldr	r3, [pc, #148]	; (80088d0 <__d2b+0xb0>)
 800883a:	4826      	ldr	r0, [pc, #152]	; (80088d4 <__d2b+0xb4>)
 800883c:	f240 310a 	movw	r1, #778	; 0x30a
 8008840:	f000 faac 	bl	8008d9c <__assert_func>
 8008844:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008848:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800884c:	bb35      	cbnz	r5, 800889c <__d2b+0x7c>
 800884e:	2e00      	cmp	r6, #0
 8008850:	9301      	str	r3, [sp, #4]
 8008852:	d028      	beq.n	80088a6 <__d2b+0x86>
 8008854:	4668      	mov	r0, sp
 8008856:	9600      	str	r6, [sp, #0]
 8008858:	f7ff fd82 	bl	8008360 <__lo0bits>
 800885c:	9900      	ldr	r1, [sp, #0]
 800885e:	b300      	cbz	r0, 80088a2 <__d2b+0x82>
 8008860:	9a01      	ldr	r2, [sp, #4]
 8008862:	f1c0 0320 	rsb	r3, r0, #32
 8008866:	fa02 f303 	lsl.w	r3, r2, r3
 800886a:	430b      	orrs	r3, r1
 800886c:	40c2      	lsrs	r2, r0
 800886e:	6163      	str	r3, [r4, #20]
 8008870:	9201      	str	r2, [sp, #4]
 8008872:	9b01      	ldr	r3, [sp, #4]
 8008874:	61a3      	str	r3, [r4, #24]
 8008876:	2b00      	cmp	r3, #0
 8008878:	bf14      	ite	ne
 800887a:	2202      	movne	r2, #2
 800887c:	2201      	moveq	r2, #1
 800887e:	6122      	str	r2, [r4, #16]
 8008880:	b1d5      	cbz	r5, 80088b8 <__d2b+0x98>
 8008882:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008886:	4405      	add	r5, r0
 8008888:	f8c9 5000 	str.w	r5, [r9]
 800888c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008890:	f8c8 0000 	str.w	r0, [r8]
 8008894:	4620      	mov	r0, r4
 8008896:	b003      	add	sp, #12
 8008898:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800889c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80088a0:	e7d5      	b.n	800884e <__d2b+0x2e>
 80088a2:	6161      	str	r1, [r4, #20]
 80088a4:	e7e5      	b.n	8008872 <__d2b+0x52>
 80088a6:	a801      	add	r0, sp, #4
 80088a8:	f7ff fd5a 	bl	8008360 <__lo0bits>
 80088ac:	9b01      	ldr	r3, [sp, #4]
 80088ae:	6163      	str	r3, [r4, #20]
 80088b0:	2201      	movs	r2, #1
 80088b2:	6122      	str	r2, [r4, #16]
 80088b4:	3020      	adds	r0, #32
 80088b6:	e7e3      	b.n	8008880 <__d2b+0x60>
 80088b8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80088bc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80088c0:	f8c9 0000 	str.w	r0, [r9]
 80088c4:	6918      	ldr	r0, [r3, #16]
 80088c6:	f7ff fd2b 	bl	8008320 <__hi0bits>
 80088ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80088ce:	e7df      	b.n	8008890 <__d2b+0x70>
 80088d0:	08009df7 	.word	0x08009df7
 80088d4:	08009e08 	.word	0x08009e08

080088d8 <_calloc_r>:
 80088d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80088da:	fba1 2402 	umull	r2, r4, r1, r2
 80088de:	b94c      	cbnz	r4, 80088f4 <_calloc_r+0x1c>
 80088e0:	4611      	mov	r1, r2
 80088e2:	9201      	str	r2, [sp, #4]
 80088e4:	f000 f87a 	bl	80089dc <_malloc_r>
 80088e8:	9a01      	ldr	r2, [sp, #4]
 80088ea:	4605      	mov	r5, r0
 80088ec:	b930      	cbnz	r0, 80088fc <_calloc_r+0x24>
 80088ee:	4628      	mov	r0, r5
 80088f0:	b003      	add	sp, #12
 80088f2:	bd30      	pop	{r4, r5, pc}
 80088f4:	220c      	movs	r2, #12
 80088f6:	6002      	str	r2, [r0, #0]
 80088f8:	2500      	movs	r5, #0
 80088fa:	e7f8      	b.n	80088ee <_calloc_r+0x16>
 80088fc:	4621      	mov	r1, r4
 80088fe:	f7fe f941 	bl	8006b84 <memset>
 8008902:	e7f4      	b.n	80088ee <_calloc_r+0x16>

08008904 <_free_r>:
 8008904:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008906:	2900      	cmp	r1, #0
 8008908:	d044      	beq.n	8008994 <_free_r+0x90>
 800890a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800890e:	9001      	str	r0, [sp, #4]
 8008910:	2b00      	cmp	r3, #0
 8008912:	f1a1 0404 	sub.w	r4, r1, #4
 8008916:	bfb8      	it	lt
 8008918:	18e4      	addlt	r4, r4, r3
 800891a:	f000 fa9b 	bl	8008e54 <__malloc_lock>
 800891e:	4a1e      	ldr	r2, [pc, #120]	; (8008998 <_free_r+0x94>)
 8008920:	9801      	ldr	r0, [sp, #4]
 8008922:	6813      	ldr	r3, [r2, #0]
 8008924:	b933      	cbnz	r3, 8008934 <_free_r+0x30>
 8008926:	6063      	str	r3, [r4, #4]
 8008928:	6014      	str	r4, [r2, #0]
 800892a:	b003      	add	sp, #12
 800892c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008930:	f000 ba96 	b.w	8008e60 <__malloc_unlock>
 8008934:	42a3      	cmp	r3, r4
 8008936:	d908      	bls.n	800894a <_free_r+0x46>
 8008938:	6825      	ldr	r5, [r4, #0]
 800893a:	1961      	adds	r1, r4, r5
 800893c:	428b      	cmp	r3, r1
 800893e:	bf01      	itttt	eq
 8008940:	6819      	ldreq	r1, [r3, #0]
 8008942:	685b      	ldreq	r3, [r3, #4]
 8008944:	1949      	addeq	r1, r1, r5
 8008946:	6021      	streq	r1, [r4, #0]
 8008948:	e7ed      	b.n	8008926 <_free_r+0x22>
 800894a:	461a      	mov	r2, r3
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	b10b      	cbz	r3, 8008954 <_free_r+0x50>
 8008950:	42a3      	cmp	r3, r4
 8008952:	d9fa      	bls.n	800894a <_free_r+0x46>
 8008954:	6811      	ldr	r1, [r2, #0]
 8008956:	1855      	adds	r5, r2, r1
 8008958:	42a5      	cmp	r5, r4
 800895a:	d10b      	bne.n	8008974 <_free_r+0x70>
 800895c:	6824      	ldr	r4, [r4, #0]
 800895e:	4421      	add	r1, r4
 8008960:	1854      	adds	r4, r2, r1
 8008962:	42a3      	cmp	r3, r4
 8008964:	6011      	str	r1, [r2, #0]
 8008966:	d1e0      	bne.n	800892a <_free_r+0x26>
 8008968:	681c      	ldr	r4, [r3, #0]
 800896a:	685b      	ldr	r3, [r3, #4]
 800896c:	6053      	str	r3, [r2, #4]
 800896e:	4421      	add	r1, r4
 8008970:	6011      	str	r1, [r2, #0]
 8008972:	e7da      	b.n	800892a <_free_r+0x26>
 8008974:	d902      	bls.n	800897c <_free_r+0x78>
 8008976:	230c      	movs	r3, #12
 8008978:	6003      	str	r3, [r0, #0]
 800897a:	e7d6      	b.n	800892a <_free_r+0x26>
 800897c:	6825      	ldr	r5, [r4, #0]
 800897e:	1961      	adds	r1, r4, r5
 8008980:	428b      	cmp	r3, r1
 8008982:	bf04      	itt	eq
 8008984:	6819      	ldreq	r1, [r3, #0]
 8008986:	685b      	ldreq	r3, [r3, #4]
 8008988:	6063      	str	r3, [r4, #4]
 800898a:	bf04      	itt	eq
 800898c:	1949      	addeq	r1, r1, r5
 800898e:	6021      	streq	r1, [r4, #0]
 8008990:	6054      	str	r4, [r2, #4]
 8008992:	e7ca      	b.n	800892a <_free_r+0x26>
 8008994:	b003      	add	sp, #12
 8008996:	bd30      	pop	{r4, r5, pc}
 8008998:	2000034c 	.word	0x2000034c

0800899c <sbrk_aligned>:
 800899c:	b570      	push	{r4, r5, r6, lr}
 800899e:	4e0e      	ldr	r6, [pc, #56]	; (80089d8 <sbrk_aligned+0x3c>)
 80089a0:	460c      	mov	r4, r1
 80089a2:	6831      	ldr	r1, [r6, #0]
 80089a4:	4605      	mov	r5, r0
 80089a6:	b911      	cbnz	r1, 80089ae <sbrk_aligned+0x12>
 80089a8:	f000 f9e8 	bl	8008d7c <_sbrk_r>
 80089ac:	6030      	str	r0, [r6, #0]
 80089ae:	4621      	mov	r1, r4
 80089b0:	4628      	mov	r0, r5
 80089b2:	f000 f9e3 	bl	8008d7c <_sbrk_r>
 80089b6:	1c43      	adds	r3, r0, #1
 80089b8:	d00a      	beq.n	80089d0 <sbrk_aligned+0x34>
 80089ba:	1cc4      	adds	r4, r0, #3
 80089bc:	f024 0403 	bic.w	r4, r4, #3
 80089c0:	42a0      	cmp	r0, r4
 80089c2:	d007      	beq.n	80089d4 <sbrk_aligned+0x38>
 80089c4:	1a21      	subs	r1, r4, r0
 80089c6:	4628      	mov	r0, r5
 80089c8:	f000 f9d8 	bl	8008d7c <_sbrk_r>
 80089cc:	3001      	adds	r0, #1
 80089ce:	d101      	bne.n	80089d4 <sbrk_aligned+0x38>
 80089d0:	f04f 34ff 	mov.w	r4, #4294967295
 80089d4:	4620      	mov	r0, r4
 80089d6:	bd70      	pop	{r4, r5, r6, pc}
 80089d8:	20000350 	.word	0x20000350

080089dc <_malloc_r>:
 80089dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089e0:	1ccd      	adds	r5, r1, #3
 80089e2:	f025 0503 	bic.w	r5, r5, #3
 80089e6:	3508      	adds	r5, #8
 80089e8:	2d0c      	cmp	r5, #12
 80089ea:	bf38      	it	cc
 80089ec:	250c      	movcc	r5, #12
 80089ee:	2d00      	cmp	r5, #0
 80089f0:	4607      	mov	r7, r0
 80089f2:	db01      	blt.n	80089f8 <_malloc_r+0x1c>
 80089f4:	42a9      	cmp	r1, r5
 80089f6:	d905      	bls.n	8008a04 <_malloc_r+0x28>
 80089f8:	230c      	movs	r3, #12
 80089fa:	603b      	str	r3, [r7, #0]
 80089fc:	2600      	movs	r6, #0
 80089fe:	4630      	mov	r0, r6
 8008a00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a04:	4e2e      	ldr	r6, [pc, #184]	; (8008ac0 <_malloc_r+0xe4>)
 8008a06:	f000 fa25 	bl	8008e54 <__malloc_lock>
 8008a0a:	6833      	ldr	r3, [r6, #0]
 8008a0c:	461c      	mov	r4, r3
 8008a0e:	bb34      	cbnz	r4, 8008a5e <_malloc_r+0x82>
 8008a10:	4629      	mov	r1, r5
 8008a12:	4638      	mov	r0, r7
 8008a14:	f7ff ffc2 	bl	800899c <sbrk_aligned>
 8008a18:	1c43      	adds	r3, r0, #1
 8008a1a:	4604      	mov	r4, r0
 8008a1c:	d14d      	bne.n	8008aba <_malloc_r+0xde>
 8008a1e:	6834      	ldr	r4, [r6, #0]
 8008a20:	4626      	mov	r6, r4
 8008a22:	2e00      	cmp	r6, #0
 8008a24:	d140      	bne.n	8008aa8 <_malloc_r+0xcc>
 8008a26:	6823      	ldr	r3, [r4, #0]
 8008a28:	4631      	mov	r1, r6
 8008a2a:	4638      	mov	r0, r7
 8008a2c:	eb04 0803 	add.w	r8, r4, r3
 8008a30:	f000 f9a4 	bl	8008d7c <_sbrk_r>
 8008a34:	4580      	cmp	r8, r0
 8008a36:	d13a      	bne.n	8008aae <_malloc_r+0xd2>
 8008a38:	6821      	ldr	r1, [r4, #0]
 8008a3a:	3503      	adds	r5, #3
 8008a3c:	1a6d      	subs	r5, r5, r1
 8008a3e:	f025 0503 	bic.w	r5, r5, #3
 8008a42:	3508      	adds	r5, #8
 8008a44:	2d0c      	cmp	r5, #12
 8008a46:	bf38      	it	cc
 8008a48:	250c      	movcc	r5, #12
 8008a4a:	4629      	mov	r1, r5
 8008a4c:	4638      	mov	r0, r7
 8008a4e:	f7ff ffa5 	bl	800899c <sbrk_aligned>
 8008a52:	3001      	adds	r0, #1
 8008a54:	d02b      	beq.n	8008aae <_malloc_r+0xd2>
 8008a56:	6823      	ldr	r3, [r4, #0]
 8008a58:	442b      	add	r3, r5
 8008a5a:	6023      	str	r3, [r4, #0]
 8008a5c:	e00e      	b.n	8008a7c <_malloc_r+0xa0>
 8008a5e:	6822      	ldr	r2, [r4, #0]
 8008a60:	1b52      	subs	r2, r2, r5
 8008a62:	d41e      	bmi.n	8008aa2 <_malloc_r+0xc6>
 8008a64:	2a0b      	cmp	r2, #11
 8008a66:	d916      	bls.n	8008a96 <_malloc_r+0xba>
 8008a68:	1961      	adds	r1, r4, r5
 8008a6a:	42a3      	cmp	r3, r4
 8008a6c:	6025      	str	r5, [r4, #0]
 8008a6e:	bf18      	it	ne
 8008a70:	6059      	strne	r1, [r3, #4]
 8008a72:	6863      	ldr	r3, [r4, #4]
 8008a74:	bf08      	it	eq
 8008a76:	6031      	streq	r1, [r6, #0]
 8008a78:	5162      	str	r2, [r4, r5]
 8008a7a:	604b      	str	r3, [r1, #4]
 8008a7c:	4638      	mov	r0, r7
 8008a7e:	f104 060b 	add.w	r6, r4, #11
 8008a82:	f000 f9ed 	bl	8008e60 <__malloc_unlock>
 8008a86:	f026 0607 	bic.w	r6, r6, #7
 8008a8a:	1d23      	adds	r3, r4, #4
 8008a8c:	1af2      	subs	r2, r6, r3
 8008a8e:	d0b6      	beq.n	80089fe <_malloc_r+0x22>
 8008a90:	1b9b      	subs	r3, r3, r6
 8008a92:	50a3      	str	r3, [r4, r2]
 8008a94:	e7b3      	b.n	80089fe <_malloc_r+0x22>
 8008a96:	6862      	ldr	r2, [r4, #4]
 8008a98:	42a3      	cmp	r3, r4
 8008a9a:	bf0c      	ite	eq
 8008a9c:	6032      	streq	r2, [r6, #0]
 8008a9e:	605a      	strne	r2, [r3, #4]
 8008aa0:	e7ec      	b.n	8008a7c <_malloc_r+0xa0>
 8008aa2:	4623      	mov	r3, r4
 8008aa4:	6864      	ldr	r4, [r4, #4]
 8008aa6:	e7b2      	b.n	8008a0e <_malloc_r+0x32>
 8008aa8:	4634      	mov	r4, r6
 8008aaa:	6876      	ldr	r6, [r6, #4]
 8008aac:	e7b9      	b.n	8008a22 <_malloc_r+0x46>
 8008aae:	230c      	movs	r3, #12
 8008ab0:	603b      	str	r3, [r7, #0]
 8008ab2:	4638      	mov	r0, r7
 8008ab4:	f000 f9d4 	bl	8008e60 <__malloc_unlock>
 8008ab8:	e7a1      	b.n	80089fe <_malloc_r+0x22>
 8008aba:	6025      	str	r5, [r4, #0]
 8008abc:	e7de      	b.n	8008a7c <_malloc_r+0xa0>
 8008abe:	bf00      	nop
 8008ac0:	2000034c 	.word	0x2000034c

08008ac4 <__ssputs_r>:
 8008ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ac8:	688e      	ldr	r6, [r1, #8]
 8008aca:	429e      	cmp	r6, r3
 8008acc:	4682      	mov	sl, r0
 8008ace:	460c      	mov	r4, r1
 8008ad0:	4690      	mov	r8, r2
 8008ad2:	461f      	mov	r7, r3
 8008ad4:	d838      	bhi.n	8008b48 <__ssputs_r+0x84>
 8008ad6:	898a      	ldrh	r2, [r1, #12]
 8008ad8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008adc:	d032      	beq.n	8008b44 <__ssputs_r+0x80>
 8008ade:	6825      	ldr	r5, [r4, #0]
 8008ae0:	6909      	ldr	r1, [r1, #16]
 8008ae2:	eba5 0901 	sub.w	r9, r5, r1
 8008ae6:	6965      	ldr	r5, [r4, #20]
 8008ae8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008aec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008af0:	3301      	adds	r3, #1
 8008af2:	444b      	add	r3, r9
 8008af4:	106d      	asrs	r5, r5, #1
 8008af6:	429d      	cmp	r5, r3
 8008af8:	bf38      	it	cc
 8008afa:	461d      	movcc	r5, r3
 8008afc:	0553      	lsls	r3, r2, #21
 8008afe:	d531      	bpl.n	8008b64 <__ssputs_r+0xa0>
 8008b00:	4629      	mov	r1, r5
 8008b02:	f7ff ff6b 	bl	80089dc <_malloc_r>
 8008b06:	4606      	mov	r6, r0
 8008b08:	b950      	cbnz	r0, 8008b20 <__ssputs_r+0x5c>
 8008b0a:	230c      	movs	r3, #12
 8008b0c:	f8ca 3000 	str.w	r3, [sl]
 8008b10:	89a3      	ldrh	r3, [r4, #12]
 8008b12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b16:	81a3      	strh	r3, [r4, #12]
 8008b18:	f04f 30ff 	mov.w	r0, #4294967295
 8008b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b20:	6921      	ldr	r1, [r4, #16]
 8008b22:	464a      	mov	r2, r9
 8008b24:	f7ff fb46 	bl	80081b4 <memcpy>
 8008b28:	89a3      	ldrh	r3, [r4, #12]
 8008b2a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008b2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b32:	81a3      	strh	r3, [r4, #12]
 8008b34:	6126      	str	r6, [r4, #16]
 8008b36:	6165      	str	r5, [r4, #20]
 8008b38:	444e      	add	r6, r9
 8008b3a:	eba5 0509 	sub.w	r5, r5, r9
 8008b3e:	6026      	str	r6, [r4, #0]
 8008b40:	60a5      	str	r5, [r4, #8]
 8008b42:	463e      	mov	r6, r7
 8008b44:	42be      	cmp	r6, r7
 8008b46:	d900      	bls.n	8008b4a <__ssputs_r+0x86>
 8008b48:	463e      	mov	r6, r7
 8008b4a:	6820      	ldr	r0, [r4, #0]
 8008b4c:	4632      	mov	r2, r6
 8008b4e:	4641      	mov	r1, r8
 8008b50:	f000 f966 	bl	8008e20 <memmove>
 8008b54:	68a3      	ldr	r3, [r4, #8]
 8008b56:	1b9b      	subs	r3, r3, r6
 8008b58:	60a3      	str	r3, [r4, #8]
 8008b5a:	6823      	ldr	r3, [r4, #0]
 8008b5c:	4433      	add	r3, r6
 8008b5e:	6023      	str	r3, [r4, #0]
 8008b60:	2000      	movs	r0, #0
 8008b62:	e7db      	b.n	8008b1c <__ssputs_r+0x58>
 8008b64:	462a      	mov	r2, r5
 8008b66:	f000 f981 	bl	8008e6c <_realloc_r>
 8008b6a:	4606      	mov	r6, r0
 8008b6c:	2800      	cmp	r0, #0
 8008b6e:	d1e1      	bne.n	8008b34 <__ssputs_r+0x70>
 8008b70:	6921      	ldr	r1, [r4, #16]
 8008b72:	4650      	mov	r0, sl
 8008b74:	f7ff fec6 	bl	8008904 <_free_r>
 8008b78:	e7c7      	b.n	8008b0a <__ssputs_r+0x46>
	...

08008b7c <_svfiprintf_r>:
 8008b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b80:	4698      	mov	r8, r3
 8008b82:	898b      	ldrh	r3, [r1, #12]
 8008b84:	061b      	lsls	r3, r3, #24
 8008b86:	b09d      	sub	sp, #116	; 0x74
 8008b88:	4607      	mov	r7, r0
 8008b8a:	460d      	mov	r5, r1
 8008b8c:	4614      	mov	r4, r2
 8008b8e:	d50e      	bpl.n	8008bae <_svfiprintf_r+0x32>
 8008b90:	690b      	ldr	r3, [r1, #16]
 8008b92:	b963      	cbnz	r3, 8008bae <_svfiprintf_r+0x32>
 8008b94:	2140      	movs	r1, #64	; 0x40
 8008b96:	f7ff ff21 	bl	80089dc <_malloc_r>
 8008b9a:	6028      	str	r0, [r5, #0]
 8008b9c:	6128      	str	r0, [r5, #16]
 8008b9e:	b920      	cbnz	r0, 8008baa <_svfiprintf_r+0x2e>
 8008ba0:	230c      	movs	r3, #12
 8008ba2:	603b      	str	r3, [r7, #0]
 8008ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ba8:	e0d1      	b.n	8008d4e <_svfiprintf_r+0x1d2>
 8008baa:	2340      	movs	r3, #64	; 0x40
 8008bac:	616b      	str	r3, [r5, #20]
 8008bae:	2300      	movs	r3, #0
 8008bb0:	9309      	str	r3, [sp, #36]	; 0x24
 8008bb2:	2320      	movs	r3, #32
 8008bb4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008bb8:	f8cd 800c 	str.w	r8, [sp, #12]
 8008bbc:	2330      	movs	r3, #48	; 0x30
 8008bbe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008d68 <_svfiprintf_r+0x1ec>
 8008bc2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008bc6:	f04f 0901 	mov.w	r9, #1
 8008bca:	4623      	mov	r3, r4
 8008bcc:	469a      	mov	sl, r3
 8008bce:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bd2:	b10a      	cbz	r2, 8008bd8 <_svfiprintf_r+0x5c>
 8008bd4:	2a25      	cmp	r2, #37	; 0x25
 8008bd6:	d1f9      	bne.n	8008bcc <_svfiprintf_r+0x50>
 8008bd8:	ebba 0b04 	subs.w	fp, sl, r4
 8008bdc:	d00b      	beq.n	8008bf6 <_svfiprintf_r+0x7a>
 8008bde:	465b      	mov	r3, fp
 8008be0:	4622      	mov	r2, r4
 8008be2:	4629      	mov	r1, r5
 8008be4:	4638      	mov	r0, r7
 8008be6:	f7ff ff6d 	bl	8008ac4 <__ssputs_r>
 8008bea:	3001      	adds	r0, #1
 8008bec:	f000 80aa 	beq.w	8008d44 <_svfiprintf_r+0x1c8>
 8008bf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008bf2:	445a      	add	r2, fp
 8008bf4:	9209      	str	r2, [sp, #36]	; 0x24
 8008bf6:	f89a 3000 	ldrb.w	r3, [sl]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	f000 80a2 	beq.w	8008d44 <_svfiprintf_r+0x1c8>
 8008c00:	2300      	movs	r3, #0
 8008c02:	f04f 32ff 	mov.w	r2, #4294967295
 8008c06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c0a:	f10a 0a01 	add.w	sl, sl, #1
 8008c0e:	9304      	str	r3, [sp, #16]
 8008c10:	9307      	str	r3, [sp, #28]
 8008c12:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008c16:	931a      	str	r3, [sp, #104]	; 0x68
 8008c18:	4654      	mov	r4, sl
 8008c1a:	2205      	movs	r2, #5
 8008c1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c20:	4851      	ldr	r0, [pc, #324]	; (8008d68 <_svfiprintf_r+0x1ec>)
 8008c22:	f7f7 fadd 	bl	80001e0 <memchr>
 8008c26:	9a04      	ldr	r2, [sp, #16]
 8008c28:	b9d8      	cbnz	r0, 8008c62 <_svfiprintf_r+0xe6>
 8008c2a:	06d0      	lsls	r0, r2, #27
 8008c2c:	bf44      	itt	mi
 8008c2e:	2320      	movmi	r3, #32
 8008c30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008c34:	0711      	lsls	r1, r2, #28
 8008c36:	bf44      	itt	mi
 8008c38:	232b      	movmi	r3, #43	; 0x2b
 8008c3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008c3e:	f89a 3000 	ldrb.w	r3, [sl]
 8008c42:	2b2a      	cmp	r3, #42	; 0x2a
 8008c44:	d015      	beq.n	8008c72 <_svfiprintf_r+0xf6>
 8008c46:	9a07      	ldr	r2, [sp, #28]
 8008c48:	4654      	mov	r4, sl
 8008c4a:	2000      	movs	r0, #0
 8008c4c:	f04f 0c0a 	mov.w	ip, #10
 8008c50:	4621      	mov	r1, r4
 8008c52:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c56:	3b30      	subs	r3, #48	; 0x30
 8008c58:	2b09      	cmp	r3, #9
 8008c5a:	d94e      	bls.n	8008cfa <_svfiprintf_r+0x17e>
 8008c5c:	b1b0      	cbz	r0, 8008c8c <_svfiprintf_r+0x110>
 8008c5e:	9207      	str	r2, [sp, #28]
 8008c60:	e014      	b.n	8008c8c <_svfiprintf_r+0x110>
 8008c62:	eba0 0308 	sub.w	r3, r0, r8
 8008c66:	fa09 f303 	lsl.w	r3, r9, r3
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	9304      	str	r3, [sp, #16]
 8008c6e:	46a2      	mov	sl, r4
 8008c70:	e7d2      	b.n	8008c18 <_svfiprintf_r+0x9c>
 8008c72:	9b03      	ldr	r3, [sp, #12]
 8008c74:	1d19      	adds	r1, r3, #4
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	9103      	str	r1, [sp, #12]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	bfbb      	ittet	lt
 8008c7e:	425b      	neglt	r3, r3
 8008c80:	f042 0202 	orrlt.w	r2, r2, #2
 8008c84:	9307      	strge	r3, [sp, #28]
 8008c86:	9307      	strlt	r3, [sp, #28]
 8008c88:	bfb8      	it	lt
 8008c8a:	9204      	strlt	r2, [sp, #16]
 8008c8c:	7823      	ldrb	r3, [r4, #0]
 8008c8e:	2b2e      	cmp	r3, #46	; 0x2e
 8008c90:	d10c      	bne.n	8008cac <_svfiprintf_r+0x130>
 8008c92:	7863      	ldrb	r3, [r4, #1]
 8008c94:	2b2a      	cmp	r3, #42	; 0x2a
 8008c96:	d135      	bne.n	8008d04 <_svfiprintf_r+0x188>
 8008c98:	9b03      	ldr	r3, [sp, #12]
 8008c9a:	1d1a      	adds	r2, r3, #4
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	9203      	str	r2, [sp, #12]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	bfb8      	it	lt
 8008ca4:	f04f 33ff 	movlt.w	r3, #4294967295
 8008ca8:	3402      	adds	r4, #2
 8008caa:	9305      	str	r3, [sp, #20]
 8008cac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008d78 <_svfiprintf_r+0x1fc>
 8008cb0:	7821      	ldrb	r1, [r4, #0]
 8008cb2:	2203      	movs	r2, #3
 8008cb4:	4650      	mov	r0, sl
 8008cb6:	f7f7 fa93 	bl	80001e0 <memchr>
 8008cba:	b140      	cbz	r0, 8008cce <_svfiprintf_r+0x152>
 8008cbc:	2340      	movs	r3, #64	; 0x40
 8008cbe:	eba0 000a 	sub.w	r0, r0, sl
 8008cc2:	fa03 f000 	lsl.w	r0, r3, r0
 8008cc6:	9b04      	ldr	r3, [sp, #16]
 8008cc8:	4303      	orrs	r3, r0
 8008cca:	3401      	adds	r4, #1
 8008ccc:	9304      	str	r3, [sp, #16]
 8008cce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cd2:	4826      	ldr	r0, [pc, #152]	; (8008d6c <_svfiprintf_r+0x1f0>)
 8008cd4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008cd8:	2206      	movs	r2, #6
 8008cda:	f7f7 fa81 	bl	80001e0 <memchr>
 8008cde:	2800      	cmp	r0, #0
 8008ce0:	d038      	beq.n	8008d54 <_svfiprintf_r+0x1d8>
 8008ce2:	4b23      	ldr	r3, [pc, #140]	; (8008d70 <_svfiprintf_r+0x1f4>)
 8008ce4:	bb1b      	cbnz	r3, 8008d2e <_svfiprintf_r+0x1b2>
 8008ce6:	9b03      	ldr	r3, [sp, #12]
 8008ce8:	3307      	adds	r3, #7
 8008cea:	f023 0307 	bic.w	r3, r3, #7
 8008cee:	3308      	adds	r3, #8
 8008cf0:	9303      	str	r3, [sp, #12]
 8008cf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cf4:	4433      	add	r3, r6
 8008cf6:	9309      	str	r3, [sp, #36]	; 0x24
 8008cf8:	e767      	b.n	8008bca <_svfiprintf_r+0x4e>
 8008cfa:	fb0c 3202 	mla	r2, ip, r2, r3
 8008cfe:	460c      	mov	r4, r1
 8008d00:	2001      	movs	r0, #1
 8008d02:	e7a5      	b.n	8008c50 <_svfiprintf_r+0xd4>
 8008d04:	2300      	movs	r3, #0
 8008d06:	3401      	adds	r4, #1
 8008d08:	9305      	str	r3, [sp, #20]
 8008d0a:	4619      	mov	r1, r3
 8008d0c:	f04f 0c0a 	mov.w	ip, #10
 8008d10:	4620      	mov	r0, r4
 8008d12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d16:	3a30      	subs	r2, #48	; 0x30
 8008d18:	2a09      	cmp	r2, #9
 8008d1a:	d903      	bls.n	8008d24 <_svfiprintf_r+0x1a8>
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d0c5      	beq.n	8008cac <_svfiprintf_r+0x130>
 8008d20:	9105      	str	r1, [sp, #20]
 8008d22:	e7c3      	b.n	8008cac <_svfiprintf_r+0x130>
 8008d24:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d28:	4604      	mov	r4, r0
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	e7f0      	b.n	8008d10 <_svfiprintf_r+0x194>
 8008d2e:	ab03      	add	r3, sp, #12
 8008d30:	9300      	str	r3, [sp, #0]
 8008d32:	462a      	mov	r2, r5
 8008d34:	4b0f      	ldr	r3, [pc, #60]	; (8008d74 <_svfiprintf_r+0x1f8>)
 8008d36:	a904      	add	r1, sp, #16
 8008d38:	4638      	mov	r0, r7
 8008d3a:	f7fd ffcb 	bl	8006cd4 <_printf_float>
 8008d3e:	1c42      	adds	r2, r0, #1
 8008d40:	4606      	mov	r6, r0
 8008d42:	d1d6      	bne.n	8008cf2 <_svfiprintf_r+0x176>
 8008d44:	89ab      	ldrh	r3, [r5, #12]
 8008d46:	065b      	lsls	r3, r3, #25
 8008d48:	f53f af2c 	bmi.w	8008ba4 <_svfiprintf_r+0x28>
 8008d4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008d4e:	b01d      	add	sp, #116	; 0x74
 8008d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d54:	ab03      	add	r3, sp, #12
 8008d56:	9300      	str	r3, [sp, #0]
 8008d58:	462a      	mov	r2, r5
 8008d5a:	4b06      	ldr	r3, [pc, #24]	; (8008d74 <_svfiprintf_r+0x1f8>)
 8008d5c:	a904      	add	r1, sp, #16
 8008d5e:	4638      	mov	r0, r7
 8008d60:	f7fe fa5c 	bl	800721c <_printf_i>
 8008d64:	e7eb      	b.n	8008d3e <_svfiprintf_r+0x1c2>
 8008d66:	bf00      	nop
 8008d68:	08009f64 	.word	0x08009f64
 8008d6c:	08009f6e 	.word	0x08009f6e
 8008d70:	08006cd5 	.word	0x08006cd5
 8008d74:	08008ac5 	.word	0x08008ac5
 8008d78:	08009f6a 	.word	0x08009f6a

08008d7c <_sbrk_r>:
 8008d7c:	b538      	push	{r3, r4, r5, lr}
 8008d7e:	4d06      	ldr	r5, [pc, #24]	; (8008d98 <_sbrk_r+0x1c>)
 8008d80:	2300      	movs	r3, #0
 8008d82:	4604      	mov	r4, r0
 8008d84:	4608      	mov	r0, r1
 8008d86:	602b      	str	r3, [r5, #0]
 8008d88:	f7f9 fa5e 	bl	8002248 <_sbrk>
 8008d8c:	1c43      	adds	r3, r0, #1
 8008d8e:	d102      	bne.n	8008d96 <_sbrk_r+0x1a>
 8008d90:	682b      	ldr	r3, [r5, #0]
 8008d92:	b103      	cbz	r3, 8008d96 <_sbrk_r+0x1a>
 8008d94:	6023      	str	r3, [r4, #0]
 8008d96:	bd38      	pop	{r3, r4, r5, pc}
 8008d98:	20000354 	.word	0x20000354

08008d9c <__assert_func>:
 8008d9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d9e:	4614      	mov	r4, r2
 8008da0:	461a      	mov	r2, r3
 8008da2:	4b09      	ldr	r3, [pc, #36]	; (8008dc8 <__assert_func+0x2c>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	4605      	mov	r5, r0
 8008da8:	68d8      	ldr	r0, [r3, #12]
 8008daa:	b14c      	cbz	r4, 8008dc0 <__assert_func+0x24>
 8008dac:	4b07      	ldr	r3, [pc, #28]	; (8008dcc <__assert_func+0x30>)
 8008dae:	9100      	str	r1, [sp, #0]
 8008db0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008db4:	4906      	ldr	r1, [pc, #24]	; (8008dd0 <__assert_func+0x34>)
 8008db6:	462b      	mov	r3, r5
 8008db8:	f000 f80e 	bl	8008dd8 <fiprintf>
 8008dbc:	f000 faac 	bl	8009318 <abort>
 8008dc0:	4b04      	ldr	r3, [pc, #16]	; (8008dd4 <__assert_func+0x38>)
 8008dc2:	461c      	mov	r4, r3
 8008dc4:	e7f3      	b.n	8008dae <__assert_func+0x12>
 8008dc6:	bf00      	nop
 8008dc8:	20000010 	.word	0x20000010
 8008dcc:	08009f75 	.word	0x08009f75
 8008dd0:	08009f82 	.word	0x08009f82
 8008dd4:	08009fb0 	.word	0x08009fb0

08008dd8 <fiprintf>:
 8008dd8:	b40e      	push	{r1, r2, r3}
 8008dda:	b503      	push	{r0, r1, lr}
 8008ddc:	4601      	mov	r1, r0
 8008dde:	ab03      	add	r3, sp, #12
 8008de0:	4805      	ldr	r0, [pc, #20]	; (8008df8 <fiprintf+0x20>)
 8008de2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008de6:	6800      	ldr	r0, [r0, #0]
 8008de8:	9301      	str	r3, [sp, #4]
 8008dea:	f000 f897 	bl	8008f1c <_vfiprintf_r>
 8008dee:	b002      	add	sp, #8
 8008df0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008df4:	b003      	add	sp, #12
 8008df6:	4770      	bx	lr
 8008df8:	20000010 	.word	0x20000010

08008dfc <__ascii_mbtowc>:
 8008dfc:	b082      	sub	sp, #8
 8008dfe:	b901      	cbnz	r1, 8008e02 <__ascii_mbtowc+0x6>
 8008e00:	a901      	add	r1, sp, #4
 8008e02:	b142      	cbz	r2, 8008e16 <__ascii_mbtowc+0x1a>
 8008e04:	b14b      	cbz	r3, 8008e1a <__ascii_mbtowc+0x1e>
 8008e06:	7813      	ldrb	r3, [r2, #0]
 8008e08:	600b      	str	r3, [r1, #0]
 8008e0a:	7812      	ldrb	r2, [r2, #0]
 8008e0c:	1e10      	subs	r0, r2, #0
 8008e0e:	bf18      	it	ne
 8008e10:	2001      	movne	r0, #1
 8008e12:	b002      	add	sp, #8
 8008e14:	4770      	bx	lr
 8008e16:	4610      	mov	r0, r2
 8008e18:	e7fb      	b.n	8008e12 <__ascii_mbtowc+0x16>
 8008e1a:	f06f 0001 	mvn.w	r0, #1
 8008e1e:	e7f8      	b.n	8008e12 <__ascii_mbtowc+0x16>

08008e20 <memmove>:
 8008e20:	4288      	cmp	r0, r1
 8008e22:	b510      	push	{r4, lr}
 8008e24:	eb01 0402 	add.w	r4, r1, r2
 8008e28:	d902      	bls.n	8008e30 <memmove+0x10>
 8008e2a:	4284      	cmp	r4, r0
 8008e2c:	4623      	mov	r3, r4
 8008e2e:	d807      	bhi.n	8008e40 <memmove+0x20>
 8008e30:	1e43      	subs	r3, r0, #1
 8008e32:	42a1      	cmp	r1, r4
 8008e34:	d008      	beq.n	8008e48 <memmove+0x28>
 8008e36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e3e:	e7f8      	b.n	8008e32 <memmove+0x12>
 8008e40:	4402      	add	r2, r0
 8008e42:	4601      	mov	r1, r0
 8008e44:	428a      	cmp	r2, r1
 8008e46:	d100      	bne.n	8008e4a <memmove+0x2a>
 8008e48:	bd10      	pop	{r4, pc}
 8008e4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e52:	e7f7      	b.n	8008e44 <memmove+0x24>

08008e54 <__malloc_lock>:
 8008e54:	4801      	ldr	r0, [pc, #4]	; (8008e5c <__malloc_lock+0x8>)
 8008e56:	f000 bc1f 	b.w	8009698 <__retarget_lock_acquire_recursive>
 8008e5a:	bf00      	nop
 8008e5c:	20000358 	.word	0x20000358

08008e60 <__malloc_unlock>:
 8008e60:	4801      	ldr	r0, [pc, #4]	; (8008e68 <__malloc_unlock+0x8>)
 8008e62:	f000 bc1a 	b.w	800969a <__retarget_lock_release_recursive>
 8008e66:	bf00      	nop
 8008e68:	20000358 	.word	0x20000358

08008e6c <_realloc_r>:
 8008e6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e70:	4680      	mov	r8, r0
 8008e72:	4614      	mov	r4, r2
 8008e74:	460e      	mov	r6, r1
 8008e76:	b921      	cbnz	r1, 8008e82 <_realloc_r+0x16>
 8008e78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e7c:	4611      	mov	r1, r2
 8008e7e:	f7ff bdad 	b.w	80089dc <_malloc_r>
 8008e82:	b92a      	cbnz	r2, 8008e90 <_realloc_r+0x24>
 8008e84:	f7ff fd3e 	bl	8008904 <_free_r>
 8008e88:	4625      	mov	r5, r4
 8008e8a:	4628      	mov	r0, r5
 8008e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e90:	f000 fc6a 	bl	8009768 <_malloc_usable_size_r>
 8008e94:	4284      	cmp	r4, r0
 8008e96:	4607      	mov	r7, r0
 8008e98:	d802      	bhi.n	8008ea0 <_realloc_r+0x34>
 8008e9a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008e9e:	d812      	bhi.n	8008ec6 <_realloc_r+0x5a>
 8008ea0:	4621      	mov	r1, r4
 8008ea2:	4640      	mov	r0, r8
 8008ea4:	f7ff fd9a 	bl	80089dc <_malloc_r>
 8008ea8:	4605      	mov	r5, r0
 8008eaa:	2800      	cmp	r0, #0
 8008eac:	d0ed      	beq.n	8008e8a <_realloc_r+0x1e>
 8008eae:	42bc      	cmp	r4, r7
 8008eb0:	4622      	mov	r2, r4
 8008eb2:	4631      	mov	r1, r6
 8008eb4:	bf28      	it	cs
 8008eb6:	463a      	movcs	r2, r7
 8008eb8:	f7ff f97c 	bl	80081b4 <memcpy>
 8008ebc:	4631      	mov	r1, r6
 8008ebe:	4640      	mov	r0, r8
 8008ec0:	f7ff fd20 	bl	8008904 <_free_r>
 8008ec4:	e7e1      	b.n	8008e8a <_realloc_r+0x1e>
 8008ec6:	4635      	mov	r5, r6
 8008ec8:	e7df      	b.n	8008e8a <_realloc_r+0x1e>

08008eca <__sfputc_r>:
 8008eca:	6893      	ldr	r3, [r2, #8]
 8008ecc:	3b01      	subs	r3, #1
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	b410      	push	{r4}
 8008ed2:	6093      	str	r3, [r2, #8]
 8008ed4:	da08      	bge.n	8008ee8 <__sfputc_r+0x1e>
 8008ed6:	6994      	ldr	r4, [r2, #24]
 8008ed8:	42a3      	cmp	r3, r4
 8008eda:	db01      	blt.n	8008ee0 <__sfputc_r+0x16>
 8008edc:	290a      	cmp	r1, #10
 8008ede:	d103      	bne.n	8008ee8 <__sfputc_r+0x1e>
 8008ee0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ee4:	f000 b94a 	b.w	800917c <__swbuf_r>
 8008ee8:	6813      	ldr	r3, [r2, #0]
 8008eea:	1c58      	adds	r0, r3, #1
 8008eec:	6010      	str	r0, [r2, #0]
 8008eee:	7019      	strb	r1, [r3, #0]
 8008ef0:	4608      	mov	r0, r1
 8008ef2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ef6:	4770      	bx	lr

08008ef8 <__sfputs_r>:
 8008ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008efa:	4606      	mov	r6, r0
 8008efc:	460f      	mov	r7, r1
 8008efe:	4614      	mov	r4, r2
 8008f00:	18d5      	adds	r5, r2, r3
 8008f02:	42ac      	cmp	r4, r5
 8008f04:	d101      	bne.n	8008f0a <__sfputs_r+0x12>
 8008f06:	2000      	movs	r0, #0
 8008f08:	e007      	b.n	8008f1a <__sfputs_r+0x22>
 8008f0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f0e:	463a      	mov	r2, r7
 8008f10:	4630      	mov	r0, r6
 8008f12:	f7ff ffda 	bl	8008eca <__sfputc_r>
 8008f16:	1c43      	adds	r3, r0, #1
 8008f18:	d1f3      	bne.n	8008f02 <__sfputs_r+0xa>
 8008f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008f1c <_vfiprintf_r>:
 8008f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f20:	460d      	mov	r5, r1
 8008f22:	b09d      	sub	sp, #116	; 0x74
 8008f24:	4614      	mov	r4, r2
 8008f26:	4698      	mov	r8, r3
 8008f28:	4606      	mov	r6, r0
 8008f2a:	b118      	cbz	r0, 8008f34 <_vfiprintf_r+0x18>
 8008f2c:	6983      	ldr	r3, [r0, #24]
 8008f2e:	b90b      	cbnz	r3, 8008f34 <_vfiprintf_r+0x18>
 8008f30:	f000 fb14 	bl	800955c <__sinit>
 8008f34:	4b89      	ldr	r3, [pc, #548]	; (800915c <_vfiprintf_r+0x240>)
 8008f36:	429d      	cmp	r5, r3
 8008f38:	d11b      	bne.n	8008f72 <_vfiprintf_r+0x56>
 8008f3a:	6875      	ldr	r5, [r6, #4]
 8008f3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f3e:	07d9      	lsls	r1, r3, #31
 8008f40:	d405      	bmi.n	8008f4e <_vfiprintf_r+0x32>
 8008f42:	89ab      	ldrh	r3, [r5, #12]
 8008f44:	059a      	lsls	r2, r3, #22
 8008f46:	d402      	bmi.n	8008f4e <_vfiprintf_r+0x32>
 8008f48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f4a:	f000 fba5 	bl	8009698 <__retarget_lock_acquire_recursive>
 8008f4e:	89ab      	ldrh	r3, [r5, #12]
 8008f50:	071b      	lsls	r3, r3, #28
 8008f52:	d501      	bpl.n	8008f58 <_vfiprintf_r+0x3c>
 8008f54:	692b      	ldr	r3, [r5, #16]
 8008f56:	b9eb      	cbnz	r3, 8008f94 <_vfiprintf_r+0x78>
 8008f58:	4629      	mov	r1, r5
 8008f5a:	4630      	mov	r0, r6
 8008f5c:	f000 f96e 	bl	800923c <__swsetup_r>
 8008f60:	b1c0      	cbz	r0, 8008f94 <_vfiprintf_r+0x78>
 8008f62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f64:	07dc      	lsls	r4, r3, #31
 8008f66:	d50e      	bpl.n	8008f86 <_vfiprintf_r+0x6a>
 8008f68:	f04f 30ff 	mov.w	r0, #4294967295
 8008f6c:	b01d      	add	sp, #116	; 0x74
 8008f6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f72:	4b7b      	ldr	r3, [pc, #492]	; (8009160 <_vfiprintf_r+0x244>)
 8008f74:	429d      	cmp	r5, r3
 8008f76:	d101      	bne.n	8008f7c <_vfiprintf_r+0x60>
 8008f78:	68b5      	ldr	r5, [r6, #8]
 8008f7a:	e7df      	b.n	8008f3c <_vfiprintf_r+0x20>
 8008f7c:	4b79      	ldr	r3, [pc, #484]	; (8009164 <_vfiprintf_r+0x248>)
 8008f7e:	429d      	cmp	r5, r3
 8008f80:	bf08      	it	eq
 8008f82:	68f5      	ldreq	r5, [r6, #12]
 8008f84:	e7da      	b.n	8008f3c <_vfiprintf_r+0x20>
 8008f86:	89ab      	ldrh	r3, [r5, #12]
 8008f88:	0598      	lsls	r0, r3, #22
 8008f8a:	d4ed      	bmi.n	8008f68 <_vfiprintf_r+0x4c>
 8008f8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f8e:	f000 fb84 	bl	800969a <__retarget_lock_release_recursive>
 8008f92:	e7e9      	b.n	8008f68 <_vfiprintf_r+0x4c>
 8008f94:	2300      	movs	r3, #0
 8008f96:	9309      	str	r3, [sp, #36]	; 0x24
 8008f98:	2320      	movs	r3, #32
 8008f9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fa2:	2330      	movs	r3, #48	; 0x30
 8008fa4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009168 <_vfiprintf_r+0x24c>
 8008fa8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008fac:	f04f 0901 	mov.w	r9, #1
 8008fb0:	4623      	mov	r3, r4
 8008fb2:	469a      	mov	sl, r3
 8008fb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fb8:	b10a      	cbz	r2, 8008fbe <_vfiprintf_r+0xa2>
 8008fba:	2a25      	cmp	r2, #37	; 0x25
 8008fbc:	d1f9      	bne.n	8008fb2 <_vfiprintf_r+0x96>
 8008fbe:	ebba 0b04 	subs.w	fp, sl, r4
 8008fc2:	d00b      	beq.n	8008fdc <_vfiprintf_r+0xc0>
 8008fc4:	465b      	mov	r3, fp
 8008fc6:	4622      	mov	r2, r4
 8008fc8:	4629      	mov	r1, r5
 8008fca:	4630      	mov	r0, r6
 8008fcc:	f7ff ff94 	bl	8008ef8 <__sfputs_r>
 8008fd0:	3001      	adds	r0, #1
 8008fd2:	f000 80aa 	beq.w	800912a <_vfiprintf_r+0x20e>
 8008fd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fd8:	445a      	add	r2, fp
 8008fda:	9209      	str	r2, [sp, #36]	; 0x24
 8008fdc:	f89a 3000 	ldrb.w	r3, [sl]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	f000 80a2 	beq.w	800912a <_vfiprintf_r+0x20e>
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8008fec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ff0:	f10a 0a01 	add.w	sl, sl, #1
 8008ff4:	9304      	str	r3, [sp, #16]
 8008ff6:	9307      	str	r3, [sp, #28]
 8008ff8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ffc:	931a      	str	r3, [sp, #104]	; 0x68
 8008ffe:	4654      	mov	r4, sl
 8009000:	2205      	movs	r2, #5
 8009002:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009006:	4858      	ldr	r0, [pc, #352]	; (8009168 <_vfiprintf_r+0x24c>)
 8009008:	f7f7 f8ea 	bl	80001e0 <memchr>
 800900c:	9a04      	ldr	r2, [sp, #16]
 800900e:	b9d8      	cbnz	r0, 8009048 <_vfiprintf_r+0x12c>
 8009010:	06d1      	lsls	r1, r2, #27
 8009012:	bf44      	itt	mi
 8009014:	2320      	movmi	r3, #32
 8009016:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800901a:	0713      	lsls	r3, r2, #28
 800901c:	bf44      	itt	mi
 800901e:	232b      	movmi	r3, #43	; 0x2b
 8009020:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009024:	f89a 3000 	ldrb.w	r3, [sl]
 8009028:	2b2a      	cmp	r3, #42	; 0x2a
 800902a:	d015      	beq.n	8009058 <_vfiprintf_r+0x13c>
 800902c:	9a07      	ldr	r2, [sp, #28]
 800902e:	4654      	mov	r4, sl
 8009030:	2000      	movs	r0, #0
 8009032:	f04f 0c0a 	mov.w	ip, #10
 8009036:	4621      	mov	r1, r4
 8009038:	f811 3b01 	ldrb.w	r3, [r1], #1
 800903c:	3b30      	subs	r3, #48	; 0x30
 800903e:	2b09      	cmp	r3, #9
 8009040:	d94e      	bls.n	80090e0 <_vfiprintf_r+0x1c4>
 8009042:	b1b0      	cbz	r0, 8009072 <_vfiprintf_r+0x156>
 8009044:	9207      	str	r2, [sp, #28]
 8009046:	e014      	b.n	8009072 <_vfiprintf_r+0x156>
 8009048:	eba0 0308 	sub.w	r3, r0, r8
 800904c:	fa09 f303 	lsl.w	r3, r9, r3
 8009050:	4313      	orrs	r3, r2
 8009052:	9304      	str	r3, [sp, #16]
 8009054:	46a2      	mov	sl, r4
 8009056:	e7d2      	b.n	8008ffe <_vfiprintf_r+0xe2>
 8009058:	9b03      	ldr	r3, [sp, #12]
 800905a:	1d19      	adds	r1, r3, #4
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	9103      	str	r1, [sp, #12]
 8009060:	2b00      	cmp	r3, #0
 8009062:	bfbb      	ittet	lt
 8009064:	425b      	neglt	r3, r3
 8009066:	f042 0202 	orrlt.w	r2, r2, #2
 800906a:	9307      	strge	r3, [sp, #28]
 800906c:	9307      	strlt	r3, [sp, #28]
 800906e:	bfb8      	it	lt
 8009070:	9204      	strlt	r2, [sp, #16]
 8009072:	7823      	ldrb	r3, [r4, #0]
 8009074:	2b2e      	cmp	r3, #46	; 0x2e
 8009076:	d10c      	bne.n	8009092 <_vfiprintf_r+0x176>
 8009078:	7863      	ldrb	r3, [r4, #1]
 800907a:	2b2a      	cmp	r3, #42	; 0x2a
 800907c:	d135      	bne.n	80090ea <_vfiprintf_r+0x1ce>
 800907e:	9b03      	ldr	r3, [sp, #12]
 8009080:	1d1a      	adds	r2, r3, #4
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	9203      	str	r2, [sp, #12]
 8009086:	2b00      	cmp	r3, #0
 8009088:	bfb8      	it	lt
 800908a:	f04f 33ff 	movlt.w	r3, #4294967295
 800908e:	3402      	adds	r4, #2
 8009090:	9305      	str	r3, [sp, #20]
 8009092:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009178 <_vfiprintf_r+0x25c>
 8009096:	7821      	ldrb	r1, [r4, #0]
 8009098:	2203      	movs	r2, #3
 800909a:	4650      	mov	r0, sl
 800909c:	f7f7 f8a0 	bl	80001e0 <memchr>
 80090a0:	b140      	cbz	r0, 80090b4 <_vfiprintf_r+0x198>
 80090a2:	2340      	movs	r3, #64	; 0x40
 80090a4:	eba0 000a 	sub.w	r0, r0, sl
 80090a8:	fa03 f000 	lsl.w	r0, r3, r0
 80090ac:	9b04      	ldr	r3, [sp, #16]
 80090ae:	4303      	orrs	r3, r0
 80090b0:	3401      	adds	r4, #1
 80090b2:	9304      	str	r3, [sp, #16]
 80090b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090b8:	482c      	ldr	r0, [pc, #176]	; (800916c <_vfiprintf_r+0x250>)
 80090ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80090be:	2206      	movs	r2, #6
 80090c0:	f7f7 f88e 	bl	80001e0 <memchr>
 80090c4:	2800      	cmp	r0, #0
 80090c6:	d03f      	beq.n	8009148 <_vfiprintf_r+0x22c>
 80090c8:	4b29      	ldr	r3, [pc, #164]	; (8009170 <_vfiprintf_r+0x254>)
 80090ca:	bb1b      	cbnz	r3, 8009114 <_vfiprintf_r+0x1f8>
 80090cc:	9b03      	ldr	r3, [sp, #12]
 80090ce:	3307      	adds	r3, #7
 80090d0:	f023 0307 	bic.w	r3, r3, #7
 80090d4:	3308      	adds	r3, #8
 80090d6:	9303      	str	r3, [sp, #12]
 80090d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090da:	443b      	add	r3, r7
 80090dc:	9309      	str	r3, [sp, #36]	; 0x24
 80090de:	e767      	b.n	8008fb0 <_vfiprintf_r+0x94>
 80090e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80090e4:	460c      	mov	r4, r1
 80090e6:	2001      	movs	r0, #1
 80090e8:	e7a5      	b.n	8009036 <_vfiprintf_r+0x11a>
 80090ea:	2300      	movs	r3, #0
 80090ec:	3401      	adds	r4, #1
 80090ee:	9305      	str	r3, [sp, #20]
 80090f0:	4619      	mov	r1, r3
 80090f2:	f04f 0c0a 	mov.w	ip, #10
 80090f6:	4620      	mov	r0, r4
 80090f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090fc:	3a30      	subs	r2, #48	; 0x30
 80090fe:	2a09      	cmp	r2, #9
 8009100:	d903      	bls.n	800910a <_vfiprintf_r+0x1ee>
 8009102:	2b00      	cmp	r3, #0
 8009104:	d0c5      	beq.n	8009092 <_vfiprintf_r+0x176>
 8009106:	9105      	str	r1, [sp, #20]
 8009108:	e7c3      	b.n	8009092 <_vfiprintf_r+0x176>
 800910a:	fb0c 2101 	mla	r1, ip, r1, r2
 800910e:	4604      	mov	r4, r0
 8009110:	2301      	movs	r3, #1
 8009112:	e7f0      	b.n	80090f6 <_vfiprintf_r+0x1da>
 8009114:	ab03      	add	r3, sp, #12
 8009116:	9300      	str	r3, [sp, #0]
 8009118:	462a      	mov	r2, r5
 800911a:	4b16      	ldr	r3, [pc, #88]	; (8009174 <_vfiprintf_r+0x258>)
 800911c:	a904      	add	r1, sp, #16
 800911e:	4630      	mov	r0, r6
 8009120:	f7fd fdd8 	bl	8006cd4 <_printf_float>
 8009124:	4607      	mov	r7, r0
 8009126:	1c78      	adds	r0, r7, #1
 8009128:	d1d6      	bne.n	80090d8 <_vfiprintf_r+0x1bc>
 800912a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800912c:	07d9      	lsls	r1, r3, #31
 800912e:	d405      	bmi.n	800913c <_vfiprintf_r+0x220>
 8009130:	89ab      	ldrh	r3, [r5, #12]
 8009132:	059a      	lsls	r2, r3, #22
 8009134:	d402      	bmi.n	800913c <_vfiprintf_r+0x220>
 8009136:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009138:	f000 faaf 	bl	800969a <__retarget_lock_release_recursive>
 800913c:	89ab      	ldrh	r3, [r5, #12]
 800913e:	065b      	lsls	r3, r3, #25
 8009140:	f53f af12 	bmi.w	8008f68 <_vfiprintf_r+0x4c>
 8009144:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009146:	e711      	b.n	8008f6c <_vfiprintf_r+0x50>
 8009148:	ab03      	add	r3, sp, #12
 800914a:	9300      	str	r3, [sp, #0]
 800914c:	462a      	mov	r2, r5
 800914e:	4b09      	ldr	r3, [pc, #36]	; (8009174 <_vfiprintf_r+0x258>)
 8009150:	a904      	add	r1, sp, #16
 8009152:	4630      	mov	r0, r6
 8009154:	f7fe f862 	bl	800721c <_printf_i>
 8009158:	e7e4      	b.n	8009124 <_vfiprintf_r+0x208>
 800915a:	bf00      	nop
 800915c:	0800a0dc 	.word	0x0800a0dc
 8009160:	0800a0fc 	.word	0x0800a0fc
 8009164:	0800a0bc 	.word	0x0800a0bc
 8009168:	08009f64 	.word	0x08009f64
 800916c:	08009f6e 	.word	0x08009f6e
 8009170:	08006cd5 	.word	0x08006cd5
 8009174:	08008ef9 	.word	0x08008ef9
 8009178:	08009f6a 	.word	0x08009f6a

0800917c <__swbuf_r>:
 800917c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800917e:	460e      	mov	r6, r1
 8009180:	4614      	mov	r4, r2
 8009182:	4605      	mov	r5, r0
 8009184:	b118      	cbz	r0, 800918e <__swbuf_r+0x12>
 8009186:	6983      	ldr	r3, [r0, #24]
 8009188:	b90b      	cbnz	r3, 800918e <__swbuf_r+0x12>
 800918a:	f000 f9e7 	bl	800955c <__sinit>
 800918e:	4b21      	ldr	r3, [pc, #132]	; (8009214 <__swbuf_r+0x98>)
 8009190:	429c      	cmp	r4, r3
 8009192:	d12b      	bne.n	80091ec <__swbuf_r+0x70>
 8009194:	686c      	ldr	r4, [r5, #4]
 8009196:	69a3      	ldr	r3, [r4, #24]
 8009198:	60a3      	str	r3, [r4, #8]
 800919a:	89a3      	ldrh	r3, [r4, #12]
 800919c:	071a      	lsls	r2, r3, #28
 800919e:	d52f      	bpl.n	8009200 <__swbuf_r+0x84>
 80091a0:	6923      	ldr	r3, [r4, #16]
 80091a2:	b36b      	cbz	r3, 8009200 <__swbuf_r+0x84>
 80091a4:	6923      	ldr	r3, [r4, #16]
 80091a6:	6820      	ldr	r0, [r4, #0]
 80091a8:	1ac0      	subs	r0, r0, r3
 80091aa:	6963      	ldr	r3, [r4, #20]
 80091ac:	b2f6      	uxtb	r6, r6
 80091ae:	4283      	cmp	r3, r0
 80091b0:	4637      	mov	r7, r6
 80091b2:	dc04      	bgt.n	80091be <__swbuf_r+0x42>
 80091b4:	4621      	mov	r1, r4
 80091b6:	4628      	mov	r0, r5
 80091b8:	f000 f93c 	bl	8009434 <_fflush_r>
 80091bc:	bb30      	cbnz	r0, 800920c <__swbuf_r+0x90>
 80091be:	68a3      	ldr	r3, [r4, #8]
 80091c0:	3b01      	subs	r3, #1
 80091c2:	60a3      	str	r3, [r4, #8]
 80091c4:	6823      	ldr	r3, [r4, #0]
 80091c6:	1c5a      	adds	r2, r3, #1
 80091c8:	6022      	str	r2, [r4, #0]
 80091ca:	701e      	strb	r6, [r3, #0]
 80091cc:	6963      	ldr	r3, [r4, #20]
 80091ce:	3001      	adds	r0, #1
 80091d0:	4283      	cmp	r3, r0
 80091d2:	d004      	beq.n	80091de <__swbuf_r+0x62>
 80091d4:	89a3      	ldrh	r3, [r4, #12]
 80091d6:	07db      	lsls	r3, r3, #31
 80091d8:	d506      	bpl.n	80091e8 <__swbuf_r+0x6c>
 80091da:	2e0a      	cmp	r6, #10
 80091dc:	d104      	bne.n	80091e8 <__swbuf_r+0x6c>
 80091de:	4621      	mov	r1, r4
 80091e0:	4628      	mov	r0, r5
 80091e2:	f000 f927 	bl	8009434 <_fflush_r>
 80091e6:	b988      	cbnz	r0, 800920c <__swbuf_r+0x90>
 80091e8:	4638      	mov	r0, r7
 80091ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091ec:	4b0a      	ldr	r3, [pc, #40]	; (8009218 <__swbuf_r+0x9c>)
 80091ee:	429c      	cmp	r4, r3
 80091f0:	d101      	bne.n	80091f6 <__swbuf_r+0x7a>
 80091f2:	68ac      	ldr	r4, [r5, #8]
 80091f4:	e7cf      	b.n	8009196 <__swbuf_r+0x1a>
 80091f6:	4b09      	ldr	r3, [pc, #36]	; (800921c <__swbuf_r+0xa0>)
 80091f8:	429c      	cmp	r4, r3
 80091fa:	bf08      	it	eq
 80091fc:	68ec      	ldreq	r4, [r5, #12]
 80091fe:	e7ca      	b.n	8009196 <__swbuf_r+0x1a>
 8009200:	4621      	mov	r1, r4
 8009202:	4628      	mov	r0, r5
 8009204:	f000 f81a 	bl	800923c <__swsetup_r>
 8009208:	2800      	cmp	r0, #0
 800920a:	d0cb      	beq.n	80091a4 <__swbuf_r+0x28>
 800920c:	f04f 37ff 	mov.w	r7, #4294967295
 8009210:	e7ea      	b.n	80091e8 <__swbuf_r+0x6c>
 8009212:	bf00      	nop
 8009214:	0800a0dc 	.word	0x0800a0dc
 8009218:	0800a0fc 	.word	0x0800a0fc
 800921c:	0800a0bc 	.word	0x0800a0bc

08009220 <__ascii_wctomb>:
 8009220:	b149      	cbz	r1, 8009236 <__ascii_wctomb+0x16>
 8009222:	2aff      	cmp	r2, #255	; 0xff
 8009224:	bf85      	ittet	hi
 8009226:	238a      	movhi	r3, #138	; 0x8a
 8009228:	6003      	strhi	r3, [r0, #0]
 800922a:	700a      	strbls	r2, [r1, #0]
 800922c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009230:	bf98      	it	ls
 8009232:	2001      	movls	r0, #1
 8009234:	4770      	bx	lr
 8009236:	4608      	mov	r0, r1
 8009238:	4770      	bx	lr
	...

0800923c <__swsetup_r>:
 800923c:	4b32      	ldr	r3, [pc, #200]	; (8009308 <__swsetup_r+0xcc>)
 800923e:	b570      	push	{r4, r5, r6, lr}
 8009240:	681d      	ldr	r5, [r3, #0]
 8009242:	4606      	mov	r6, r0
 8009244:	460c      	mov	r4, r1
 8009246:	b125      	cbz	r5, 8009252 <__swsetup_r+0x16>
 8009248:	69ab      	ldr	r3, [r5, #24]
 800924a:	b913      	cbnz	r3, 8009252 <__swsetup_r+0x16>
 800924c:	4628      	mov	r0, r5
 800924e:	f000 f985 	bl	800955c <__sinit>
 8009252:	4b2e      	ldr	r3, [pc, #184]	; (800930c <__swsetup_r+0xd0>)
 8009254:	429c      	cmp	r4, r3
 8009256:	d10f      	bne.n	8009278 <__swsetup_r+0x3c>
 8009258:	686c      	ldr	r4, [r5, #4]
 800925a:	89a3      	ldrh	r3, [r4, #12]
 800925c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009260:	0719      	lsls	r1, r3, #28
 8009262:	d42c      	bmi.n	80092be <__swsetup_r+0x82>
 8009264:	06dd      	lsls	r5, r3, #27
 8009266:	d411      	bmi.n	800928c <__swsetup_r+0x50>
 8009268:	2309      	movs	r3, #9
 800926a:	6033      	str	r3, [r6, #0]
 800926c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009270:	81a3      	strh	r3, [r4, #12]
 8009272:	f04f 30ff 	mov.w	r0, #4294967295
 8009276:	e03e      	b.n	80092f6 <__swsetup_r+0xba>
 8009278:	4b25      	ldr	r3, [pc, #148]	; (8009310 <__swsetup_r+0xd4>)
 800927a:	429c      	cmp	r4, r3
 800927c:	d101      	bne.n	8009282 <__swsetup_r+0x46>
 800927e:	68ac      	ldr	r4, [r5, #8]
 8009280:	e7eb      	b.n	800925a <__swsetup_r+0x1e>
 8009282:	4b24      	ldr	r3, [pc, #144]	; (8009314 <__swsetup_r+0xd8>)
 8009284:	429c      	cmp	r4, r3
 8009286:	bf08      	it	eq
 8009288:	68ec      	ldreq	r4, [r5, #12]
 800928a:	e7e6      	b.n	800925a <__swsetup_r+0x1e>
 800928c:	0758      	lsls	r0, r3, #29
 800928e:	d512      	bpl.n	80092b6 <__swsetup_r+0x7a>
 8009290:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009292:	b141      	cbz	r1, 80092a6 <__swsetup_r+0x6a>
 8009294:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009298:	4299      	cmp	r1, r3
 800929a:	d002      	beq.n	80092a2 <__swsetup_r+0x66>
 800929c:	4630      	mov	r0, r6
 800929e:	f7ff fb31 	bl	8008904 <_free_r>
 80092a2:	2300      	movs	r3, #0
 80092a4:	6363      	str	r3, [r4, #52]	; 0x34
 80092a6:	89a3      	ldrh	r3, [r4, #12]
 80092a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80092ac:	81a3      	strh	r3, [r4, #12]
 80092ae:	2300      	movs	r3, #0
 80092b0:	6063      	str	r3, [r4, #4]
 80092b2:	6923      	ldr	r3, [r4, #16]
 80092b4:	6023      	str	r3, [r4, #0]
 80092b6:	89a3      	ldrh	r3, [r4, #12]
 80092b8:	f043 0308 	orr.w	r3, r3, #8
 80092bc:	81a3      	strh	r3, [r4, #12]
 80092be:	6923      	ldr	r3, [r4, #16]
 80092c0:	b94b      	cbnz	r3, 80092d6 <__swsetup_r+0x9a>
 80092c2:	89a3      	ldrh	r3, [r4, #12]
 80092c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80092c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80092cc:	d003      	beq.n	80092d6 <__swsetup_r+0x9a>
 80092ce:	4621      	mov	r1, r4
 80092d0:	4630      	mov	r0, r6
 80092d2:	f000 fa09 	bl	80096e8 <__smakebuf_r>
 80092d6:	89a0      	ldrh	r0, [r4, #12]
 80092d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80092dc:	f010 0301 	ands.w	r3, r0, #1
 80092e0:	d00a      	beq.n	80092f8 <__swsetup_r+0xbc>
 80092e2:	2300      	movs	r3, #0
 80092e4:	60a3      	str	r3, [r4, #8]
 80092e6:	6963      	ldr	r3, [r4, #20]
 80092e8:	425b      	negs	r3, r3
 80092ea:	61a3      	str	r3, [r4, #24]
 80092ec:	6923      	ldr	r3, [r4, #16]
 80092ee:	b943      	cbnz	r3, 8009302 <__swsetup_r+0xc6>
 80092f0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80092f4:	d1ba      	bne.n	800926c <__swsetup_r+0x30>
 80092f6:	bd70      	pop	{r4, r5, r6, pc}
 80092f8:	0781      	lsls	r1, r0, #30
 80092fa:	bf58      	it	pl
 80092fc:	6963      	ldrpl	r3, [r4, #20]
 80092fe:	60a3      	str	r3, [r4, #8]
 8009300:	e7f4      	b.n	80092ec <__swsetup_r+0xb0>
 8009302:	2000      	movs	r0, #0
 8009304:	e7f7      	b.n	80092f6 <__swsetup_r+0xba>
 8009306:	bf00      	nop
 8009308:	20000010 	.word	0x20000010
 800930c:	0800a0dc 	.word	0x0800a0dc
 8009310:	0800a0fc 	.word	0x0800a0fc
 8009314:	0800a0bc 	.word	0x0800a0bc

08009318 <abort>:
 8009318:	b508      	push	{r3, lr}
 800931a:	2006      	movs	r0, #6
 800931c:	f000 fa54 	bl	80097c8 <raise>
 8009320:	2001      	movs	r0, #1
 8009322:	f7f8 ff19 	bl	8002158 <_exit>
	...

08009328 <__sflush_r>:
 8009328:	898a      	ldrh	r2, [r1, #12]
 800932a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800932e:	4605      	mov	r5, r0
 8009330:	0710      	lsls	r0, r2, #28
 8009332:	460c      	mov	r4, r1
 8009334:	d458      	bmi.n	80093e8 <__sflush_r+0xc0>
 8009336:	684b      	ldr	r3, [r1, #4]
 8009338:	2b00      	cmp	r3, #0
 800933a:	dc05      	bgt.n	8009348 <__sflush_r+0x20>
 800933c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800933e:	2b00      	cmp	r3, #0
 8009340:	dc02      	bgt.n	8009348 <__sflush_r+0x20>
 8009342:	2000      	movs	r0, #0
 8009344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009348:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800934a:	2e00      	cmp	r6, #0
 800934c:	d0f9      	beq.n	8009342 <__sflush_r+0x1a>
 800934e:	2300      	movs	r3, #0
 8009350:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009354:	682f      	ldr	r7, [r5, #0]
 8009356:	602b      	str	r3, [r5, #0]
 8009358:	d032      	beq.n	80093c0 <__sflush_r+0x98>
 800935a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800935c:	89a3      	ldrh	r3, [r4, #12]
 800935e:	075a      	lsls	r2, r3, #29
 8009360:	d505      	bpl.n	800936e <__sflush_r+0x46>
 8009362:	6863      	ldr	r3, [r4, #4]
 8009364:	1ac0      	subs	r0, r0, r3
 8009366:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009368:	b10b      	cbz	r3, 800936e <__sflush_r+0x46>
 800936a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800936c:	1ac0      	subs	r0, r0, r3
 800936e:	2300      	movs	r3, #0
 8009370:	4602      	mov	r2, r0
 8009372:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009374:	6a21      	ldr	r1, [r4, #32]
 8009376:	4628      	mov	r0, r5
 8009378:	47b0      	blx	r6
 800937a:	1c43      	adds	r3, r0, #1
 800937c:	89a3      	ldrh	r3, [r4, #12]
 800937e:	d106      	bne.n	800938e <__sflush_r+0x66>
 8009380:	6829      	ldr	r1, [r5, #0]
 8009382:	291d      	cmp	r1, #29
 8009384:	d82c      	bhi.n	80093e0 <__sflush_r+0xb8>
 8009386:	4a2a      	ldr	r2, [pc, #168]	; (8009430 <__sflush_r+0x108>)
 8009388:	40ca      	lsrs	r2, r1
 800938a:	07d6      	lsls	r6, r2, #31
 800938c:	d528      	bpl.n	80093e0 <__sflush_r+0xb8>
 800938e:	2200      	movs	r2, #0
 8009390:	6062      	str	r2, [r4, #4]
 8009392:	04d9      	lsls	r1, r3, #19
 8009394:	6922      	ldr	r2, [r4, #16]
 8009396:	6022      	str	r2, [r4, #0]
 8009398:	d504      	bpl.n	80093a4 <__sflush_r+0x7c>
 800939a:	1c42      	adds	r2, r0, #1
 800939c:	d101      	bne.n	80093a2 <__sflush_r+0x7a>
 800939e:	682b      	ldr	r3, [r5, #0]
 80093a0:	b903      	cbnz	r3, 80093a4 <__sflush_r+0x7c>
 80093a2:	6560      	str	r0, [r4, #84]	; 0x54
 80093a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80093a6:	602f      	str	r7, [r5, #0]
 80093a8:	2900      	cmp	r1, #0
 80093aa:	d0ca      	beq.n	8009342 <__sflush_r+0x1a>
 80093ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80093b0:	4299      	cmp	r1, r3
 80093b2:	d002      	beq.n	80093ba <__sflush_r+0x92>
 80093b4:	4628      	mov	r0, r5
 80093b6:	f7ff faa5 	bl	8008904 <_free_r>
 80093ba:	2000      	movs	r0, #0
 80093bc:	6360      	str	r0, [r4, #52]	; 0x34
 80093be:	e7c1      	b.n	8009344 <__sflush_r+0x1c>
 80093c0:	6a21      	ldr	r1, [r4, #32]
 80093c2:	2301      	movs	r3, #1
 80093c4:	4628      	mov	r0, r5
 80093c6:	47b0      	blx	r6
 80093c8:	1c41      	adds	r1, r0, #1
 80093ca:	d1c7      	bne.n	800935c <__sflush_r+0x34>
 80093cc:	682b      	ldr	r3, [r5, #0]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d0c4      	beq.n	800935c <__sflush_r+0x34>
 80093d2:	2b1d      	cmp	r3, #29
 80093d4:	d001      	beq.n	80093da <__sflush_r+0xb2>
 80093d6:	2b16      	cmp	r3, #22
 80093d8:	d101      	bne.n	80093de <__sflush_r+0xb6>
 80093da:	602f      	str	r7, [r5, #0]
 80093dc:	e7b1      	b.n	8009342 <__sflush_r+0x1a>
 80093de:	89a3      	ldrh	r3, [r4, #12]
 80093e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093e4:	81a3      	strh	r3, [r4, #12]
 80093e6:	e7ad      	b.n	8009344 <__sflush_r+0x1c>
 80093e8:	690f      	ldr	r7, [r1, #16]
 80093ea:	2f00      	cmp	r7, #0
 80093ec:	d0a9      	beq.n	8009342 <__sflush_r+0x1a>
 80093ee:	0793      	lsls	r3, r2, #30
 80093f0:	680e      	ldr	r6, [r1, #0]
 80093f2:	bf08      	it	eq
 80093f4:	694b      	ldreq	r3, [r1, #20]
 80093f6:	600f      	str	r7, [r1, #0]
 80093f8:	bf18      	it	ne
 80093fa:	2300      	movne	r3, #0
 80093fc:	eba6 0807 	sub.w	r8, r6, r7
 8009400:	608b      	str	r3, [r1, #8]
 8009402:	f1b8 0f00 	cmp.w	r8, #0
 8009406:	dd9c      	ble.n	8009342 <__sflush_r+0x1a>
 8009408:	6a21      	ldr	r1, [r4, #32]
 800940a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800940c:	4643      	mov	r3, r8
 800940e:	463a      	mov	r2, r7
 8009410:	4628      	mov	r0, r5
 8009412:	47b0      	blx	r6
 8009414:	2800      	cmp	r0, #0
 8009416:	dc06      	bgt.n	8009426 <__sflush_r+0xfe>
 8009418:	89a3      	ldrh	r3, [r4, #12]
 800941a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800941e:	81a3      	strh	r3, [r4, #12]
 8009420:	f04f 30ff 	mov.w	r0, #4294967295
 8009424:	e78e      	b.n	8009344 <__sflush_r+0x1c>
 8009426:	4407      	add	r7, r0
 8009428:	eba8 0800 	sub.w	r8, r8, r0
 800942c:	e7e9      	b.n	8009402 <__sflush_r+0xda>
 800942e:	bf00      	nop
 8009430:	20400001 	.word	0x20400001

08009434 <_fflush_r>:
 8009434:	b538      	push	{r3, r4, r5, lr}
 8009436:	690b      	ldr	r3, [r1, #16]
 8009438:	4605      	mov	r5, r0
 800943a:	460c      	mov	r4, r1
 800943c:	b913      	cbnz	r3, 8009444 <_fflush_r+0x10>
 800943e:	2500      	movs	r5, #0
 8009440:	4628      	mov	r0, r5
 8009442:	bd38      	pop	{r3, r4, r5, pc}
 8009444:	b118      	cbz	r0, 800944e <_fflush_r+0x1a>
 8009446:	6983      	ldr	r3, [r0, #24]
 8009448:	b90b      	cbnz	r3, 800944e <_fflush_r+0x1a>
 800944a:	f000 f887 	bl	800955c <__sinit>
 800944e:	4b14      	ldr	r3, [pc, #80]	; (80094a0 <_fflush_r+0x6c>)
 8009450:	429c      	cmp	r4, r3
 8009452:	d11b      	bne.n	800948c <_fflush_r+0x58>
 8009454:	686c      	ldr	r4, [r5, #4]
 8009456:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d0ef      	beq.n	800943e <_fflush_r+0xa>
 800945e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009460:	07d0      	lsls	r0, r2, #31
 8009462:	d404      	bmi.n	800946e <_fflush_r+0x3a>
 8009464:	0599      	lsls	r1, r3, #22
 8009466:	d402      	bmi.n	800946e <_fflush_r+0x3a>
 8009468:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800946a:	f000 f915 	bl	8009698 <__retarget_lock_acquire_recursive>
 800946e:	4628      	mov	r0, r5
 8009470:	4621      	mov	r1, r4
 8009472:	f7ff ff59 	bl	8009328 <__sflush_r>
 8009476:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009478:	07da      	lsls	r2, r3, #31
 800947a:	4605      	mov	r5, r0
 800947c:	d4e0      	bmi.n	8009440 <_fflush_r+0xc>
 800947e:	89a3      	ldrh	r3, [r4, #12]
 8009480:	059b      	lsls	r3, r3, #22
 8009482:	d4dd      	bmi.n	8009440 <_fflush_r+0xc>
 8009484:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009486:	f000 f908 	bl	800969a <__retarget_lock_release_recursive>
 800948a:	e7d9      	b.n	8009440 <_fflush_r+0xc>
 800948c:	4b05      	ldr	r3, [pc, #20]	; (80094a4 <_fflush_r+0x70>)
 800948e:	429c      	cmp	r4, r3
 8009490:	d101      	bne.n	8009496 <_fflush_r+0x62>
 8009492:	68ac      	ldr	r4, [r5, #8]
 8009494:	e7df      	b.n	8009456 <_fflush_r+0x22>
 8009496:	4b04      	ldr	r3, [pc, #16]	; (80094a8 <_fflush_r+0x74>)
 8009498:	429c      	cmp	r4, r3
 800949a:	bf08      	it	eq
 800949c:	68ec      	ldreq	r4, [r5, #12]
 800949e:	e7da      	b.n	8009456 <_fflush_r+0x22>
 80094a0:	0800a0dc 	.word	0x0800a0dc
 80094a4:	0800a0fc 	.word	0x0800a0fc
 80094a8:	0800a0bc 	.word	0x0800a0bc

080094ac <std>:
 80094ac:	2300      	movs	r3, #0
 80094ae:	b510      	push	{r4, lr}
 80094b0:	4604      	mov	r4, r0
 80094b2:	e9c0 3300 	strd	r3, r3, [r0]
 80094b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80094ba:	6083      	str	r3, [r0, #8]
 80094bc:	8181      	strh	r1, [r0, #12]
 80094be:	6643      	str	r3, [r0, #100]	; 0x64
 80094c0:	81c2      	strh	r2, [r0, #14]
 80094c2:	6183      	str	r3, [r0, #24]
 80094c4:	4619      	mov	r1, r3
 80094c6:	2208      	movs	r2, #8
 80094c8:	305c      	adds	r0, #92	; 0x5c
 80094ca:	f7fd fb5b 	bl	8006b84 <memset>
 80094ce:	4b05      	ldr	r3, [pc, #20]	; (80094e4 <std+0x38>)
 80094d0:	6263      	str	r3, [r4, #36]	; 0x24
 80094d2:	4b05      	ldr	r3, [pc, #20]	; (80094e8 <std+0x3c>)
 80094d4:	62a3      	str	r3, [r4, #40]	; 0x28
 80094d6:	4b05      	ldr	r3, [pc, #20]	; (80094ec <std+0x40>)
 80094d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80094da:	4b05      	ldr	r3, [pc, #20]	; (80094f0 <std+0x44>)
 80094dc:	6224      	str	r4, [r4, #32]
 80094de:	6323      	str	r3, [r4, #48]	; 0x30
 80094e0:	bd10      	pop	{r4, pc}
 80094e2:	bf00      	nop
 80094e4:	08009801 	.word	0x08009801
 80094e8:	08009823 	.word	0x08009823
 80094ec:	0800985b 	.word	0x0800985b
 80094f0:	0800987f 	.word	0x0800987f

080094f4 <_cleanup_r>:
 80094f4:	4901      	ldr	r1, [pc, #4]	; (80094fc <_cleanup_r+0x8>)
 80094f6:	f000 b8af 	b.w	8009658 <_fwalk_reent>
 80094fa:	bf00      	nop
 80094fc:	08009435 	.word	0x08009435

08009500 <__sfmoreglue>:
 8009500:	b570      	push	{r4, r5, r6, lr}
 8009502:	2268      	movs	r2, #104	; 0x68
 8009504:	1e4d      	subs	r5, r1, #1
 8009506:	4355      	muls	r5, r2
 8009508:	460e      	mov	r6, r1
 800950a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800950e:	f7ff fa65 	bl	80089dc <_malloc_r>
 8009512:	4604      	mov	r4, r0
 8009514:	b140      	cbz	r0, 8009528 <__sfmoreglue+0x28>
 8009516:	2100      	movs	r1, #0
 8009518:	e9c0 1600 	strd	r1, r6, [r0]
 800951c:	300c      	adds	r0, #12
 800951e:	60a0      	str	r0, [r4, #8]
 8009520:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009524:	f7fd fb2e 	bl	8006b84 <memset>
 8009528:	4620      	mov	r0, r4
 800952a:	bd70      	pop	{r4, r5, r6, pc}

0800952c <__sfp_lock_acquire>:
 800952c:	4801      	ldr	r0, [pc, #4]	; (8009534 <__sfp_lock_acquire+0x8>)
 800952e:	f000 b8b3 	b.w	8009698 <__retarget_lock_acquire_recursive>
 8009532:	bf00      	nop
 8009534:	20000359 	.word	0x20000359

08009538 <__sfp_lock_release>:
 8009538:	4801      	ldr	r0, [pc, #4]	; (8009540 <__sfp_lock_release+0x8>)
 800953a:	f000 b8ae 	b.w	800969a <__retarget_lock_release_recursive>
 800953e:	bf00      	nop
 8009540:	20000359 	.word	0x20000359

08009544 <__sinit_lock_acquire>:
 8009544:	4801      	ldr	r0, [pc, #4]	; (800954c <__sinit_lock_acquire+0x8>)
 8009546:	f000 b8a7 	b.w	8009698 <__retarget_lock_acquire_recursive>
 800954a:	bf00      	nop
 800954c:	2000035a 	.word	0x2000035a

08009550 <__sinit_lock_release>:
 8009550:	4801      	ldr	r0, [pc, #4]	; (8009558 <__sinit_lock_release+0x8>)
 8009552:	f000 b8a2 	b.w	800969a <__retarget_lock_release_recursive>
 8009556:	bf00      	nop
 8009558:	2000035a 	.word	0x2000035a

0800955c <__sinit>:
 800955c:	b510      	push	{r4, lr}
 800955e:	4604      	mov	r4, r0
 8009560:	f7ff fff0 	bl	8009544 <__sinit_lock_acquire>
 8009564:	69a3      	ldr	r3, [r4, #24]
 8009566:	b11b      	cbz	r3, 8009570 <__sinit+0x14>
 8009568:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800956c:	f7ff bff0 	b.w	8009550 <__sinit_lock_release>
 8009570:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009574:	6523      	str	r3, [r4, #80]	; 0x50
 8009576:	4b13      	ldr	r3, [pc, #76]	; (80095c4 <__sinit+0x68>)
 8009578:	4a13      	ldr	r2, [pc, #76]	; (80095c8 <__sinit+0x6c>)
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	62a2      	str	r2, [r4, #40]	; 0x28
 800957e:	42a3      	cmp	r3, r4
 8009580:	bf04      	itt	eq
 8009582:	2301      	moveq	r3, #1
 8009584:	61a3      	streq	r3, [r4, #24]
 8009586:	4620      	mov	r0, r4
 8009588:	f000 f820 	bl	80095cc <__sfp>
 800958c:	6060      	str	r0, [r4, #4]
 800958e:	4620      	mov	r0, r4
 8009590:	f000 f81c 	bl	80095cc <__sfp>
 8009594:	60a0      	str	r0, [r4, #8]
 8009596:	4620      	mov	r0, r4
 8009598:	f000 f818 	bl	80095cc <__sfp>
 800959c:	2200      	movs	r2, #0
 800959e:	60e0      	str	r0, [r4, #12]
 80095a0:	2104      	movs	r1, #4
 80095a2:	6860      	ldr	r0, [r4, #4]
 80095a4:	f7ff ff82 	bl	80094ac <std>
 80095a8:	68a0      	ldr	r0, [r4, #8]
 80095aa:	2201      	movs	r2, #1
 80095ac:	2109      	movs	r1, #9
 80095ae:	f7ff ff7d 	bl	80094ac <std>
 80095b2:	68e0      	ldr	r0, [r4, #12]
 80095b4:	2202      	movs	r2, #2
 80095b6:	2112      	movs	r1, #18
 80095b8:	f7ff ff78 	bl	80094ac <std>
 80095bc:	2301      	movs	r3, #1
 80095be:	61a3      	str	r3, [r4, #24]
 80095c0:	e7d2      	b.n	8009568 <__sinit+0xc>
 80095c2:	bf00      	nop
 80095c4:	08009d40 	.word	0x08009d40
 80095c8:	080094f5 	.word	0x080094f5

080095cc <__sfp>:
 80095cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ce:	4607      	mov	r7, r0
 80095d0:	f7ff ffac 	bl	800952c <__sfp_lock_acquire>
 80095d4:	4b1e      	ldr	r3, [pc, #120]	; (8009650 <__sfp+0x84>)
 80095d6:	681e      	ldr	r6, [r3, #0]
 80095d8:	69b3      	ldr	r3, [r6, #24]
 80095da:	b913      	cbnz	r3, 80095e2 <__sfp+0x16>
 80095dc:	4630      	mov	r0, r6
 80095de:	f7ff ffbd 	bl	800955c <__sinit>
 80095e2:	3648      	adds	r6, #72	; 0x48
 80095e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80095e8:	3b01      	subs	r3, #1
 80095ea:	d503      	bpl.n	80095f4 <__sfp+0x28>
 80095ec:	6833      	ldr	r3, [r6, #0]
 80095ee:	b30b      	cbz	r3, 8009634 <__sfp+0x68>
 80095f0:	6836      	ldr	r6, [r6, #0]
 80095f2:	e7f7      	b.n	80095e4 <__sfp+0x18>
 80095f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80095f8:	b9d5      	cbnz	r5, 8009630 <__sfp+0x64>
 80095fa:	4b16      	ldr	r3, [pc, #88]	; (8009654 <__sfp+0x88>)
 80095fc:	60e3      	str	r3, [r4, #12]
 80095fe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009602:	6665      	str	r5, [r4, #100]	; 0x64
 8009604:	f000 f847 	bl	8009696 <__retarget_lock_init_recursive>
 8009608:	f7ff ff96 	bl	8009538 <__sfp_lock_release>
 800960c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009610:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009614:	6025      	str	r5, [r4, #0]
 8009616:	61a5      	str	r5, [r4, #24]
 8009618:	2208      	movs	r2, #8
 800961a:	4629      	mov	r1, r5
 800961c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009620:	f7fd fab0 	bl	8006b84 <memset>
 8009624:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009628:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800962c:	4620      	mov	r0, r4
 800962e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009630:	3468      	adds	r4, #104	; 0x68
 8009632:	e7d9      	b.n	80095e8 <__sfp+0x1c>
 8009634:	2104      	movs	r1, #4
 8009636:	4638      	mov	r0, r7
 8009638:	f7ff ff62 	bl	8009500 <__sfmoreglue>
 800963c:	4604      	mov	r4, r0
 800963e:	6030      	str	r0, [r6, #0]
 8009640:	2800      	cmp	r0, #0
 8009642:	d1d5      	bne.n	80095f0 <__sfp+0x24>
 8009644:	f7ff ff78 	bl	8009538 <__sfp_lock_release>
 8009648:	230c      	movs	r3, #12
 800964a:	603b      	str	r3, [r7, #0]
 800964c:	e7ee      	b.n	800962c <__sfp+0x60>
 800964e:	bf00      	nop
 8009650:	08009d40 	.word	0x08009d40
 8009654:	ffff0001 	.word	0xffff0001

08009658 <_fwalk_reent>:
 8009658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800965c:	4606      	mov	r6, r0
 800965e:	4688      	mov	r8, r1
 8009660:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009664:	2700      	movs	r7, #0
 8009666:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800966a:	f1b9 0901 	subs.w	r9, r9, #1
 800966e:	d505      	bpl.n	800967c <_fwalk_reent+0x24>
 8009670:	6824      	ldr	r4, [r4, #0]
 8009672:	2c00      	cmp	r4, #0
 8009674:	d1f7      	bne.n	8009666 <_fwalk_reent+0xe>
 8009676:	4638      	mov	r0, r7
 8009678:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800967c:	89ab      	ldrh	r3, [r5, #12]
 800967e:	2b01      	cmp	r3, #1
 8009680:	d907      	bls.n	8009692 <_fwalk_reent+0x3a>
 8009682:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009686:	3301      	adds	r3, #1
 8009688:	d003      	beq.n	8009692 <_fwalk_reent+0x3a>
 800968a:	4629      	mov	r1, r5
 800968c:	4630      	mov	r0, r6
 800968e:	47c0      	blx	r8
 8009690:	4307      	orrs	r7, r0
 8009692:	3568      	adds	r5, #104	; 0x68
 8009694:	e7e9      	b.n	800966a <_fwalk_reent+0x12>

08009696 <__retarget_lock_init_recursive>:
 8009696:	4770      	bx	lr

08009698 <__retarget_lock_acquire_recursive>:
 8009698:	4770      	bx	lr

0800969a <__retarget_lock_release_recursive>:
 800969a:	4770      	bx	lr

0800969c <__swhatbuf_r>:
 800969c:	b570      	push	{r4, r5, r6, lr}
 800969e:	460e      	mov	r6, r1
 80096a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096a4:	2900      	cmp	r1, #0
 80096a6:	b096      	sub	sp, #88	; 0x58
 80096a8:	4614      	mov	r4, r2
 80096aa:	461d      	mov	r5, r3
 80096ac:	da08      	bge.n	80096c0 <__swhatbuf_r+0x24>
 80096ae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80096b2:	2200      	movs	r2, #0
 80096b4:	602a      	str	r2, [r5, #0]
 80096b6:	061a      	lsls	r2, r3, #24
 80096b8:	d410      	bmi.n	80096dc <__swhatbuf_r+0x40>
 80096ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096be:	e00e      	b.n	80096de <__swhatbuf_r+0x42>
 80096c0:	466a      	mov	r2, sp
 80096c2:	f000 f903 	bl	80098cc <_fstat_r>
 80096c6:	2800      	cmp	r0, #0
 80096c8:	dbf1      	blt.n	80096ae <__swhatbuf_r+0x12>
 80096ca:	9a01      	ldr	r2, [sp, #4]
 80096cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80096d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80096d4:	425a      	negs	r2, r3
 80096d6:	415a      	adcs	r2, r3
 80096d8:	602a      	str	r2, [r5, #0]
 80096da:	e7ee      	b.n	80096ba <__swhatbuf_r+0x1e>
 80096dc:	2340      	movs	r3, #64	; 0x40
 80096de:	2000      	movs	r0, #0
 80096e0:	6023      	str	r3, [r4, #0]
 80096e2:	b016      	add	sp, #88	; 0x58
 80096e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080096e8 <__smakebuf_r>:
 80096e8:	898b      	ldrh	r3, [r1, #12]
 80096ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80096ec:	079d      	lsls	r5, r3, #30
 80096ee:	4606      	mov	r6, r0
 80096f0:	460c      	mov	r4, r1
 80096f2:	d507      	bpl.n	8009704 <__smakebuf_r+0x1c>
 80096f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80096f8:	6023      	str	r3, [r4, #0]
 80096fa:	6123      	str	r3, [r4, #16]
 80096fc:	2301      	movs	r3, #1
 80096fe:	6163      	str	r3, [r4, #20]
 8009700:	b002      	add	sp, #8
 8009702:	bd70      	pop	{r4, r5, r6, pc}
 8009704:	ab01      	add	r3, sp, #4
 8009706:	466a      	mov	r2, sp
 8009708:	f7ff ffc8 	bl	800969c <__swhatbuf_r>
 800970c:	9900      	ldr	r1, [sp, #0]
 800970e:	4605      	mov	r5, r0
 8009710:	4630      	mov	r0, r6
 8009712:	f7ff f963 	bl	80089dc <_malloc_r>
 8009716:	b948      	cbnz	r0, 800972c <__smakebuf_r+0x44>
 8009718:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800971c:	059a      	lsls	r2, r3, #22
 800971e:	d4ef      	bmi.n	8009700 <__smakebuf_r+0x18>
 8009720:	f023 0303 	bic.w	r3, r3, #3
 8009724:	f043 0302 	orr.w	r3, r3, #2
 8009728:	81a3      	strh	r3, [r4, #12]
 800972a:	e7e3      	b.n	80096f4 <__smakebuf_r+0xc>
 800972c:	4b0d      	ldr	r3, [pc, #52]	; (8009764 <__smakebuf_r+0x7c>)
 800972e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009730:	89a3      	ldrh	r3, [r4, #12]
 8009732:	6020      	str	r0, [r4, #0]
 8009734:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009738:	81a3      	strh	r3, [r4, #12]
 800973a:	9b00      	ldr	r3, [sp, #0]
 800973c:	6163      	str	r3, [r4, #20]
 800973e:	9b01      	ldr	r3, [sp, #4]
 8009740:	6120      	str	r0, [r4, #16]
 8009742:	b15b      	cbz	r3, 800975c <__smakebuf_r+0x74>
 8009744:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009748:	4630      	mov	r0, r6
 800974a:	f000 f8d1 	bl	80098f0 <_isatty_r>
 800974e:	b128      	cbz	r0, 800975c <__smakebuf_r+0x74>
 8009750:	89a3      	ldrh	r3, [r4, #12]
 8009752:	f023 0303 	bic.w	r3, r3, #3
 8009756:	f043 0301 	orr.w	r3, r3, #1
 800975a:	81a3      	strh	r3, [r4, #12]
 800975c:	89a0      	ldrh	r0, [r4, #12]
 800975e:	4305      	orrs	r5, r0
 8009760:	81a5      	strh	r5, [r4, #12]
 8009762:	e7cd      	b.n	8009700 <__smakebuf_r+0x18>
 8009764:	080094f5 	.word	0x080094f5

08009768 <_malloc_usable_size_r>:
 8009768:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800976c:	1f18      	subs	r0, r3, #4
 800976e:	2b00      	cmp	r3, #0
 8009770:	bfbc      	itt	lt
 8009772:	580b      	ldrlt	r3, [r1, r0]
 8009774:	18c0      	addlt	r0, r0, r3
 8009776:	4770      	bx	lr

08009778 <_raise_r>:
 8009778:	291f      	cmp	r1, #31
 800977a:	b538      	push	{r3, r4, r5, lr}
 800977c:	4604      	mov	r4, r0
 800977e:	460d      	mov	r5, r1
 8009780:	d904      	bls.n	800978c <_raise_r+0x14>
 8009782:	2316      	movs	r3, #22
 8009784:	6003      	str	r3, [r0, #0]
 8009786:	f04f 30ff 	mov.w	r0, #4294967295
 800978a:	bd38      	pop	{r3, r4, r5, pc}
 800978c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800978e:	b112      	cbz	r2, 8009796 <_raise_r+0x1e>
 8009790:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009794:	b94b      	cbnz	r3, 80097aa <_raise_r+0x32>
 8009796:	4620      	mov	r0, r4
 8009798:	f000 f830 	bl	80097fc <_getpid_r>
 800979c:	462a      	mov	r2, r5
 800979e:	4601      	mov	r1, r0
 80097a0:	4620      	mov	r0, r4
 80097a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097a6:	f000 b817 	b.w	80097d8 <_kill_r>
 80097aa:	2b01      	cmp	r3, #1
 80097ac:	d00a      	beq.n	80097c4 <_raise_r+0x4c>
 80097ae:	1c59      	adds	r1, r3, #1
 80097b0:	d103      	bne.n	80097ba <_raise_r+0x42>
 80097b2:	2316      	movs	r3, #22
 80097b4:	6003      	str	r3, [r0, #0]
 80097b6:	2001      	movs	r0, #1
 80097b8:	e7e7      	b.n	800978a <_raise_r+0x12>
 80097ba:	2400      	movs	r4, #0
 80097bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80097c0:	4628      	mov	r0, r5
 80097c2:	4798      	blx	r3
 80097c4:	2000      	movs	r0, #0
 80097c6:	e7e0      	b.n	800978a <_raise_r+0x12>

080097c8 <raise>:
 80097c8:	4b02      	ldr	r3, [pc, #8]	; (80097d4 <raise+0xc>)
 80097ca:	4601      	mov	r1, r0
 80097cc:	6818      	ldr	r0, [r3, #0]
 80097ce:	f7ff bfd3 	b.w	8009778 <_raise_r>
 80097d2:	bf00      	nop
 80097d4:	20000010 	.word	0x20000010

080097d8 <_kill_r>:
 80097d8:	b538      	push	{r3, r4, r5, lr}
 80097da:	4d07      	ldr	r5, [pc, #28]	; (80097f8 <_kill_r+0x20>)
 80097dc:	2300      	movs	r3, #0
 80097de:	4604      	mov	r4, r0
 80097e0:	4608      	mov	r0, r1
 80097e2:	4611      	mov	r1, r2
 80097e4:	602b      	str	r3, [r5, #0]
 80097e6:	f7f8 fca7 	bl	8002138 <_kill>
 80097ea:	1c43      	adds	r3, r0, #1
 80097ec:	d102      	bne.n	80097f4 <_kill_r+0x1c>
 80097ee:	682b      	ldr	r3, [r5, #0]
 80097f0:	b103      	cbz	r3, 80097f4 <_kill_r+0x1c>
 80097f2:	6023      	str	r3, [r4, #0]
 80097f4:	bd38      	pop	{r3, r4, r5, pc}
 80097f6:	bf00      	nop
 80097f8:	20000354 	.word	0x20000354

080097fc <_getpid_r>:
 80097fc:	f7f8 bc94 	b.w	8002128 <_getpid>

08009800 <__sread>:
 8009800:	b510      	push	{r4, lr}
 8009802:	460c      	mov	r4, r1
 8009804:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009808:	f000 f894 	bl	8009934 <_read_r>
 800980c:	2800      	cmp	r0, #0
 800980e:	bfab      	itete	ge
 8009810:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009812:	89a3      	ldrhlt	r3, [r4, #12]
 8009814:	181b      	addge	r3, r3, r0
 8009816:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800981a:	bfac      	ite	ge
 800981c:	6563      	strge	r3, [r4, #84]	; 0x54
 800981e:	81a3      	strhlt	r3, [r4, #12]
 8009820:	bd10      	pop	{r4, pc}

08009822 <__swrite>:
 8009822:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009826:	461f      	mov	r7, r3
 8009828:	898b      	ldrh	r3, [r1, #12]
 800982a:	05db      	lsls	r3, r3, #23
 800982c:	4605      	mov	r5, r0
 800982e:	460c      	mov	r4, r1
 8009830:	4616      	mov	r6, r2
 8009832:	d505      	bpl.n	8009840 <__swrite+0x1e>
 8009834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009838:	2302      	movs	r3, #2
 800983a:	2200      	movs	r2, #0
 800983c:	f000 f868 	bl	8009910 <_lseek_r>
 8009840:	89a3      	ldrh	r3, [r4, #12]
 8009842:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009846:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800984a:	81a3      	strh	r3, [r4, #12]
 800984c:	4632      	mov	r2, r6
 800984e:	463b      	mov	r3, r7
 8009850:	4628      	mov	r0, r5
 8009852:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009856:	f000 b817 	b.w	8009888 <_write_r>

0800985a <__sseek>:
 800985a:	b510      	push	{r4, lr}
 800985c:	460c      	mov	r4, r1
 800985e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009862:	f000 f855 	bl	8009910 <_lseek_r>
 8009866:	1c43      	adds	r3, r0, #1
 8009868:	89a3      	ldrh	r3, [r4, #12]
 800986a:	bf15      	itete	ne
 800986c:	6560      	strne	r0, [r4, #84]	; 0x54
 800986e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009872:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009876:	81a3      	strheq	r3, [r4, #12]
 8009878:	bf18      	it	ne
 800987a:	81a3      	strhne	r3, [r4, #12]
 800987c:	bd10      	pop	{r4, pc}

0800987e <__sclose>:
 800987e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009882:	f000 b813 	b.w	80098ac <_close_r>
	...

08009888 <_write_r>:
 8009888:	b538      	push	{r3, r4, r5, lr}
 800988a:	4d07      	ldr	r5, [pc, #28]	; (80098a8 <_write_r+0x20>)
 800988c:	4604      	mov	r4, r0
 800988e:	4608      	mov	r0, r1
 8009890:	4611      	mov	r1, r2
 8009892:	2200      	movs	r2, #0
 8009894:	602a      	str	r2, [r5, #0]
 8009896:	461a      	mov	r2, r3
 8009898:	f7f8 fc85 	bl	80021a6 <_write>
 800989c:	1c43      	adds	r3, r0, #1
 800989e:	d102      	bne.n	80098a6 <_write_r+0x1e>
 80098a0:	682b      	ldr	r3, [r5, #0]
 80098a2:	b103      	cbz	r3, 80098a6 <_write_r+0x1e>
 80098a4:	6023      	str	r3, [r4, #0]
 80098a6:	bd38      	pop	{r3, r4, r5, pc}
 80098a8:	20000354 	.word	0x20000354

080098ac <_close_r>:
 80098ac:	b538      	push	{r3, r4, r5, lr}
 80098ae:	4d06      	ldr	r5, [pc, #24]	; (80098c8 <_close_r+0x1c>)
 80098b0:	2300      	movs	r3, #0
 80098b2:	4604      	mov	r4, r0
 80098b4:	4608      	mov	r0, r1
 80098b6:	602b      	str	r3, [r5, #0]
 80098b8:	f7f8 fc91 	bl	80021de <_close>
 80098bc:	1c43      	adds	r3, r0, #1
 80098be:	d102      	bne.n	80098c6 <_close_r+0x1a>
 80098c0:	682b      	ldr	r3, [r5, #0]
 80098c2:	b103      	cbz	r3, 80098c6 <_close_r+0x1a>
 80098c4:	6023      	str	r3, [r4, #0]
 80098c6:	bd38      	pop	{r3, r4, r5, pc}
 80098c8:	20000354 	.word	0x20000354

080098cc <_fstat_r>:
 80098cc:	b538      	push	{r3, r4, r5, lr}
 80098ce:	4d07      	ldr	r5, [pc, #28]	; (80098ec <_fstat_r+0x20>)
 80098d0:	2300      	movs	r3, #0
 80098d2:	4604      	mov	r4, r0
 80098d4:	4608      	mov	r0, r1
 80098d6:	4611      	mov	r1, r2
 80098d8:	602b      	str	r3, [r5, #0]
 80098da:	f7f8 fc8c 	bl	80021f6 <_fstat>
 80098de:	1c43      	adds	r3, r0, #1
 80098e0:	d102      	bne.n	80098e8 <_fstat_r+0x1c>
 80098e2:	682b      	ldr	r3, [r5, #0]
 80098e4:	b103      	cbz	r3, 80098e8 <_fstat_r+0x1c>
 80098e6:	6023      	str	r3, [r4, #0]
 80098e8:	bd38      	pop	{r3, r4, r5, pc}
 80098ea:	bf00      	nop
 80098ec:	20000354 	.word	0x20000354

080098f0 <_isatty_r>:
 80098f0:	b538      	push	{r3, r4, r5, lr}
 80098f2:	4d06      	ldr	r5, [pc, #24]	; (800990c <_isatty_r+0x1c>)
 80098f4:	2300      	movs	r3, #0
 80098f6:	4604      	mov	r4, r0
 80098f8:	4608      	mov	r0, r1
 80098fa:	602b      	str	r3, [r5, #0]
 80098fc:	f7f8 fc8b 	bl	8002216 <_isatty>
 8009900:	1c43      	adds	r3, r0, #1
 8009902:	d102      	bne.n	800990a <_isatty_r+0x1a>
 8009904:	682b      	ldr	r3, [r5, #0]
 8009906:	b103      	cbz	r3, 800990a <_isatty_r+0x1a>
 8009908:	6023      	str	r3, [r4, #0]
 800990a:	bd38      	pop	{r3, r4, r5, pc}
 800990c:	20000354 	.word	0x20000354

08009910 <_lseek_r>:
 8009910:	b538      	push	{r3, r4, r5, lr}
 8009912:	4d07      	ldr	r5, [pc, #28]	; (8009930 <_lseek_r+0x20>)
 8009914:	4604      	mov	r4, r0
 8009916:	4608      	mov	r0, r1
 8009918:	4611      	mov	r1, r2
 800991a:	2200      	movs	r2, #0
 800991c:	602a      	str	r2, [r5, #0]
 800991e:	461a      	mov	r2, r3
 8009920:	f7f8 fc84 	bl	800222c <_lseek>
 8009924:	1c43      	adds	r3, r0, #1
 8009926:	d102      	bne.n	800992e <_lseek_r+0x1e>
 8009928:	682b      	ldr	r3, [r5, #0]
 800992a:	b103      	cbz	r3, 800992e <_lseek_r+0x1e>
 800992c:	6023      	str	r3, [r4, #0]
 800992e:	bd38      	pop	{r3, r4, r5, pc}
 8009930:	20000354 	.word	0x20000354

08009934 <_read_r>:
 8009934:	b538      	push	{r3, r4, r5, lr}
 8009936:	4d07      	ldr	r5, [pc, #28]	; (8009954 <_read_r+0x20>)
 8009938:	4604      	mov	r4, r0
 800993a:	4608      	mov	r0, r1
 800993c:	4611      	mov	r1, r2
 800993e:	2200      	movs	r2, #0
 8009940:	602a      	str	r2, [r5, #0]
 8009942:	461a      	mov	r2, r3
 8009944:	f7f8 fc12 	bl	800216c <_read>
 8009948:	1c43      	adds	r3, r0, #1
 800994a:	d102      	bne.n	8009952 <_read_r+0x1e>
 800994c:	682b      	ldr	r3, [r5, #0]
 800994e:	b103      	cbz	r3, 8009952 <_read_r+0x1e>
 8009950:	6023      	str	r3, [r4, #0]
 8009952:	bd38      	pop	{r3, r4, r5, pc}
 8009954:	20000354 	.word	0x20000354

08009958 <atan>:
 8009958:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800995c:	ec55 4b10 	vmov	r4, r5, d0
 8009960:	4bc3      	ldr	r3, [pc, #780]	; (8009c70 <atan+0x318>)
 8009962:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009966:	429e      	cmp	r6, r3
 8009968:	46ab      	mov	fp, r5
 800996a:	dd18      	ble.n	800999e <atan+0x46>
 800996c:	4bc1      	ldr	r3, [pc, #772]	; (8009c74 <atan+0x31c>)
 800996e:	429e      	cmp	r6, r3
 8009970:	dc01      	bgt.n	8009976 <atan+0x1e>
 8009972:	d109      	bne.n	8009988 <atan+0x30>
 8009974:	b144      	cbz	r4, 8009988 <atan+0x30>
 8009976:	4622      	mov	r2, r4
 8009978:	462b      	mov	r3, r5
 800997a:	4620      	mov	r0, r4
 800997c:	4629      	mov	r1, r5
 800997e:	f7f6 fc85 	bl	800028c <__adddf3>
 8009982:	4604      	mov	r4, r0
 8009984:	460d      	mov	r5, r1
 8009986:	e006      	b.n	8009996 <atan+0x3e>
 8009988:	f1bb 0f00 	cmp.w	fp, #0
 800998c:	f300 8131 	bgt.w	8009bf2 <atan+0x29a>
 8009990:	a59b      	add	r5, pc, #620	; (adr r5, 8009c00 <atan+0x2a8>)
 8009992:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009996:	ec45 4b10 	vmov	d0, r4, r5
 800999a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800999e:	4bb6      	ldr	r3, [pc, #728]	; (8009c78 <atan+0x320>)
 80099a0:	429e      	cmp	r6, r3
 80099a2:	dc14      	bgt.n	80099ce <atan+0x76>
 80099a4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80099a8:	429e      	cmp	r6, r3
 80099aa:	dc0d      	bgt.n	80099c8 <atan+0x70>
 80099ac:	a396      	add	r3, pc, #600	; (adr r3, 8009c08 <atan+0x2b0>)
 80099ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b2:	ee10 0a10 	vmov	r0, s0
 80099b6:	4629      	mov	r1, r5
 80099b8:	f7f6 fc68 	bl	800028c <__adddf3>
 80099bc:	4baf      	ldr	r3, [pc, #700]	; (8009c7c <atan+0x324>)
 80099be:	2200      	movs	r2, #0
 80099c0:	f7f7 f8aa 	bl	8000b18 <__aeabi_dcmpgt>
 80099c4:	2800      	cmp	r0, #0
 80099c6:	d1e6      	bne.n	8009996 <atan+0x3e>
 80099c8:	f04f 3aff 	mov.w	sl, #4294967295
 80099cc:	e02b      	b.n	8009a26 <atan+0xce>
 80099ce:	f000 f963 	bl	8009c98 <fabs>
 80099d2:	4bab      	ldr	r3, [pc, #684]	; (8009c80 <atan+0x328>)
 80099d4:	429e      	cmp	r6, r3
 80099d6:	ec55 4b10 	vmov	r4, r5, d0
 80099da:	f300 80bf 	bgt.w	8009b5c <atan+0x204>
 80099de:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80099e2:	429e      	cmp	r6, r3
 80099e4:	f300 80a0 	bgt.w	8009b28 <atan+0x1d0>
 80099e8:	ee10 2a10 	vmov	r2, s0
 80099ec:	ee10 0a10 	vmov	r0, s0
 80099f0:	462b      	mov	r3, r5
 80099f2:	4629      	mov	r1, r5
 80099f4:	f7f6 fc4a 	bl	800028c <__adddf3>
 80099f8:	4ba0      	ldr	r3, [pc, #640]	; (8009c7c <atan+0x324>)
 80099fa:	2200      	movs	r2, #0
 80099fc:	f7f6 fc44 	bl	8000288 <__aeabi_dsub>
 8009a00:	2200      	movs	r2, #0
 8009a02:	4606      	mov	r6, r0
 8009a04:	460f      	mov	r7, r1
 8009a06:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009a0a:	4620      	mov	r0, r4
 8009a0c:	4629      	mov	r1, r5
 8009a0e:	f7f6 fc3d 	bl	800028c <__adddf3>
 8009a12:	4602      	mov	r2, r0
 8009a14:	460b      	mov	r3, r1
 8009a16:	4630      	mov	r0, r6
 8009a18:	4639      	mov	r1, r7
 8009a1a:	f7f6 ff17 	bl	800084c <__aeabi_ddiv>
 8009a1e:	f04f 0a00 	mov.w	sl, #0
 8009a22:	4604      	mov	r4, r0
 8009a24:	460d      	mov	r5, r1
 8009a26:	4622      	mov	r2, r4
 8009a28:	462b      	mov	r3, r5
 8009a2a:	4620      	mov	r0, r4
 8009a2c:	4629      	mov	r1, r5
 8009a2e:	f7f6 fde3 	bl	80005f8 <__aeabi_dmul>
 8009a32:	4602      	mov	r2, r0
 8009a34:	460b      	mov	r3, r1
 8009a36:	4680      	mov	r8, r0
 8009a38:	4689      	mov	r9, r1
 8009a3a:	f7f6 fddd 	bl	80005f8 <__aeabi_dmul>
 8009a3e:	a374      	add	r3, pc, #464	; (adr r3, 8009c10 <atan+0x2b8>)
 8009a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a44:	4606      	mov	r6, r0
 8009a46:	460f      	mov	r7, r1
 8009a48:	f7f6 fdd6 	bl	80005f8 <__aeabi_dmul>
 8009a4c:	a372      	add	r3, pc, #456	; (adr r3, 8009c18 <atan+0x2c0>)
 8009a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a52:	f7f6 fc1b 	bl	800028c <__adddf3>
 8009a56:	4632      	mov	r2, r6
 8009a58:	463b      	mov	r3, r7
 8009a5a:	f7f6 fdcd 	bl	80005f8 <__aeabi_dmul>
 8009a5e:	a370      	add	r3, pc, #448	; (adr r3, 8009c20 <atan+0x2c8>)
 8009a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a64:	f7f6 fc12 	bl	800028c <__adddf3>
 8009a68:	4632      	mov	r2, r6
 8009a6a:	463b      	mov	r3, r7
 8009a6c:	f7f6 fdc4 	bl	80005f8 <__aeabi_dmul>
 8009a70:	a36d      	add	r3, pc, #436	; (adr r3, 8009c28 <atan+0x2d0>)
 8009a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a76:	f7f6 fc09 	bl	800028c <__adddf3>
 8009a7a:	4632      	mov	r2, r6
 8009a7c:	463b      	mov	r3, r7
 8009a7e:	f7f6 fdbb 	bl	80005f8 <__aeabi_dmul>
 8009a82:	a36b      	add	r3, pc, #428	; (adr r3, 8009c30 <atan+0x2d8>)
 8009a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a88:	f7f6 fc00 	bl	800028c <__adddf3>
 8009a8c:	4632      	mov	r2, r6
 8009a8e:	463b      	mov	r3, r7
 8009a90:	f7f6 fdb2 	bl	80005f8 <__aeabi_dmul>
 8009a94:	a368      	add	r3, pc, #416	; (adr r3, 8009c38 <atan+0x2e0>)
 8009a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a9a:	f7f6 fbf7 	bl	800028c <__adddf3>
 8009a9e:	4642      	mov	r2, r8
 8009aa0:	464b      	mov	r3, r9
 8009aa2:	f7f6 fda9 	bl	80005f8 <__aeabi_dmul>
 8009aa6:	a366      	add	r3, pc, #408	; (adr r3, 8009c40 <atan+0x2e8>)
 8009aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aac:	4680      	mov	r8, r0
 8009aae:	4689      	mov	r9, r1
 8009ab0:	4630      	mov	r0, r6
 8009ab2:	4639      	mov	r1, r7
 8009ab4:	f7f6 fda0 	bl	80005f8 <__aeabi_dmul>
 8009ab8:	a363      	add	r3, pc, #396	; (adr r3, 8009c48 <atan+0x2f0>)
 8009aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009abe:	f7f6 fbe3 	bl	8000288 <__aeabi_dsub>
 8009ac2:	4632      	mov	r2, r6
 8009ac4:	463b      	mov	r3, r7
 8009ac6:	f7f6 fd97 	bl	80005f8 <__aeabi_dmul>
 8009aca:	a361      	add	r3, pc, #388	; (adr r3, 8009c50 <atan+0x2f8>)
 8009acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad0:	f7f6 fbda 	bl	8000288 <__aeabi_dsub>
 8009ad4:	4632      	mov	r2, r6
 8009ad6:	463b      	mov	r3, r7
 8009ad8:	f7f6 fd8e 	bl	80005f8 <__aeabi_dmul>
 8009adc:	a35e      	add	r3, pc, #376	; (adr r3, 8009c58 <atan+0x300>)
 8009ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae2:	f7f6 fbd1 	bl	8000288 <__aeabi_dsub>
 8009ae6:	4632      	mov	r2, r6
 8009ae8:	463b      	mov	r3, r7
 8009aea:	f7f6 fd85 	bl	80005f8 <__aeabi_dmul>
 8009aee:	a35c      	add	r3, pc, #368	; (adr r3, 8009c60 <atan+0x308>)
 8009af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af4:	f7f6 fbc8 	bl	8000288 <__aeabi_dsub>
 8009af8:	4632      	mov	r2, r6
 8009afa:	463b      	mov	r3, r7
 8009afc:	f7f6 fd7c 	bl	80005f8 <__aeabi_dmul>
 8009b00:	4602      	mov	r2, r0
 8009b02:	460b      	mov	r3, r1
 8009b04:	4640      	mov	r0, r8
 8009b06:	4649      	mov	r1, r9
 8009b08:	f7f6 fbc0 	bl	800028c <__adddf3>
 8009b0c:	4622      	mov	r2, r4
 8009b0e:	462b      	mov	r3, r5
 8009b10:	f7f6 fd72 	bl	80005f8 <__aeabi_dmul>
 8009b14:	f1ba 3fff 	cmp.w	sl, #4294967295
 8009b18:	4602      	mov	r2, r0
 8009b1a:	460b      	mov	r3, r1
 8009b1c:	d14b      	bne.n	8009bb6 <atan+0x25e>
 8009b1e:	4620      	mov	r0, r4
 8009b20:	4629      	mov	r1, r5
 8009b22:	f7f6 fbb1 	bl	8000288 <__aeabi_dsub>
 8009b26:	e72c      	b.n	8009982 <atan+0x2a>
 8009b28:	ee10 0a10 	vmov	r0, s0
 8009b2c:	4b53      	ldr	r3, [pc, #332]	; (8009c7c <atan+0x324>)
 8009b2e:	2200      	movs	r2, #0
 8009b30:	4629      	mov	r1, r5
 8009b32:	f7f6 fba9 	bl	8000288 <__aeabi_dsub>
 8009b36:	4b51      	ldr	r3, [pc, #324]	; (8009c7c <atan+0x324>)
 8009b38:	4606      	mov	r6, r0
 8009b3a:	460f      	mov	r7, r1
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	4620      	mov	r0, r4
 8009b40:	4629      	mov	r1, r5
 8009b42:	f7f6 fba3 	bl	800028c <__adddf3>
 8009b46:	4602      	mov	r2, r0
 8009b48:	460b      	mov	r3, r1
 8009b4a:	4630      	mov	r0, r6
 8009b4c:	4639      	mov	r1, r7
 8009b4e:	f7f6 fe7d 	bl	800084c <__aeabi_ddiv>
 8009b52:	f04f 0a01 	mov.w	sl, #1
 8009b56:	4604      	mov	r4, r0
 8009b58:	460d      	mov	r5, r1
 8009b5a:	e764      	b.n	8009a26 <atan+0xce>
 8009b5c:	4b49      	ldr	r3, [pc, #292]	; (8009c84 <atan+0x32c>)
 8009b5e:	429e      	cmp	r6, r3
 8009b60:	da1d      	bge.n	8009b9e <atan+0x246>
 8009b62:	ee10 0a10 	vmov	r0, s0
 8009b66:	4b48      	ldr	r3, [pc, #288]	; (8009c88 <atan+0x330>)
 8009b68:	2200      	movs	r2, #0
 8009b6a:	4629      	mov	r1, r5
 8009b6c:	f7f6 fb8c 	bl	8000288 <__aeabi_dsub>
 8009b70:	4b45      	ldr	r3, [pc, #276]	; (8009c88 <atan+0x330>)
 8009b72:	4606      	mov	r6, r0
 8009b74:	460f      	mov	r7, r1
 8009b76:	2200      	movs	r2, #0
 8009b78:	4620      	mov	r0, r4
 8009b7a:	4629      	mov	r1, r5
 8009b7c:	f7f6 fd3c 	bl	80005f8 <__aeabi_dmul>
 8009b80:	4b3e      	ldr	r3, [pc, #248]	; (8009c7c <atan+0x324>)
 8009b82:	2200      	movs	r2, #0
 8009b84:	f7f6 fb82 	bl	800028c <__adddf3>
 8009b88:	4602      	mov	r2, r0
 8009b8a:	460b      	mov	r3, r1
 8009b8c:	4630      	mov	r0, r6
 8009b8e:	4639      	mov	r1, r7
 8009b90:	f7f6 fe5c 	bl	800084c <__aeabi_ddiv>
 8009b94:	f04f 0a02 	mov.w	sl, #2
 8009b98:	4604      	mov	r4, r0
 8009b9a:	460d      	mov	r5, r1
 8009b9c:	e743      	b.n	8009a26 <atan+0xce>
 8009b9e:	462b      	mov	r3, r5
 8009ba0:	ee10 2a10 	vmov	r2, s0
 8009ba4:	4939      	ldr	r1, [pc, #228]	; (8009c8c <atan+0x334>)
 8009ba6:	2000      	movs	r0, #0
 8009ba8:	f7f6 fe50 	bl	800084c <__aeabi_ddiv>
 8009bac:	f04f 0a03 	mov.w	sl, #3
 8009bb0:	4604      	mov	r4, r0
 8009bb2:	460d      	mov	r5, r1
 8009bb4:	e737      	b.n	8009a26 <atan+0xce>
 8009bb6:	4b36      	ldr	r3, [pc, #216]	; (8009c90 <atan+0x338>)
 8009bb8:	4e36      	ldr	r6, [pc, #216]	; (8009c94 <atan+0x33c>)
 8009bba:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8009bbe:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8009bc2:	e9da 2300 	ldrd	r2, r3, [sl]
 8009bc6:	f7f6 fb5f 	bl	8000288 <__aeabi_dsub>
 8009bca:	4622      	mov	r2, r4
 8009bcc:	462b      	mov	r3, r5
 8009bce:	f7f6 fb5b 	bl	8000288 <__aeabi_dsub>
 8009bd2:	4602      	mov	r2, r0
 8009bd4:	460b      	mov	r3, r1
 8009bd6:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009bda:	f7f6 fb55 	bl	8000288 <__aeabi_dsub>
 8009bde:	f1bb 0f00 	cmp.w	fp, #0
 8009be2:	4604      	mov	r4, r0
 8009be4:	460d      	mov	r5, r1
 8009be6:	f6bf aed6 	bge.w	8009996 <atan+0x3e>
 8009bea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009bee:	461d      	mov	r5, r3
 8009bf0:	e6d1      	b.n	8009996 <atan+0x3e>
 8009bf2:	a51d      	add	r5, pc, #116	; (adr r5, 8009c68 <atan+0x310>)
 8009bf4:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009bf8:	e6cd      	b.n	8009996 <atan+0x3e>
 8009bfa:	bf00      	nop
 8009bfc:	f3af 8000 	nop.w
 8009c00:	54442d18 	.word	0x54442d18
 8009c04:	bff921fb 	.word	0xbff921fb
 8009c08:	8800759c 	.word	0x8800759c
 8009c0c:	7e37e43c 	.word	0x7e37e43c
 8009c10:	e322da11 	.word	0xe322da11
 8009c14:	3f90ad3a 	.word	0x3f90ad3a
 8009c18:	24760deb 	.word	0x24760deb
 8009c1c:	3fa97b4b 	.word	0x3fa97b4b
 8009c20:	a0d03d51 	.word	0xa0d03d51
 8009c24:	3fb10d66 	.word	0x3fb10d66
 8009c28:	c54c206e 	.word	0xc54c206e
 8009c2c:	3fb745cd 	.word	0x3fb745cd
 8009c30:	920083ff 	.word	0x920083ff
 8009c34:	3fc24924 	.word	0x3fc24924
 8009c38:	5555550d 	.word	0x5555550d
 8009c3c:	3fd55555 	.word	0x3fd55555
 8009c40:	2c6a6c2f 	.word	0x2c6a6c2f
 8009c44:	bfa2b444 	.word	0xbfa2b444
 8009c48:	52defd9a 	.word	0x52defd9a
 8009c4c:	3fadde2d 	.word	0x3fadde2d
 8009c50:	af749a6d 	.word	0xaf749a6d
 8009c54:	3fb3b0f2 	.word	0x3fb3b0f2
 8009c58:	fe231671 	.word	0xfe231671
 8009c5c:	3fbc71c6 	.word	0x3fbc71c6
 8009c60:	9998ebc4 	.word	0x9998ebc4
 8009c64:	3fc99999 	.word	0x3fc99999
 8009c68:	54442d18 	.word	0x54442d18
 8009c6c:	3ff921fb 	.word	0x3ff921fb
 8009c70:	440fffff 	.word	0x440fffff
 8009c74:	7ff00000 	.word	0x7ff00000
 8009c78:	3fdbffff 	.word	0x3fdbffff
 8009c7c:	3ff00000 	.word	0x3ff00000
 8009c80:	3ff2ffff 	.word	0x3ff2ffff
 8009c84:	40038000 	.word	0x40038000
 8009c88:	3ff80000 	.word	0x3ff80000
 8009c8c:	bff00000 	.word	0xbff00000
 8009c90:	0800a140 	.word	0x0800a140
 8009c94:	0800a120 	.word	0x0800a120

08009c98 <fabs>:
 8009c98:	ec51 0b10 	vmov	r0, r1, d0
 8009c9c:	ee10 2a10 	vmov	r2, s0
 8009ca0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009ca4:	ec43 2b10 	vmov	d0, r2, r3
 8009ca8:	4770      	bx	lr
	...

08009cac <_init>:
 8009cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cae:	bf00      	nop
 8009cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cb2:	bc08      	pop	{r3}
 8009cb4:	469e      	mov	lr, r3
 8009cb6:	4770      	bx	lr

08009cb8 <_fini>:
 8009cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cba:	bf00      	nop
 8009cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cbe:	bc08      	pop	{r3}
 8009cc0:	469e      	mov	lr, r3
 8009cc2:	4770      	bx	lr
