(S (NP (NNP Reliability)) (VP (VBZ is) (NP (NP (DT a) (JJ fundamental) (NN requirement)) (PP (IN in) (NP (DT any) (NN microprocessor)))) (SBAR (S (VP (TO to) (VP (VB guarantee) (NP (JJ correct) (NN execution)) (PP (IN over) (NP (PRP$ its) (NN lifetime)))))))) (. .))
(S (NP (NP (DT The) (NN design) (NNS rules)) (VP (VBN related) (PP (TO to) (NP (NN reliability))))) (VP (VB depend) (PP (IN on) (NP (NP (NP (DT the) (NN process) (NN technology)) (VP (VBG being) (VP (VBN used)))) (CC and) (NP (NP (DT the) (JJ expected) (NN operating) (NNS conditions)) (PP (IN of) (NP (DT the) (NN device))))))) (. .))
(S (S (VP (TO To) (VP (VB meet) (NP (NN reliability) (NNS requirements))))) (, ,) (NP (NP (VBD advanced) (NN process) (NNS technologies)) (PRN (-LRB- -LRB-) (NP (NP (CD 28) (NN nm)) (CC and) (NN below)) (-RRB- -RRB-))) (VP (VB impose) (NP (ADJP (RB highly) (VBG challenging)) (NN design) (NNS rules))) (. .))
(S (NP (JJ Such) (NN design-for-reliability) (NNS rules)) (VP (VBP have) (VP (VBN become) (NP (NP (DT a) (JJ major) (NN burden)) (PP (IN on) (NP (NP (DT the) (NN flow)) (PP (IN of) (NP (NNP VLSI) (NN implementation)))))) (PP (IN because) (IN of) (NP (NP (DT the) (JJ severe) (JJ physical) (NNS constraints)) (SBAR (S (NP (PRP they)) (VP (VBP impose)))))))) (. .))
(S (NP (DT This) (NN paper)) (VP (VBZ focuses) (PP (IN on) (NP (NP (NN electromigration)) (PRN (-LRB- -LRB-) (NP (NNP EM)) (-RRB- -RRB-)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (NP (NP (CD one)) (PP (IN of) (NP (NP (DT the) (JJ major) (JJ critical) (NNS factors)) (VP (VBG affecting) (NP (NN semiconductor) (NN reliability)))))))))))) (. .))
(S (NP (NNP EM)) (VP (VP (VBZ is) (NP (NP (DT the) (VBG aging) (NN process)) (PP (IN of) (NP (JJ on-die) (NNS wires) (CC and) (NN vias))))) (CC and) (VP (VBZ is) (VP (VBN induced) (PP (IN by) (NP (NP (JJ excessive) (JJ current) (NN flow)) (SBAR (WHNP (WDT that)) (S (VP (VP (MD can) (VP (VB damage) (NP (NNS wires)))) (CC and) (VP (MD may) (ADVP (RB also)) (VP (ADVP (RB significantly)) (VB impact) (NP (DT the) (NN integrated-circuit) (NN clock) (NN frequency)))))))))))) (. .))
(S (NP (NNP EM)) (VP (VBZ exerts) (NP (NP (DT a) (JJ comprehensive) (JJ global) (NN effect)) (PP (IN on) (NP (NNS devices)))) (SBAR (IN because) (S (NP (PRP it)) (VP (VBZ impacts) (NP (NP (NNS wires)) (SBAR (WHNP (WDT that)) (S (VP (MD may) (VP (VB reside) (PP (PP (IN inside) (NP (DT the) (ADJP (NN standard) (CC or) (NN custom)) (JJ logical) (NNS cells))) (, ,) (PP (IN between) (NP (JJ logical) (NNS cells))) (, ,) (PP (IN inside) (NP (NN memory) (NNS elements))) (, ,) (CC and) (PP (IN within) (NP (NP (NNS wires)) (SBAR (WHNP (WDT that)) (S (VP (VBP interconnect) (NP (JJ functional) (NNS blocks))))))))))))))))) (. .))
(S (NP (NP (DT The) (NN design-implementation) (NN flow)) (PRN (-LRB- -LRB-) (NP (NN synthesis) (CC and) (NN place-and-route)) (-RRB- -RRB-))) (ADVP (RB currently)) (VP (VP (VBZ detects) (NP (NP (NNS violations)) (PP (IN of) (NP (NNP EM-reliability) (NNS rules))))) (CC and) (VP (NNS attempts) (S (VP (TO to) (VP (VB solve) (NP (PRP them))))))) (. .))
(S (PP (IN In) (NP (NN contrast))) (, ,) (NP (DT this) (NN paper)) (VP (VBZ proposes) (NP (NP (DT a) (JJ new) (NN approach)) (SBAR (S (VP (TO to) (VP (VB enhance) (NP (DT these) (NNS flows)) (PP (IN by) (S (VP (VBG using) (NP (JJ EM-aware) (NN architecture))))))))))) (. .))
(S (NP (PRP$ Our) (NNS results)) (VP (VBP show) (SBAR (IN that) (S (NP (DT the) (VBN proposed) (NN solution)) (VP (MD can) (VP (VP (VB relax) (NP (NP (NNP EM) (NN design) (NNS efforts)) (PP (IN in) (NP (NNS microprocessors))))) (CC and) (VP (ADVP (JJR more) (IN than)) (JJ double) (NP (NN microprocessor) (NN lifetime)))))))) (. .))
(S (NP (DT This) (NN work)) (VP (VBZ demonstrates) (NP (NP (DT this) (VBN proposed) (NN approach)) (PP (IN for) (NP (JJ modern) (NNS microprocessors)))) (, ,) (SBAR (IN although) (S (NP (DT the) (NNS principals) (CC and) (NNS ideas)) (VP (MD can) (VP (VB be) (VP (VBN adapted) (PP (TO to) (NP (JJ other) (NNS cases))) (ADVP (IN as) (RB well)))))))) (. .))
