# Lane Detection on FPGA-HW part with VIVADO
Realization of Advance Lane Detection Algorithm on Xilinx ZYNQ-7000 using Vivado platform. <br />

This project realized in verilog. <br />

It is a sub-task of "REALIZATION OF LANE DETECTION ALGORITHMS ON FPGA USING SDSOC AND VIVADO" graduate project at Istanbul Technical University, June 2018. <br />


Please visit main [repository](https://github.com/ykpgrr/Lane-Detection-with-Implementation-on-FPGA) for more details:

### Project Repositories
1-) **Main Repo -Full Project-:** [Lane Detection with implementation on FPGA](https://github.com/ykpgrr/Lane-Detection-with-Implementation-on-FPGA) <br />
2-) **C++ with OpenCV on just CPU without any acceleration with FPGA:** [Lane Detection on CPU Pure Software](https://github.com/ykpgrr/Lane-Detection-on-CPU-Pure-Software) <br />
3.1-) **C++ with OpenCV on Arm processor and xfopencv on Hardware in Zynq-7000 series FPGA's, all steps of algorithms** [Lane Detection on FPGA-HW/SW part with SDSoC](https://github.com/ykpgrr/Lane-Detection-on-FPGA-HW-SW-part-with-SDSoC) <br />
**3.2-)** :heavy_check_mark::heavy_check_mark: (This Repository) **Verilog on hardware, only preprocess step:** Lane Detection on FPGA-HW part with VIVADO <br />


# Contributors
This project is a part of graduate project which is named as "REALIZATION OF LANE DETECTION ALGORITHMS ON FPGA USING SDSOC AND VIVADO" at Istanbul Technical University, June 2018.

Project members: <br />
Yakup GÖRÜR (gorury@itu.edu.tr, yakup.gorur@gmail.com) - Software and SDSoC  Platform <br />
Mehmet Akif AKKAYA (akifakkaya1@gmail.com) - VIVADO Platform <br />
Assoc. Prof. Dr. Sıddıka Berna ÖRS YALÇIN (Advisor) <br />

** **This project was supported by the Scientific and Technological Research Council of Turkey (TUBITAK).**
