Power Analyzer report for DE10_Standard_GHRD
Fri May 30 11:29:48 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parallel Compilation
  3. Power Analyzer Summary
  4. Power Analyzer Settings
  5. Indeterminate Toggle Rates
  6. Operating Conditions Used
  7. Thermal Power Dissipation by Block
  8. Thermal Power Dissipation by Block Type
  9. Thermal Power Dissipation by Hierarchy
 10. Core Dynamic Thermal Power Dissipation by Clock Domain
 11. Current Drawn from Voltage Supplies Summary
 12. VCCIO Supply Current Drawn by I/O Bank
 13. VCCIO Supply Current Drawn by Voltage
 14. VCCPD Supply Current Drawn by I/O Bank
 15. VCCPD Supply Current Drawn by Voltage
 16. Confidence Metric Details
 17. Signal Activities
 18. Power Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 3.29        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.3%      ;
;     Processor 3            ;  15.3%      ;
;     Processor 4            ;  15.3%      ;
;     Processor 5            ;  15.3%      ;
;     Processor 6            ;  15.3%      ;
;     Processor 7            ;  15.3%      ;
;     Processor 8            ;  15.3%      ;
;     Processor 9            ;  15.3%      ;
;     Processor 10           ;  15.3%      ;
;     Processor 11           ;  15.3%      ;
;     Processor 12           ;  15.3%      ;
;     Processor 13           ;  15.3%      ;
;     Processor 14           ;  15.3%      ;
;     Processor 15           ;  15.3%      ;
;     Processor 16           ;  15.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; Power Analyzer Summary                                                                    ;
+----------------------------------------+--------------------------------------------------+
; Power Analyzer Status                  ; Successful - Fri May 30 11:29:48 2025            ;
; Quartus Prime Version                  ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition   ;
; Revision Name                          ; DE10_Standard_GHRD                               ;
; Top-level Entity Name                  ; DE10_Standard_GHRD                               ;
; Family                                 ; Cyclone V                                        ;
; Device                                 ; 5CSXFC6D6F31C6                                   ;
; Power Models                           ; Final                                            ;
; Total Thermal Power Dissipation        ; 1611.12 mW                                       ;
; Core Dynamic Thermal Power Dissipation ; 1103.33 mW                                       ;
; Core Static Thermal Power Dissipation  ; 423.99 mW                                        ;
; I/O Thermal Power Dissipation          ; 83.80 mW                                         ;
; Power Estimation Confidence            ; Low: user provided insufficient toggle rate data ;
+----------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Power Analyzer Settings                                                                                                  ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                           ; Setting                               ; Default Value ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Use smart compilation                                            ; Off                                   ; Off           ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                      ; Off                                   ; Off           ;
; Default Power Toggle Rate                                        ; 40.0%                                 ; 12.5%         ;
; Default Power Input I/O Toggle Rate                              ; 3.0%                                  ; 12.5%         ;
; Use vectorless estimation                                        ; Off                                   ; On            ;
; Use Input Files                                                  ; On                                    ; Off           ;
; Preset Cooling Solution                                          ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                              ; None (CONSERVATIVE)                   ;               ;
; Filter Glitches in VCD File Reader                               ; On                                    ; On            ;
; Power Analyzer Report Signal Activity                            ; Off                                   ; Off           ;
; Power Analyzer Report Power Dissipation                          ; Off                                   ; Off           ;
; Device Power Characteristics                                     ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                       ; On                                    ; On            ;
; Specified Junction Temperature                                   ; 25                                    ; 25            ;
; Ambient Temperature                                              ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                      ; Off                                   ; Off           ;
; Board Temperature                                                ; 25                                    ; 25            ;
; Enable HPS                                                       ; Off                                   ; Off           ;
; Processor Frequency                                              ; 0.0                                   ; 0.0           ;
+------------------------------------------------------------------+---------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Indeterminate Toggle Rates                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                            ; Reason                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                              ; No valid clock domain found  ;
; ~GND                                                                                                                                                                                                                                                                                                                                                                                            ; Multiple clock domains found ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|emac1_inst~O_EMAC_CLK_TX                                                                                                                                                                                                                                                              ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|emac1_inst~O_EMAC_PHY_TX_OE                                                                                                                                                                                                                                                           ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[0]                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|emac1_inst~O_EMAC_GMII_MDC                                                                                                                                                                                                                                                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|emac1_inst                                                                                                                                                                                                                                                                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|emac1_inst~O_EMAC_PHY_TXD1                                                                                                                                                                                                                                                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|emac1_inst~O_EMAC_PHY_TXD2                                                                                                                                                                                                                                                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|emac1_inst~O_EMAC_PHY_TXD3                                                                                                                                                                                                                                                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|qspi_inst~O_QSPI_SCLK                                                                                                                                                                                                                                                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[2]                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[4]                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[6]                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[8]                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|qspi_inst~O_QSPI_SS_N0                                                                                                                                                                                                                                                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|sdio_inst                                                                                                                                                                                                                                                                             ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[10]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[12]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[14]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[16]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[18]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|usb1_inst                                                                                                                                                                                                                                                                             ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[20]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[22]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[24]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[26]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[28]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[30]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[32]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[34]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|spim0_inst~O_SPI_MASTER_SCLK                                                                                                                                                                                                                                                          ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|spim0_inst~O_SPI_MASTER_SS_0_N                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[36]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|spim1_inst~O_SPI_MASTER_SCLK                                                                                                                                                                                                                                                          ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|spim1_inst~O_SPI_MASTER_SS_0_N                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[38]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|uart0_inst                                                                                                                                                                                                                                                                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[40]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[42]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[44]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[46]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[48]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[50]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[52]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[54]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[56]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[58]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[60]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[47]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[49]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[51]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[53]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[55]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[57]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[59]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[61]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[62]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[63]                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|wire_sd1a_serdataout[0]                                                                                                                                                                                                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                     ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[0] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[1] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[2] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[3] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[4] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[0] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[1] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[2] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[3] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[4] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[0] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[1] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[2] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[3] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[4] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[0] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[1] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[2] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[3] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc[4] ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_rst_n[0]                                                                                                                                                                                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[16]                                                                                                                                                                                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[17]                                                                                                                                                                                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[18]                                                                                                                                                                                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[19]                                                                                                                                                                                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[0]                                                                                                                                                                                                              ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[1]                                                                                                                                                                                                              ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[2]                                                                                                                                                                                                              ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[3]                                                                                                                                                                                                              ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[4]                                                                                                                                                                                                              ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[5]                                                                                                                                                                                                              ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[6]                                                                                                                                                                                                              ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[0]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[0]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[1]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[0]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[1]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[2]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphaseinvert[0]                           ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqshalfratebypass[0]                                  ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|enadqsenablephasetransferreg[0]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][0]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][1]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][2]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][3]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][4]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[1]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[2]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[3]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[3]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[4]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[5]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[2]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[4]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[5]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[6]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[7]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[8]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[3]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[6]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[7]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[9]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[10]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[11]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[4]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[8]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[9]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[12]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[13]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[14]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[5]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[10]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[11]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[15]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[16]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[17]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[6]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[12]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[13]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[18]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[19]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[20]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[7]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[14]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[15]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[21]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[22]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[23]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[0]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[0]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[1]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[0]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[1]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[2]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphaseinvert[0]                           ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqshalfratebypass[0]                                  ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|enadqsenablephasetransferreg[0]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][0]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][1]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][2]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][3]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][4]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[1]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[2]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[3]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[3]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[4]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[5]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[2]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[4]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[5]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[6]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[7]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[8]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[3]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[6]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[7]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[9]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[10]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[11]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[4]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[8]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[9]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[12]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[13]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[14]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[5]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[10]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[11]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[15]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[16]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[17]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[6]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[12]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[13]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[18]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[19]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[20]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[7]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[14]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[15]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[21]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[22]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[23]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[0]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[0]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[1]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[0]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[1]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[2]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphaseinvert[0]                           ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqshalfratebypass[0]                                  ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|enadqsenablephasetransferreg[0]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][0]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][1]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][2]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][3]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][4]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[1]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[2]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[3]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[3]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[4]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[5]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[2]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[4]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[5]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[6]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[7]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[8]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[3]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[6]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[7]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[9]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[10]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[11]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[4]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[8]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[9]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[12]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[13]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[14]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[5]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[10]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[11]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[15]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[16]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[17]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[6]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[12]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[13]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[18]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[19]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[20]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[7]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[14]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[15]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[21]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[22]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[23]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[0]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[0]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[1]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[0]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[1]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[2]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphaseinvert[0]                           ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqshalfratebypass[0]                                  ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|enadqsenablephasetransferreg[0]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][0]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][1]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][2]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][3]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][4]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]                      ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[1]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[2]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[3]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[3]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[4]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[5]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[2]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[4]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[5]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[6]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[7]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[8]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[3]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[6]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[7]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[9]                                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[10]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[11]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[4]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[8]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[9]                                 ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[12]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[13]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[14]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[5]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[10]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[11]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[15]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[16]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[17]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[6]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[12]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[13]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[18]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[19]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[20]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[7]                            ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[14]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[15]                                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[21]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[22]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[23]                                        ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[0]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[1]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[2]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[3]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[4]               ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[0]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[1]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[2]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[3]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[4]         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[0]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[1]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[2]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[3]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[4]                ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[0]                    ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[0]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[1]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[2]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[3]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[4]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[0]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[1]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[2]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[3]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[4]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[0]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[1]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[2]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[3]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[4]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[0]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[1]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[2]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[3]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[4]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[0]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[1]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[2]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[3]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[4]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[0]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[1]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[2]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[3]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[4]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[0]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[1]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[2]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[3]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[4]                         ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[0]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[1]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[2]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[3]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[4]                   ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_pre_delayed                                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_pre_delayed                                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_pre_delayed                                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_pre_delayed                                       ; No valid clock domain found  ;
; soc_system:u0|soc_system_pio_status:pio_status|read_mux_out[26]~GND                                                                                                                                                                                                                                                                                                                             ; Multiple clock domains found ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                          ; No valid clock domain found  ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                          ; No valid clock domain found  ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                                          ; No valid clock domain found  ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                                          ; No valid clock domain found  ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                           ; No valid clock domain found  ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                           ; No valid clock domain found  ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                           ; No valid clock domain found  ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                           ; No valid clock domain found  ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                                           ; No valid clock domain found  ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                                           ; No valid clock domain found  ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                                           ; No valid clock domain found  ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                                           ; No valid clock domain found  ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                                           ; No valid clock domain found  ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                                           ; No valid clock domain found  ;
; LEDR[1]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; LEDR[2]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; LEDR[3]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; LEDR[4]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; LEDR[5]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; LEDR[6]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX1[0]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX1[1]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX1[2]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX1[3]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX1[4]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX1[5]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX1[6]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX2[0]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX2[1]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX2[2]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX2[3]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX2[4]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX2[5]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX2[6]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX3[0]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX3[1]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX3[2]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX3[3]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX3[4]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX3[5]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX3[6]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX4[0]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX4[1]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX4[2]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX4[3]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX4[4]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX4[5]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX4[6]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX5[0]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX5[1]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX5[2]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX5[3]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX5[4]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX5[5]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HEX5[6]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                    ; No valid clock domain found  ;
; DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                    ; No valid clock domain found  ;
; DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                    ; No valid clock domain found  ;
; DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                    ; No valid clock domain found  ;
; DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                    ; No valid clock domain found  ;
; DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                    ; No valid clock domain found  ;
; DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                    ; No valid clock domain found  ;
; DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                    ; No valid clock domain found  ;
; DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                    ; No valid clock domain found  ;
; DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                    ; No valid clock domain found  ;
; DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                   ; No valid clock domain found  ;
; DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                   ; No valid clock domain found  ;
; DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                   ; No valid clock domain found  ;
; DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                                                           ; No valid clock domain found  ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                                                           ; No valid clock domain found  ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; VGA_CLK                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; VGA_HS                                                                                                                                                                                                                                                                                                                                                                                          ; No valid clock domain found  ;
; VGA_VS                                                                                                                                                                                                                                                                                                                                                                                          ; No valid clock domain found  ;
; VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; AUD_XCK                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; ADC_DIN                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; ADC_CONVST                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                                                   ; No valid clock domain found  ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                                ; No valid clock domain found  ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                                    ; No valid clock domain found  ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                             ; No valid clock domain found  ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                             ; No valid clock domain found  ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                             ; No valid clock domain found  ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                             ; No valid clock domain found  ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                                  ; No valid clock domain found  ;
; HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                                  ; No valid clock domain found  ;
; HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                                  ; No valid clock domain found  ;
; HPS_LCM_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                                ; No valid clock domain found  ;
; HPS_LCM_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                               ; No valid clock domain found  ;
; HPS_LCM_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                 ; No valid clock domain found  ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                                    ; No valid clock domain found  ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                                   ; No valid clock domain found  ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                                   ; No valid clock domain found  ;
; GPIO[0]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; GPIO[1]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; GPIO[2]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; GPIO[3]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; GPIO[4]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; GPIO[5]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; GPIO[6]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; GPIO[7]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; GPIO[8]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; GPIO[9]                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; GPIO[10]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[11]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[12]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[13]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[14]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[15]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[16]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[17]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[18]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[19]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[20]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[21]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[22]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[23]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[24]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[25]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[26]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[27]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[28]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[29]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[30]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[31]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[32]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[33]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[34]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; GPIO[35]                                                                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                  ; No valid clock domain found  ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                  ; No valid clock domain found  ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                   ; No valid clock domain found  ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                               ; No valid clock domain found  ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                               ; No valid clock domain found  ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                               ; No valid clock domain found  ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                               ; No valid clock domain found  ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                 ; No valid clock domain found  ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                   ; No valid clock domain found  ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                   ; No valid clock domain found  ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                                   ; No valid clock domain found  ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                                   ; No valid clock domain found  ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                                 ; No valid clock domain found  ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HPS_LCM_BK                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_LCM_D_C                                                                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; HPS_LCM_RST_N                                                                                                                                                                                                                                                                                                                                                                                   ; No valid clock domain found  ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                                         ; No valid clock domain found  ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                                    ; No valid clock domain found  ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                  ; No valid clock domain found  ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                  ; No valid clock domain found  ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                  ; No valid clock domain found  ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                  ; No valid clock domain found  ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                 ; No valid clock domain found  ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                 ; No valid clock domain found  ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                 ; No valid clock domain found  ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                 ; No valid clock domain found  ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                 ; No valid clock domain found  ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                 ; No valid clock domain found  ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                 ; No valid clock domain found  ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                 ; No valid clock domain found  ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                             ; No valid clock domain found  ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                             ; No valid clock domain found  ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                             ; No valid clock domain found  ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                             ; No valid clock domain found  ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                 ; No valid clock domain found  ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                  ; No valid clock domain found  ;
; HPS_LCM_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                               ; No valid clock domain found  ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                   ; No valid clock domain found  ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                  ; No valid clock domain found  ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                    ; No valid clock domain found  ;
; ~QUARTUS_CREATED_GND~I                                                                                                                                                                                                                                                                                                                                                                          ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                                        ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                                       ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                                     ; No valid clock domain found  ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                                      ; No valid clock domain found  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+------------------------------------------------------------------------------+
; Operating Conditions Used                                                    ;
+--------------------------------------------------+---------------------------+
; Setting                                          ; Value                     ;
+--------------------------------------------------+---------------------------+
; Device power characteristics                     ; Typical                   ;
;                                                  ;                           ;
; Voltages                                         ;                           ;
;     VCC                                          ; 1.10 V                    ;
;     VCCA_FPLL                                    ; 2.50 V                    ;
;     VCCPGM                                       ; 1.80 V                    ;
;     VCCBAT                                       ; 1.20 V                    ;
;     VCCE_GXBL                                    ; 0.00 V                    ;
;     VCCL_GXBL                                    ; 0.00 V                    ;
;     VCCH_GXBL                                    ; 0.00 V                    ;
;     VCCAUX                                       ; 2.50 V                    ;
;     VCC_HPS                                      ; 1.10 V                    ;
;     VCCRSTCLK_HPS                                ; 1.80 V                    ;
;     VCCPLL_HPS                                   ; 2.50 V                    ;
;     VCCAUX_SHARED                                ; 2.50 V                    ;
;     3.3-V LVTTL I/O Standard                     ; 3.3 V                     ;
;     2.5 V I/O Standard                           ; 2.5 V                     ;
;     SSTL-15 Class I I/O Standard                 ; 1.5 V                     ;
;     Differential 1.5-V SSTL Class I I/O Standard ; 1.5 V                     ;
;                                                  ;                           ;
; Auto computed junction temperature               ; 32.3 degrees Celsius      ;
;     Ambient temperature                          ; 25.0 degrees Celsius      ;
;     Junction-to-Case thermal resistance          ; 2.30 degrees Celsius/Watt ;
;     Case-to-Heat Sink thermal resistance         ; 0.10 degrees Celsius/Watt ;
;     Heat Sink-to-Ambient thermal resistance      ; 2.10 degrees Celsius/Watt ;
;                                                  ;                           ;
; Board model used                                 ; None                      ;
+--------------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block                                                                                                           ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
; Block Name ; Block Type ; Total Thermal Power ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
(1) The "Thermal Power Dissipation by Block" Table has been hidden. To show this table, please select the "Write power dissipation by block to report file" option under "PowerPlay Power Analyzer Settings".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block Type                                                                                                                                                                                                     ;
+----------------------------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; Block Type                                   ; Total Thermal Power by Block Type ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ; Block Average Toggle Rate (millions of transitions / sec) ;
+----------------------------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; JTAG                                         ; 0.22 mW                           ; 0.00 mW                     ; --                             ; 0.22 mW                       ;   10.000                                                  ;
; M10K block                                   ; 350.81 mW                         ; 203.55 mW                   ; --                             ; 147.26 mW                     ;   19.448                                                  ;
; DSP block                                    ; 266.63 mW                         ; 252.36 mW                   ; --                             ; 14.27 mW                      ;   20.000                                                  ;
; DLL                                          ; 10.48 mW                          ; 10.48 mW                    ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; Combinational cell                           ; 277.77 mW                         ; 91.94 mW                    ; --                             ; 185.82 mW                     ;   19.828                                                  ;
; Clock enable block                           ; 28.34 mW                          ; 0.00 mW                     ; --                             ; 28.34 mW                      ;   50.000                                                  ;
; Register cell                                ; 147.52 mW                         ; 26.17 mW                    ; --                             ; 121.35 mW                     ;   18.845                                                  ;
; Double data rate I/O input circuitry         ; 6.79 mW                           ; 6.79 mW                     ; --                             ; 0.00 mW                       ;   80.000                                                  ;
; Double data rate I/O output circuitry        ; 35.94 mW                          ; 35.94 mW                    ; --                             ; 0.00 mW                       ;  160.000                                                  ;
; Double data rate I/O output enable circuitry ; 0.42 mW                           ; 0.42 mW                     ; --                             ; 0.00 mW                       ;  160.000                                                  ;
; DQS pin delay chain                          ; 12.10 mW                          ; 12.10 mW                    ; --                             ; 0.00 mW                       ;  160.000                                                  ;
; HPS-to-FPGA interface                        ; 2.69 mW                           ; 0.00 mW                     ; --                             ; 2.69 mW                       ;   20.000                                                  ;
; HPS-to-FPGA lightweight interface            ; 1.65 mW                           ; 0.00 mW                     ; --                             ; 1.65 mW                       ;   20.000                                                  ;
; IR FIFO USERDES Block                        ; 5.12 mW                           ; 5.12 mW                     ; --                             ; 0.00 mW                       ;  160.000                                                  ;
; I/O register                                 ; 3.35 mW                           ; 3.35 mW                     ; --                             ; 0.00 mW                       ;  160.000                                                  ;
; I/O                                          ; 27.52 mW                          ; 17.88 mW                    ; 9.64 mW                        ; 0.00 mW                       ;   40.232                                                  ;
+----------------------------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
(1) The "Block Thermal Static Power" for all block types except Pins and the Voltage Regulator, if one exists, is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                                                                                               ; Total Thermal Power by Hierarchy (1) ; Block Thermal Dynamic Power (1) ; Block Thermal Static Power (1)(2) ; Routing Thermal Dynamic Power (1) ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DE10_Standard_GHRD                                                                                                                      ; 1177.36 mW (56.66 mW)                ; 666.10 mW (17.98 mW)            ; 9.64 mW (9.64 mW)                 ; 501.61 mW (29.04 mW)              ; |DE10_Standard_GHRD                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     |OCR_Accelerator:OCR_Accelerator                                                                                                     ; 923.48 mW (0.00 mW)                  ; 511.32 mW (0.00 mW)             ; --                                ; 412.16 mW (0.00 mW)               ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator                                                                                                                                                                                                                                                                                                                                                                 ;
;         |XROM:BFC_MEM                                                                                                                    ; 0.87 mW (0.00 mW)                    ; 0.58 mW (0.00 mW)               ; --                                ; 0.29 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|XROM:BFC_MEM                                                                                                                                                                                                                                                                                                                                                    ;
;             |altsyncram:altsyncram_component                                                                                             ; 0.87 mW (0.00 mW)                    ; 0.58 mW (0.00 mW)               ; --                                ; 0.29 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|XROM:BFC_MEM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                    ;
;                 |altsyncram_blv3:auto_generated                                                                                          ; 0.87 mW (0.87 mW)                    ; 0.58 mW (0.58 mW)               ; --                                ; 0.29 mW (0.29 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|XROM:BFC_MEM|altsyncram:altsyncram_component|altsyncram_blv3:auto_generated                                                                                                                                                                                                                                                                                     ;
;         |XROM:CONV_B_MEM                                                                                                                 ; 2.44 mW (0.00 mW)                    ; 0.33 mW (0.00 mW)               ; --                                ; 2.12 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|XROM:CONV_B_MEM                                                                                                                                                                                                                                                                                                                                                 ;
;             |altsyncram:altsyncram_component                                                                                             ; 2.44 mW (0.00 mW)                    ; 0.33 mW (0.00 mW)               ; --                                ; 2.12 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|XROM:CONV_B_MEM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                 ;
;                 |altsyncram_hlv3:auto_generated                                                                                          ; 2.44 mW (2.44 mW)                    ; 0.33 mW (0.33 mW)               ; --                                ; 2.12 mW (2.12 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|XROM:CONV_B_MEM|altsyncram:altsyncram_component|altsyncram_hlv3:auto_generated                                                                                                                                                                                                                                                                                  ;
;         |XROM:CONV_W_MEM                                                                                                                 ; 30.95 mW (0.00 mW)                   ; 1.23 mW (0.00 mW)               ; --                                ; 29.72 mW (0.00 mW)                ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|XROM:CONV_W_MEM                                                                                                                                                                                                                                                                                                                                                 ;
;             |altsyncram:altsyncram_component                                                                                             ; 30.95 mW (0.00 mW)                   ; 1.23 mW (0.00 mW)               ; --                                ; 29.72 mW (0.00 mW)                ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|XROM:CONV_W_MEM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                 ;
;                 |altsyncram_qnv3:auto_generated                                                                                          ; 30.95 mW (30.95 mW)                  ; 1.23 mW (1.23 mW)               ; --                                ; 29.72 mW (29.72 mW)               ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|XROM:CONV_W_MEM|altsyncram:altsyncram_component|altsyncram_qnv3:auto_generated                                                                                                                                                                                                                                                                                  ;
;         |data_managment_unit:DMU                                                                                                         ; 90.38 mW (90.38 mW)                  ; 20.70 mW (20.70 mW)             ; --                                ; 69.69 mW (69.69 mW)               ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|data_managment_unit:DMU                                                                                                                                                                                                                                                                                                                                         ;
;         |Memory_CU:MemCU                                                                                                                 ; 15.97 mW (15.97 mW)                  ; 0.44 mW (0.44 mW)               ; --                                ; 15.53 mW (15.53 mW)               ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Memory_CU:MemCU                                                                                                                                                                                                                                                                                                                                                 ;
;         |Parallel_Compute_Engine_16:Parallel_Compute_Engine                                                                              ; 487.83 mW (14.50 mW)                 ; 330.22 mW (2.93 mW)             ; --                                ; 157.61 mW (11.57 mW)              ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine                                                                                                                                                                                                                                                                                                              ;
;             |MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit                                                                ; 30.53 mW (27.33 mW)                  ; 22.18 mW (20.70 mW)             ; --                                ; 8.35 mW (6.63 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit                                                                                                                                                                                                                                                 ;
;                 |lpm_mult:Add35_rtl_25                                                                                                   ; 0.35 mW (0.00 mW)                    ; 0.15 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Add35_rtl_25                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.35 mW (0.35 mW)                    ; 0.15 mW (0.15 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Add35_rtl_25|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add35_rtl_26                                                                                                   ; 0.41 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.23 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Add35_rtl_26                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.41 mW (0.41 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Add35_rtl_26|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add36_rtl_23                                                                                                   ; 0.38 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Add36_rtl_23                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.38 mW (0.38 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Add36_rtl_23|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add36_rtl_24                                                                                                   ; 0.36 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Add36_rtl_24                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.36 mW (0.36 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.17 mW (0.17 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Add36_rtl_24|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add37_rtl_13                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Add37_rtl_13                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Add37_rtl_13|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add37_rtl_14                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Add37_rtl_14                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Add37_rtl_14|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add38_rtl_11                                                                                                   ; 0.35 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.22 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Add38_rtl_11                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.35 mW (0.35 mW)                    ; 0.13 mW (0.13 mW)               ; --                                ; 0.22 mW (0.22 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Add38_rtl_11|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add38_rtl_12                                                                                                   ; 0.32 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Add38_rtl_12                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.32 mW (0.32 mW)                    ; 0.13 mW (0.13 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Add38_rtl_12|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Mult8_rtl_10                                                                                                   ; 0.24 mW (0.00 mW)                    ; 0.12 mW (0.00 mW)               ; --                                ; 0.12 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Mult8_rtl_10                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.24 mW (0.24 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.12 mW (0.12 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:0:Multi_unit|lpm_mult:Mult8_rtl_10|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;             |MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit                                                                ; 30.71 mW (27.31 mW)                  ; 22.39 mW (20.76 mW)             ; --                                ; 8.32 mW (6.55 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit                                                                                                                                                                                                                                                 ;
;                 |lpm_mult:Add35_rtl_21                                                                                                   ; 0.36 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Add35_rtl_21                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.36 mW (0.36 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Add35_rtl_21|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add35_rtl_22                                                                                                   ; 0.38 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Add35_rtl_22                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.38 mW (0.38 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Add35_rtl_22|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add36_rtl_19                                                                                                   ; 0.37 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Add36_rtl_19                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.37 mW (0.37 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Add36_rtl_19|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add36_rtl_20                                                                                                   ; 0.42 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.23 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Add36_rtl_20                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.42 mW (0.42 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Add36_rtl_20|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add37_rtl_8                                                                                                    ; 0.40 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.21 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Add37_rtl_8                                                                                                                                                                                                                            ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.40 mW (0.40 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.21 mW (0.21 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Add37_rtl_8|mult_hb01:auto_generated                                                                                                                                                                                                   ;
;                 |lpm_mult:Add37_rtl_9                                                                                                    ; 0.36 mW (0.00 mW)                    ; 0.18 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Add37_rtl_9                                                                                                                                                                                                                            ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.36 mW (0.36 mW)                    ; 0.18 mW (0.18 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Add37_rtl_9|mult_hb01:auto_generated                                                                                                                                                                                                   ;
;                 |lpm_mult:Add38_rtl_6                                                                                                    ; 0.40 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.21 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Add38_rtl_6                                                                                                                                                                                                                            ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.40 mW (0.40 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.21 mW (0.21 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Add38_rtl_6|mult_hb01:auto_generated                                                                                                                                                                                                   ;
;                 |lpm_mult:Add38_rtl_7                                                                                                    ; 0.38 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Add38_rtl_7                                                                                                                                                                                                                            ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.38 mW (0.38 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Add38_rtl_7|mult_hb01:auto_generated                                                                                                                                                                                                   ;
;                 |lpm_mult:Mult8_rtl_5                                                                                                    ; 0.33 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Mult8_rtl_5                                                                                                                                                                                                                            ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.33 mW (0.33 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.17 mW (0.17 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:1:Multi_unit|lpm_mult:Mult8_rtl_5|mult_hb01:auto_generated                                                                                                                                                                                                   ;
;             |MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit                                                                ; 30.79 mW (27.38 mW)                  ; 22.37 mW (20.71 mW)             ; --                                ; 8.42 mW (6.67 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit                                                                                                                                                                                                                                                 ;
;                 |lpm_mult:Add35_rtl_17                                                                                                   ; 0.34 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Add35_rtl_17                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.34 mW (0.34 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Add35_rtl_17|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add35_rtl_18                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Add35_rtl_18                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Add35_rtl_18|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add36_rtl_15                                                                                                   ; 0.36 mW (0.00 mW)                    ; 0.18 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Add36_rtl_15                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.36 mW (0.36 mW)                    ; 0.18 mW (0.18 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Add36_rtl_15|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add36_rtl_16                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Add36_rtl_16                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Add36_rtl_16|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add37_rtl_3                                                                                                    ; 0.42 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.23 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Add37_rtl_3                                                                                                                                                                                                                            ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.42 mW (0.42 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Add37_rtl_3|mult_hb01:auto_generated                                                                                                                                                                                                   ;
;                 |lpm_mult:Add37_rtl_4                                                                                                    ; 0.35 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.16 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Add37_rtl_4                                                                                                                                                                                                                            ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.35 mW (0.35 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.16 mW (0.16 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Add37_rtl_4|mult_hb01:auto_generated                                                                                                                                                                                                   ;
;                 |lpm_mult:Add38_rtl_1                                                                                                    ; 0.38 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Add38_rtl_1                                                                                                                                                                                                                            ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.38 mW (0.38 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Add38_rtl_1|mult_hb01:auto_generated                                                                                                                                                                                                   ;
;                 |lpm_mult:Add38_rtl_2                                                                                                    ; 0.44 mW (0.00 mW)                    ; 0.20 mW (0.00 mW)               ; --                                ; 0.24 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Add38_rtl_2                                                                                                                                                                                                                            ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.44 mW (0.44 mW)                    ; 0.20 mW (0.20 mW)               ; --                                ; 0.24 mW (0.24 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Add38_rtl_2|mult_hb01:auto_generated                                                                                                                                                                                                   ;
;                 |lpm_mult:Mult8_rtl_0                                                                                                    ; 0.33 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.16 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Mult8_rtl_0                                                                                                                                                                                                                            ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.33 mW (0.33 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.16 mW (0.16 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:2:Multi_unit|lpm_mult:Mult8_rtl_0|mult_hb01:auto_generated                                                                                                                                                                                                   ;
;             |MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit                                                                ; 29.78 mW (26.42 mW)                  ; 22.38 mW (20.74 mW)             ; --                                ; 7.40 mW (5.68 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit                                                                                                                                                                                                                                                 ;
;                 |lpm_mult:Add35_rtl_130                                                                                                  ; 0.37 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.22 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Add35_rtl_130                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.37 mW (0.37 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.22 mW (0.22 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Add35_rtl_130|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add35_rtl_131                                                                                                  ; 0.40 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.21 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Add35_rtl_131                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.40 mW (0.40 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.21 mW (0.21 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Add35_rtl_131|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add36_rtl_128                                                                                                  ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Add36_rtl_128                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Add36_rtl_128|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add36_rtl_129                                                                                                  ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.21 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Add36_rtl_129                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.21 mW (0.21 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Add36_rtl_129|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add37_rtl_71                                                                                                   ; 0.40 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Add37_rtl_71                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.40 mW (0.40 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Add37_rtl_71|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add37_rtl_72                                                                                                   ; 0.37 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Add37_rtl_72                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.37 mW (0.37 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Add37_rtl_72|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add38_rtl_69                                                                                                   ; 0.38 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Add38_rtl_69                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.38 mW (0.38 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Add38_rtl_69|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add38_rtl_70                                                                                                   ; 0.37 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Add38_rtl_70                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.37 mW (0.37 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Add38_rtl_70|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Mult8_rtl_68                                                                                                   ; 0.29 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.13 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Mult8_rtl_68                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.29 mW (0.29 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.13 mW (0.13 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:3:Multi_unit|lpm_mult:Mult8_rtl_68|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;             |MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit                                                                ; 29.94 mW (26.43 mW)                  ; 22.33 mW (20.67 mW)             ; --                                ; 7.61 mW (5.76 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit                                                                                                                                                                                                                                                 ;
;                 |lpm_mult:Add35_rtl_158                                                                                                  ; 0.35 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Add35_rtl_158                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.35 mW (0.35 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Add35_rtl_158|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add35_rtl_159                                                                                                  ; 0.41 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.22 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Add35_rtl_159                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.41 mW (0.41 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.22 mW (0.22 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Add35_rtl_159|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add36_rtl_156                                                                                                  ; 0.38 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Add36_rtl_156                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.38 mW (0.38 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Add36_rtl_156|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add36_rtl_157                                                                                                  ; 0.41 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.22 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Add36_rtl_157                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.41 mW (0.41 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.22 mW (0.22 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Add36_rtl_157|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add37_rtl_110                                                                                                  ; 0.41 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.22 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Add37_rtl_110                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.41 mW (0.41 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.22 mW (0.22 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Add37_rtl_110|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add37_rtl_111                                                                                                  ; 0.43 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.24 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Add37_rtl_111                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.43 mW (0.43 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.24 mW (0.24 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Add37_rtl_111|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add38_rtl_108                                                                                                  ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.21 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Add38_rtl_108                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.21 mW (0.21 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Add38_rtl_108|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add38_rtl_109                                                                                                  ; 0.42 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.23 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Add38_rtl_109                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.42 mW (0.42 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Add38_rtl_109|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Mult8_rtl_107                                                                                                  ; 0.31 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.14 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Mult8_rtl_107                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.31 mW (0.31 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.14 mW (0.14 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:4:Multi_unit|lpm_mult:Mult8_rtl_107|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;             |MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit                                                                ; 29.86 mW (26.43 mW)                  ; 22.35 mW (20.70 mW)             ; --                                ; 7.51 mW (5.73 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit                                                                                                                                                                                                                                                 ;
;                 |lpm_mult:Add35_rtl_154                                                                                                  ; 0.38 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.22 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Add35_rtl_154                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.38 mW (0.38 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.22 mW (0.22 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Add35_rtl_154|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add35_rtl_155                                                                                                  ; 0.42 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.23 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Add35_rtl_155                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.42 mW (0.42 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Add35_rtl_155|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add36_rtl_152                                                                                                  ; 0.37 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Add36_rtl_152                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.37 mW (0.37 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Add36_rtl_152|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add36_rtl_153                                                                                                  ; 0.41 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.22 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Add36_rtl_153                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.41 mW (0.41 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.22 mW (0.22 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Add36_rtl_153|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add37_rtl_101                                                                                                  ; 0.41 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.22 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Add37_rtl_101                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.41 mW (0.41 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.22 mW (0.22 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Add37_rtl_101|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add37_rtl_102                                                                                                  ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Add37_rtl_102                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Add37_rtl_102|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add38_rtl_99                                                                                                   ; 0.37 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Add38_rtl_99                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.37 mW (0.37 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Add38_rtl_99|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add38_rtl_100                                                                                                  ; 0.38 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Add38_rtl_100                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.38 mW (0.38 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Add38_rtl_100|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Mult8_rtl_98                                                                                                   ; 0.31 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.15 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Mult8_rtl_98                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.31 mW (0.31 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.15 mW (0.15 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:5:Multi_unit|lpm_mult:Mult8_rtl_98|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;             |MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit                                                                ; 29.52 mW (26.00 mW)                  ; 22.33 mW (20.68 mW)             ; --                                ; 7.19 mW (5.32 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit                                                                                                                                                                                                                                                 ;
;                 |lpm_mult:Add35_rtl_138                                                                                                  ; 0.36 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Add35_rtl_138                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.36 mW (0.36 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Add35_rtl_138|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add35_rtl_139                                                                                                  ; 0.43 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.24 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Add35_rtl_139                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.43 mW (0.43 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.24 mW (0.24 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Add35_rtl_139|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add36_rtl_136                                                                                                  ; 0.41 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.23 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Add36_rtl_136                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.41 mW (0.41 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Add36_rtl_136|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add36_rtl_137                                                                                                  ; 0.42 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.23 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Add36_rtl_137                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.42 mW (0.42 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Add36_rtl_137|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add37_rtl_81                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Add37_rtl_81                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Add37_rtl_81|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add37_rtl_82                                                                                                   ; 0.38 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Add37_rtl_82                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.38 mW (0.38 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Add37_rtl_82|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add38_rtl_79                                                                                                   ; 0.42 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.23 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Add38_rtl_79                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.42 mW (0.42 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Add38_rtl_79|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add38_rtl_80                                                                                                   ; 0.37 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Add38_rtl_80                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.37 mW (0.37 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Add38_rtl_80|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Mult8_rtl_78                                                                                                   ; 0.36 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Mult8_rtl_78                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.36 mW (0.36 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:6:Multi_unit|lpm_mult:Mult8_rtl_78|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;             |MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit                                                                ; 29.78 mW (26.40 mW)                  ; 22.34 mW (20.71 mW)             ; --                                ; 7.44 mW (5.69 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit                                                                                                                                                                                                                                                 ;
;                 |lpm_mult:Add35_rtl_134                                                                                                  ; 0.37 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.21 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Add35_rtl_134                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.37 mW (0.37 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.21 mW (0.21 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Add35_rtl_134|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add35_rtl_135                                                                                                  ; 0.43 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.24 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Add35_rtl_135                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.43 mW (0.43 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.24 mW (0.24 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Add35_rtl_135|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add36_rtl_132                                                                                                  ; 0.38 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Add36_rtl_132                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.38 mW (0.38 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Add36_rtl_132|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add36_rtl_133                                                                                                  ; 0.37 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Add36_rtl_133                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.37 mW (0.37 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Add36_rtl_133|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add37_rtl_76                                                                                                   ; 0.37 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Add37_rtl_76                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.37 mW (0.37 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Add37_rtl_76|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add37_rtl_77                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Add37_rtl_77                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Add37_rtl_77|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add38_rtl_74                                                                                                   ; 0.38 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Add38_rtl_74                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.38 mW (0.38 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Add38_rtl_74|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add38_rtl_75                                                                                                   ; 0.37 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Add38_rtl_75                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.37 mW (0.37 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Add38_rtl_75|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Mult8_rtl_73                                                                                                   ; 0.33 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Mult8_rtl_73                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.33 mW (0.33 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.17 mW (0.17 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:7:Multi_unit|lpm_mult:Mult8_rtl_73|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;             |MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit                                                                ; 30.63 mW (27.12 mW)                  ; 22.38 mW (20.75 mW)             ; --                                ; 8.25 mW (6.38 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit                                                                                                                                                                                                                                                 ;
;                 |lpm_mult:Add35_rtl_150                                                                                                  ; 0.38 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.23 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Add35_rtl_150                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.38 mW (0.38 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Add35_rtl_150|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add35_rtl_151                                                                                                  ; 0.45 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.26 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Add35_rtl_151                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.45 mW (0.45 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.26 mW (0.26 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Add35_rtl_151|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add36_rtl_148                                                                                                  ; 0.40 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.21 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Add36_rtl_148                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.40 mW (0.40 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.21 mW (0.21 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Add36_rtl_148|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add36_rtl_149                                                                                                  ; 0.41 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.21 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Add36_rtl_149                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.41 mW (0.41 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.21 mW (0.21 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Add36_rtl_149|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add37_rtl_96                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Add37_rtl_96                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Add37_rtl_96|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add37_rtl_97                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Add37_rtl_97                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Add37_rtl_97|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add38_rtl_94                                                                                                   ; 0.37 mW (0.00 mW)                    ; 0.18 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Add38_rtl_94                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.37 mW (0.37 mW)                    ; 0.18 mW (0.18 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Add38_rtl_94|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add38_rtl_95                                                                                                   ; 0.36 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Add38_rtl_95                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.36 mW (0.36 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.17 mW (0.17 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Add38_rtl_95|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Mult8_rtl_93                                                                                                   ; 0.36 mW (0.00 mW)                    ; 0.17 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Mult8_rtl_93                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.36 mW (0.36 mW)                    ; 0.17 mW (0.17 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:8:Multi_unit|lpm_mult:Mult8_rtl_93|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;             |MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit                                                                ; 30.92 mW (27.61 mW)                  ; 22.36 mW (20.72 mW)             ; --                                ; 8.56 mW (6.88 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit                                                                                                                                                                                                                                                 ;
;                 |lpm_mult:Add35_rtl_146                                                                                                  ; 0.35 mW (0.00 mW)                    ; 0.15 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Add35_rtl_146                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.35 mW (0.35 mW)                    ; 0.15 mW (0.15 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Add35_rtl_146|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add35_rtl_147                                                                                                  ; 0.35 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.16 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Add35_rtl_147                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.35 mW (0.35 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.16 mW (0.16 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Add35_rtl_147|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add36_rtl_144                                                                                                  ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Add36_rtl_144                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Add36_rtl_144|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add36_rtl_145                                                                                                  ; 0.35 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.16 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Add36_rtl_145                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.35 mW (0.35 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.16 mW (0.16 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Add36_rtl_145|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add37_rtl_91                                                                                                   ; 0.37 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Add37_rtl_91                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.37 mW (0.37 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Add37_rtl_91|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add37_rtl_92                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Add37_rtl_92                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Add37_rtl_92|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add38_rtl_89                                                                                                   ; 0.40 mW (0.00 mW)                    ; 0.18 mW (0.00 mW)               ; --                                ; 0.22 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Add38_rtl_89                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.40 mW (0.40 mW)                    ; 0.18 mW (0.18 mW)               ; --                                ; 0.22 mW (0.22 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Add38_rtl_89|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Add38_rtl_90                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Add38_rtl_90                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Add38_rtl_90|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;                 |lpm_mult:Mult8_rtl_88                                                                                                   ; 0.33 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Mult8_rtl_88                                                                                                                                                                                                                           ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.33 mW (0.33 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.17 mW (0.17 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:9:Multi_unit|lpm_mult:Mult8_rtl_88|mult_hb01:auto_generated                                                                                                                                                                                                  ;
;             |MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit                                                               ; 32.00 mW (28.78 mW)                  ; 22.34 mW (20.72 mW)             ; --                                ; 9.66 mW (8.06 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit                                                                                                                                                                                                                                                ;
;                 |lpm_mult:Add35_rtl_142                                                                                                  ; 0.34 mW (0.00 mW)                    ; 0.15 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Add35_rtl_142                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.34 mW (0.34 mW)                    ; 0.15 mW (0.15 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Add35_rtl_142|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add35_rtl_143                                                                                                  ; 0.37 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Add35_rtl_143                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.37 mW (0.37 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Add35_rtl_143|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add36_rtl_140                                                                                                  ; 0.35 mW (0.00 mW)                    ; 0.18 mW (0.00 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Add36_rtl_140                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.35 mW (0.35 mW)                    ; 0.18 mW (0.18 mW)               ; --                                ; 0.17 mW (0.17 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Add36_rtl_140|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add36_rtl_141                                                                                                  ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Add36_rtl_141                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Add36_rtl_141|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add37_rtl_86                                                                                                   ; 0.36 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Add37_rtl_86                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.36 mW (0.36 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Add37_rtl_86|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add37_rtl_87                                                                                                   ; 0.35 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.16 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Add37_rtl_87                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.35 mW (0.35 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.16 mW (0.16 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Add37_rtl_87|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add38_rtl_84                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.18 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Add38_rtl_84                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.18 mW (0.18 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Add38_rtl_84|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add38_rtl_85                                                                                                   ; 0.38 mW (0.00 mW)                    ; 0.18 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Add38_rtl_85                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.38 mW (0.38 mW)                    ; 0.18 mW (0.18 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Add38_rtl_85|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Mult8_rtl_83                                                                                                   ; 0.29 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.13 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Mult8_rtl_83                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.29 mW (0.29 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.13 mW (0.13 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:10:Multi_unit|lpm_mult:Mult8_rtl_83|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;             |MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit                                                               ; 32.67 mW (29.13 mW)                  ; 22.41 mW (20.76 mW)             ; --                                ; 10.26 mW (8.38 mW)                ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit                                                                                                                                                                                                                                                ;
;                 |lpm_mult:Add35_rtl_126                                                                                                  ; 0.39 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.23 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Add35_rtl_126                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Add35_rtl_126|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add35_rtl_127                                                                                                  ; 0.45 mW (0.00 mW)                    ; 0.20 mW (0.00 mW)               ; --                                ; 0.25 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Add35_rtl_127                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.45 mW (0.45 mW)                    ; 0.20 mW (0.20 mW)               ; --                                ; 0.25 mW (0.25 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Add35_rtl_127|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add36_rtl_124                                                                                                  ; 0.39 mW (0.00 mW)                    ; 0.18 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Add36_rtl_124                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.18 mW (0.18 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Add36_rtl_124|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add36_rtl_125                                                                                                  ; 0.40 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Add36_rtl_125                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.40 mW (0.40 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Add36_rtl_125|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add37_rtl_66                                                                                                   ; 0.40 mW (0.00 mW)                    ; 0.18 mW (0.00 mW)               ; --                                ; 0.22 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Add37_rtl_66                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.40 mW (0.40 mW)                    ; 0.18 mW (0.18 mW)               ; --                                ; 0.22 mW (0.22 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Add37_rtl_66|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add37_rtl_67                                                                                                   ; 0.41 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.22 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Add37_rtl_67                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.41 mW (0.41 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.22 mW (0.22 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Add37_rtl_67|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add38_rtl_64                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.20 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Add38_rtl_64                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.20 mW (0.20 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Add38_rtl_64|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add38_rtl_65                                                                                                   ; 0.38 mW (0.00 mW)                    ; 0.18 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Add38_rtl_65                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.38 mW (0.38 mW)                    ; 0.18 mW (0.18 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Add38_rtl_65|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Mult8_rtl_63                                                                                                   ; 0.33 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Mult8_rtl_63                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.33 mW (0.33 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.17 mW (0.17 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:11:Multi_unit|lpm_mult:Mult8_rtl_63|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;             |MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit                                                               ; 32.37 mW (28.47 mW)                  ; 22.39 mW (20.73 mW)             ; --                                ; 9.98 mW (7.73 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit                                                                                                                                                                                                                                                ;
;                 |lpm_mult:Add35_rtl_122                                                                                                  ; 0.44 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.27 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Add35_rtl_122                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.44 mW (0.44 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.27 mW (0.27 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Add35_rtl_122|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add35_rtl_123                                                                                                  ; 0.47 mW (0.00 mW)                    ; 0.20 mW (0.00 mW)               ; --                                ; 0.28 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Add35_rtl_123                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.47 mW (0.47 mW)                    ; 0.20 mW (0.20 mW)               ; --                                ; 0.28 mW (0.28 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Add35_rtl_123|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add36_rtl_120                                                                                                  ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.21 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Add36_rtl_120                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.21 mW (0.21 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Add36_rtl_120|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add36_rtl_121                                                                                                  ; 0.37 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Add36_rtl_121                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.37 mW (0.37 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Add36_rtl_121|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add37_rtl_61                                                                                                   ; 0.62 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.43 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Add37_rtl_61                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.62 mW (0.62 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.43 mW (0.43 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Add37_rtl_61|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add37_rtl_62                                                                                                   ; 0.42 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.22 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Add37_rtl_62                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.42 mW (0.42 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.22 mW (0.22 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Add37_rtl_62|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add38_rtl_59                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Add38_rtl_59                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Add38_rtl_59|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add38_rtl_60                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Add38_rtl_60                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Add38_rtl_60|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Mult8_rtl_58                                                                                                   ; 0.42 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.26 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Mult8_rtl_58                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.42 mW (0.42 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.26 mW (0.26 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:12:Multi_unit|lpm_mult:Mult8_rtl_58|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;             |MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit                                                               ; 31.63 mW (28.02 mW)                  ; 22.41 mW (20.76 mW)             ; --                                ; 9.22 mW (7.26 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit                                                                                                                                                                                                                                                ;
;                 |lpm_mult:Add35_rtl_118                                                                                                  ; 0.40 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.24 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Add35_rtl_118                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.40 mW (0.40 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.24 mW (0.24 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Add35_rtl_118|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add35_rtl_119                                                                                                  ; 0.41 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.22 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Add35_rtl_119                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.41 mW (0.41 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.22 mW (0.22 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Add35_rtl_119|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add36_rtl_116                                                                                                  ; 0.42 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.23 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Add36_rtl_116                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.42 mW (0.42 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Add36_rtl_116|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add36_rtl_117                                                                                                  ; 0.41 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.22 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Add36_rtl_117                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.41 mW (0.41 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.22 mW (0.22 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Add36_rtl_117|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add37_rtl_56                                                                                                   ; 0.40 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.21 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Add37_rtl_56                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.40 mW (0.40 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.21 mW (0.21 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Add37_rtl_56|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add37_rtl_57                                                                                                   ; 0.42 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.23 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Add37_rtl_57                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.42 mW (0.42 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Add37_rtl_57|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add38_rtl_54                                                                                                   ; 0.44 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.25 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Add38_rtl_54                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.44 mW (0.44 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.25 mW (0.25 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Add38_rtl_54|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add38_rtl_55                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Add38_rtl_55                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Add38_rtl_55|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Mult8_rtl_53                                                                                                   ; 0.33 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Mult8_rtl_53                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.33 mW (0.33 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.17 mW (0.17 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:13:Multi_unit|lpm_mult:Mult8_rtl_53|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;             |MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit                                                               ; 21.08 mW (11.15 mW)                  ; 7.27 mW (2.98 mW)               ; --                                ; 13.81 mW (8.18 mW)                ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit                                                                                                                                                                                                                                                ;
;                 |lpm_mult:Add35_rtl_114                                                                                                  ; 0.33 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Add35_rtl_114                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.33 mW (0.33 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.17 mW (0.17 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Add35_rtl_114|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add35_rtl_115                                                                                                  ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Add35_rtl_115                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Add35_rtl_115|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add36_rtl_112                                                                                                  ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Add36_rtl_112                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Add36_rtl_112|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add36_rtl_113                                                                                                  ; 0.38 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Add36_rtl_113                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.38 mW (0.38 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Add36_rtl_113|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add37_rtl_51                                                                                                   ; 0.40 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.21 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Add37_rtl_51                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.40 mW (0.40 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.21 mW (0.21 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Add37_rtl_51|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add37_rtl_52                                                                                                   ; 0.38 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Add37_rtl_52                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.38 mW (0.38 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Add37_rtl_52|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add38_rtl_49                                                                                                   ; 0.37 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Add38_rtl_49                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.37 mW (0.37 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Add38_rtl_49|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add38_rtl_50                                                                                                   ; 0.37 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Add38_rtl_50                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.37 mW (0.37 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Add38_rtl_50|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Mult8_rtl_48                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.23 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult8_rtl_48                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult8_rtl_48|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Mult9_rtl_42                                                                                                   ; 0.89 mW (0.00 mW)                    ; 0.33 mW (0.00 mW)               ; --                                ; 0.55 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult9_rtl_42                                                                                                                                                                                                                          ;
;                     |mult_8k01:auto_generated                                                                                            ; 0.89 mW (0.89 mW)                    ; 0.33 mW (0.33 mW)               ; --                                ; 0.55 mW (0.55 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult9_rtl_42|mult_8k01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Mult10_rtl_41                                                                                                  ; 0.87 mW (0.00 mW)                    ; 0.34 mW (0.00 mW)               ; --                                ; 0.53 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult10_rtl_41                                                                                                                                                                                                                         ;
;                     |mult_8k01:auto_generated                                                                                            ; 0.87 mW (0.87 mW)                    ; 0.34 mW (0.34 mW)               ; --                                ; 0.53 mW (0.53 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult10_rtl_41|mult_8k01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Mult11_rtl_40                                                                                                  ; 0.74 mW (0.00 mW)                    ; 0.33 mW (0.00 mW)               ; --                                ; 0.41 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult11_rtl_40                                                                                                                                                                                                                         ;
;                     |mult_8k01:auto_generated                                                                                            ; 0.74 mW (0.74 mW)                    ; 0.33 mW (0.33 mW)               ; --                                ; 0.41 mW (0.41 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult11_rtl_40|mult_8k01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Mult12_rtl_39                                                                                                  ; 0.76 mW (0.00 mW)                    ; 0.33 mW (0.00 mW)               ; --                                ; 0.43 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult12_rtl_39                                                                                                                                                                                                                         ;
;                     |mult_8k01:auto_generated                                                                                            ; 0.76 mW (0.76 mW)                    ; 0.33 mW (0.33 mW)               ; --                                ; 0.43 mW (0.43 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult12_rtl_39|mult_8k01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Mult13_rtl_38                                                                                                  ; 0.84 mW (0.00 mW)                    ; 0.33 mW (0.00 mW)               ; --                                ; 0.51 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult13_rtl_38                                                                                                                                                                                                                         ;
;                     |mult_8k01:auto_generated                                                                                            ; 0.84 mW (0.84 mW)                    ; 0.33 mW (0.33 mW)               ; --                                ; 0.51 mW (0.51 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult13_rtl_38|mult_8k01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Mult14_rtl_37                                                                                                  ; 0.77 mW (0.00 mW)                    ; 0.33 mW (0.00 mW)               ; --                                ; 0.44 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult14_rtl_37                                                                                                                                                                                                                         ;
;                     |mult_8k01:auto_generated                                                                                            ; 0.77 mW (0.77 mW)                    ; 0.33 mW (0.33 mW)               ; --                                ; 0.44 mW (0.44 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult14_rtl_37|mult_8k01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Mult15_rtl_36                                                                                                  ; 0.83 mW (0.00 mW)                    ; 0.33 mW (0.00 mW)               ; --                                ; 0.49 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult15_rtl_36                                                                                                                                                                                                                         ;
;                     |mult_8k01:auto_generated                                                                                            ; 0.83 mW (0.83 mW)                    ; 0.33 mW (0.33 mW)               ; --                                ; 0.49 mW (0.49 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult15_rtl_36|mult_8k01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Mult16_rtl_35                                                                                                  ; 0.83 mW (0.00 mW)                    ; 0.33 mW (0.00 mW)               ; --                                ; 0.49 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult16_rtl_35                                                                                                                                                                                                                         ;
;                     |mult_8k01:auto_generated                                                                                            ; 0.83 mW (0.83 mW)                    ; 0.33 mW (0.33 mW)               ; --                                ; 0.49 mW (0.49 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:14:Multi_unit|lpm_mult:Mult16_rtl_35|mult_8k01:auto_generated                                                                                                                                                                                                ;
;             |MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit                                                               ; 21.12 mW (11.59 mW)                  ; 7.06 mW (2.98 mW)               ; --                                ; 14.06 mW (8.61 mW)                ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit                                                                                                                                                                                                                                                ;
;                 |lpm_mult:Add35_rtl_105                                                                                                  ; 0.28 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.15 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Add35_rtl_105                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.28 mW (0.28 mW)                    ; 0.13 mW (0.13 mW)               ; --                                ; 0.15 mW (0.15 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Add35_rtl_105|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add35_rtl_106                                                                                                  ; 0.32 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Add35_rtl_106                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.32 mW (0.32 mW)                    ; 0.13 mW (0.13 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Add35_rtl_106|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add36_rtl_103                                                                                                  ; 0.32 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Add36_rtl_103                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.32 mW (0.32 mW)                    ; 0.13 mW (0.13 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Add36_rtl_103|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add36_rtl_104                                                                                                  ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Add36_rtl_104                                                                                                                                                                                                                         ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Add36_rtl_104|mult_hb01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Add37_rtl_46                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Add37_rtl_46                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Add37_rtl_46|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add37_rtl_47                                                                                                   ; 0.36 mW (0.00 mW)                    ; 0.18 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Add37_rtl_47                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.36 mW (0.36 mW)                    ; 0.18 mW (0.18 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Add37_rtl_47|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add38_rtl_44                                                                                                   ; 0.39 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Add38_rtl_44                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.39 mW (0.39 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Add38_rtl_44|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Add38_rtl_45                                                                                                   ; 0.38 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Add38_rtl_45                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.38 mW (0.38 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.19 mW (0.19 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Add38_rtl_45|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Mult8_rtl_43                                                                                                   ; 0.34 mW (0.00 mW)                    ; 0.16 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult8_rtl_43                                                                                                                                                                                                                          ;
;                     |mult_hb01:auto_generated                                                                                            ; 0.34 mW (0.34 mW)                    ; 0.16 mW (0.16 mW)               ; --                                ; 0.18 mW (0.18 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult8_rtl_43|mult_hb01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Mult9_rtl_34                                                                                                   ; 0.82 mW (0.00 mW)                    ; 0.32 mW (0.00 mW)               ; --                                ; 0.50 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult9_rtl_34                                                                                                                                                                                                                          ;
;                     |mult_8k01:auto_generated                                                                                            ; 0.82 mW (0.82 mW)                    ; 0.32 mW (0.32 mW)               ; --                                ; 0.50 mW (0.50 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult9_rtl_34|mult_8k01:auto_generated                                                                                                                                                                                                 ;
;                 |lpm_mult:Mult10_rtl_33                                                                                                  ; 0.86 mW (0.00 mW)                    ; 0.32 mW (0.00 mW)               ; --                                ; 0.53 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult10_rtl_33                                                                                                                                                                                                                         ;
;                     |mult_8k01:auto_generated                                                                                            ; 0.86 mW (0.86 mW)                    ; 0.32 mW (0.32 mW)               ; --                                ; 0.53 mW (0.53 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult10_rtl_33|mult_8k01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Mult11_rtl_32                                                                                                  ; 0.80 mW (0.00 mW)                    ; 0.32 mW (0.00 mW)               ; --                                ; 0.48 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult11_rtl_32                                                                                                                                                                                                                         ;
;                     |mult_8k01:auto_generated                                                                                            ; 0.80 mW (0.80 mW)                    ; 0.32 mW (0.32 mW)               ; --                                ; 0.48 mW (0.48 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult11_rtl_32|mult_8k01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Mult12_rtl_31                                                                                                  ; 0.82 mW (0.00 mW)                    ; 0.33 mW (0.00 mW)               ; --                                ; 0.49 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult12_rtl_31                                                                                                                                                                                                                         ;
;                     |mult_8k01:auto_generated                                                                                            ; 0.82 mW (0.82 mW)                    ; 0.33 mW (0.33 mW)               ; --                                ; 0.49 mW (0.49 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult12_rtl_31|mult_8k01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Mult13_rtl_30                                                                                                  ; 0.83 mW (0.00 mW)                    ; 0.33 mW (0.00 mW)               ; --                                ; 0.51 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult13_rtl_30                                                                                                                                                                                                                         ;
;                     |mult_8k01:auto_generated                                                                                            ; 0.83 mW (0.83 mW)                    ; 0.33 mW (0.33 mW)               ; --                                ; 0.51 mW (0.51 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult13_rtl_30|mult_8k01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Mult14_rtl_29                                                                                                  ; 0.71 mW (0.00 mW)                    ; 0.32 mW (0.00 mW)               ; --                                ; 0.39 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult14_rtl_29                                                                                                                                                                                                                         ;
;                     |mult_8k01:auto_generated                                                                                            ; 0.71 mW (0.71 mW)                    ; 0.32 mW (0.32 mW)               ; --                                ; 0.39 mW (0.39 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult14_rtl_29|mult_8k01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Mult15_rtl_28                                                                                                  ; 0.83 mW (0.00 mW)                    ; 0.32 mW (0.00 mW)               ; --                                ; 0.51 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult15_rtl_28                                                                                                                                                                                                                         ;
;                     |mult_8k01:auto_generated                                                                                            ; 0.83 mW (0.83 mW)                    ; 0.32 mW (0.32 mW)               ; --                                ; 0.51 mW (0.51 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult15_rtl_28|mult_8k01:auto_generated                                                                                                                                                                                                ;
;                 |lpm_mult:Mult16_rtl_27                                                                                                  ; 0.68 mW (0.00 mW)                    ; 0.33 mW (0.00 mW)               ; --                                ; 0.36 mW (0.00 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult16_rtl_27                                                                                                                                                                                                                         ;
;                     |mult_8k01:auto_generated                                                                                            ; 0.68 mW (0.68 mW)                    ; 0.33 mW (0.33 mW)               ; --                                ; 0.36 mW (0.36 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine|MultiMultiplierEngine:\MultiMultiplierEngineX16:15:Multi_unit|lpm_mult:Mult16_rtl_27|mult_8k01:auto_generated                                                                                                                                                                                                ;
;         |Relu_out_FIFO:Relu_out_FIFO_MEM                                                                                                 ; 203.26 mW (9.21 mW)                  ; 105.92 mW (0.09 mW)             ; --                                ; 97.34 mW (9.12 mW)                ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Relu_out_FIFO:Relu_out_FIFO_MEM                                                                                                                                                                                                                                                                                                                                 ;
;             |DP_RAM:RELU_MEM                                                                                                             ; 194.05 mW (0.00 mW)                  ; 105.83 mW (0.00 mW)             ; --                                ; 88.22 mW (0.00 mW)                ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Relu_out_FIFO:Relu_out_FIFO_MEM|DP_RAM:RELU_MEM                                                                                                                                                                                                                                                                                                                 ;
;                 |altsyncram:altsyncram_component                                                                                         ; 194.05 mW (0.00 mW)                  ; 105.83 mW (0.00 mW)             ; --                                ; 88.22 mW (0.00 mW)                ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Relu_out_FIFO:Relu_out_FIFO_MEM|DP_RAM:RELU_MEM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                 ;
;                     |altsyncram_b924:auto_generated                                                                                      ; 194.05 mW (194.05 mW)                ; 105.83 mW (105.83 mW)           ; --                                ; 88.22 mW (88.22 mW)               ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Relu_out_FIFO:Relu_out_FIFO_MEM|DP_RAM:RELU_MEM|altsyncram:altsyncram_component|altsyncram_b924:auto_generated                                                                                                                                                                                                                                                  ;
;         |Results_comparator_Chars:Results                                                                                                ; 3.53 mW (3.53 mW)                    ; 1.32 mW (1.32 mW)               ; --                                ; 2.21 mW (2.21 mW)                 ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Results_comparator_Chars:Results                                                                                                                                                                                                                                                                                                                                ;
;         |System_SM:SysCU                                                                                                                 ; 15.60 mW (15.60 mW)                  ; 0.18 mW (0.18 mW)               ; --                                ; 15.42 mW (15.42 mW)               ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|System_SM:SysCU                                                                                                                                                                                                                                                                                                                                                 ;
;         |XROM:WFC_MEM                                                                                                                    ; 72.64 mW (0.00 mW)                   ; 50.41 mW (0.00 mW)              ; --                                ; 22.23 mW (0.00 mW)                ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|XROM:WFC_MEM                                                                                                                                                                                                                                                                                                                                                    ;
;             |altsyncram:altsyncram_component                                                                                             ; 72.64 mW (0.00 mW)                   ; 50.41 mW (0.00 mW)              ; --                                ; 22.23 mW (0.00 mW)                ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|XROM:WFC_MEM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                    ;
;                 |altsyncram_htv3:auto_generated                                                                                          ; 72.64 mW (72.64 mW)                  ; 50.41 mW (50.41 mW)             ; --                                ; 22.23 mW (22.23 mW)               ; |DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|XROM:WFC_MEM|altsyncram:altsyncram_component|altsyncram_htv3:auto_generated                                                                                                                                                                                                                                                                                     ;
;     |AHIM:ahim                                                                                                                           ; 60.59 mW (0.00 mW)                   ; 45.65 mW (0.00 mW)              ; --                                ; 14.94 mW (0.00 mW)                ; |DE10_Standard_GHRD|AHIM:ahim                                                                                                                                                                                                                                                                                                                                                                                       ;
;         |Breakpoint_RAM:Breakpoint_ram                                                                                                   ; 1.48 mW (0.00 mW)                    ; 1.38 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE10_Standard_GHRD|AHIM:ahim|Breakpoint_RAM:Breakpoint_ram                                                                                                                                                                                                                                                                                                                                                         ;
;             |altsyncram:altsyncram_component                                                                                             ; 1.48 mW (0.00 mW)                    ; 1.38 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE10_Standard_GHRD|AHIM:ahim|Breakpoint_RAM:Breakpoint_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                         ;
;                 |altsyncram_ae02:auto_generated                                                                                          ; 1.48 mW (1.48 mW)                    ; 1.38 mW (1.38 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |DE10_Standard_GHRD|AHIM:ahim|Breakpoint_RAM:Breakpoint_ram|altsyncram:altsyncram_component|altsyncram_ae02:auto_generated                                                                                                                                                                                                                                                                                          ;
;         |ahim_core_controller:ahim_cc                                                                                                    ; 3.60 mW (3.60 mW)                    ; 0.86 mW (0.86 mW)               ; --                                ; 2.74 mW (2.74 mW)                 ; |DE10_Standard_GHRD|AHIM:ahim|ahim_core_controller:ahim_cc                                                                                                                                                                                                                                                                                                                                                          ;
;         |Result_FILO:filo_inst                                                                                                           ; 4.40 mW (0.31 mW)                    ; 1.64 mW (0.08 mW)               ; --                                ; 2.76 mW (0.22 mW)                 ; |DE10_Standard_GHRD|AHIM:ahim|Result_FILO:filo_inst                                                                                                                                                                                                                                                                                                                                                                 ;
;             |dp_ram_ver:filo_inst                                                                                                        ; 4.09 mW (0.00 mW)                    ; 1.56 mW (0.00 mW)               ; --                                ; 2.53 mW (0.00 mW)                 ; |DE10_Standard_GHRD|AHIM:ahim|Result_FILO:filo_inst|dp_ram_ver:filo_inst                                                                                                                                                                                                                                                                                                                                            ;
;                 |altsyncram:altsyncram_component                                                                                         ; 4.09 mW (0.00 mW)                    ; 1.56 mW (0.00 mW)               ; --                                ; 2.53 mW (0.00 mW)                 ; |DE10_Standard_GHRD|AHIM:ahim|Result_FILO:filo_inst|dp_ram_ver:filo_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                            ;
;                     |altsyncram_3e02:auto_generated                                                                                      ; 4.09 mW (4.09 mW)                    ; 1.56 mW (1.56 mW)               ; --                                ; 2.53 mW (2.53 mW)                 ; |DE10_Standard_GHRD|AHIM:ahim|Result_FILO:filo_inst|dp_ram_ver:filo_inst|altsyncram:altsyncram_component|altsyncram_3e02:auto_generated                                                                                                                                                                                                                                                                             ;
;         |dp_ram_ver:img_ram                                                                                                              ; 42.06 mW (0.00 mW)                   ; 41.00 mW (0.00 mW)              ; --                                ; 1.06 mW (0.00 mW)                 ; |DE10_Standard_GHRD|AHIM:ahim|dp_ram_ver:img_ram                                                                                                                                                                                                                                                                                                                                                                    ;
;             |altsyncram:altsyncram_component                                                                                             ; 42.06 mW (0.00 mW)                   ; 41.00 mW (0.00 mW)              ; --                                ; 1.06 mW (0.00 mW)                 ; |DE10_Standard_GHRD|AHIM:ahim|dp_ram_ver:img_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                    ;
;                 |altsyncram_rn02:auto_generated                                                                                          ; 42.06 mW (42.06 mW)                  ; 41.00 mW (41.00 mW)             ; --                                ; 1.06 mW (1.06 mW)                 ; |DE10_Standard_GHRD|AHIM:ahim|dp_ram_ver:img_ram|altsyncram:altsyncram_component|altsyncram_rn02:auto_generated                                                                                                                                                                                                                                                                                                     ;
;         |OCR_RX_UNIT:ocr_rx_unit                                                                                                         ; 1.08 mW (1.08 mW)                    ; 0.39 mW (0.39 mW)               ; --                                ; 0.69 mW (0.69 mW)                 ; |DE10_Standard_GHRD|AHIM:ahim|OCR_RX_UNIT:ocr_rx_unit                                                                                                                                                                                                                                                                                                                                                               ;
;         |RX_UNIT:rx_unit                                                                                                                 ; 7.41 mW (7.41 mW)                    ; 0.20 mW (0.20 mW)               ; --                                ; 7.21 mW (7.21 mW)                 ; |DE10_Standard_GHRD|AHIM:ahim|RX_UNIT:rx_unit                                                                                                                                                                                                                                                                                                                                                                       ;
;         |TX_UNIT:tx_unit                                                                                                                 ; 0.55 mW (0.55 mW)                    ; 0.17 mW (0.17 mW)               ; --                                ; 0.38 mW (0.38 mW)                 ; |DE10_Standard_GHRD|AHIM:ahim|TX_UNIT:tx_unit                                                                                                                                                                                                                                                                                                                                                                       ;
;     |hard_block:auto_generated_inst                                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|hard_block:auto_generated_inst                                                                                                                                                                                                                                                                                                                                                                  ;
;     |sld_hub:auto_hub                                                                                                                    ; 1.06 mW (0.00 mW)                    ; 0.24 mW (0.00 mW)               ; --                                ; 0.82 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                ;
;         |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric ; 1.06 mW (0.00 mW)                    ; 0.24 mW (0.00 mW)               ; --                                ; 0.82 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                ;
;             |alt_sld_fab:instrumentation_fabric                                                                                          ; 1.06 mW (0.00 mW)                    ; 0.24 mW (0.00 mW)               ; --                                ; 0.82 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                             ;
;                 |alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                     ; 1.06 mW (0.04 mW)                    ; 0.24 mW (0.01 mW)               ; --                                ; 0.82 mW (0.03 mW)                 ; |DE10_Standard_GHRD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                         ;
;                     |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                         ; 1.03 mW (0.00 mW)                    ; 0.24 mW (0.00 mW)               ; --                                ; 0.79 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                             ;
;                         |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                    ; 1.03 mW (0.76 mW)                    ; 0.24 mW (0.18 mW)               ; --                                ; 0.79 mW (0.58 mW)                 ; |DE10_Standard_GHRD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                ;
;                             |sld_rom_sr:hub_info_reg                                                                                     ; 0.10 mW (0.10 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE10_Standard_GHRD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                        ;
;                             |sld_shadow_jsm:shadow_jsm                                                                                   ; 0.16 mW (0.16 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.14 mW (0.14 mW)                 ; |DE10_Standard_GHRD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                      ;
;         |sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_hub:auto_hub|sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst                                                                                                                                                                                                                                                                                                          ;
;     |sld_signaltap:auto_signaltap_0                                                                                                      ; 38.31 mW (3.70 mW)                   ; 10.26 mW (1.10 mW)              ; --                                ; 28.05 mW (2.60 mW)                ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                  ;
;         |sld_jtag_endpoint_adapter:\gen_jtag_signal_adapter:jtag_signal_adapter                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_jtag_endpoint_adapter:\gen_jtag_signal_adapter:jtag_signal_adapter                                                                                                                                                                                                                                                                                           ;
;         |sld_signaltap_impl:sld_signaltap_body                                                                                           ; 34.62 mW (0.00 mW)                   ; 9.17 mW (0.00 mW)               ; --                                ; 25.45 mW (0.00 mW)                ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                            ;
;             |sld_signaltap_implb:sld_signaltap_body                                                                                      ; 34.62 mW (17.08 mW)                  ; 9.17 mW (3.43 mW)               ; --                                ; 25.45 mW (13.65 mW)               ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                     ;
;                 |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                        ; 2.94 mW (0.09 mW)                    ; 0.61 mW (0.01 mW)               ; --                                ; 2.33 mW (0.08 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                    ;
;                     |lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                           ; 0.04 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                          ;
;                         |cntr_2ci:auto_generated                                                                                         ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2ci:auto_generated                                                                                                                  ;
;                     |lpm_shiftreg:info_data_shift_out                                                                                    ; 0.07 mW (0.07 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                   ;
;                     |lpm_shiftreg:ram_data_shift_out                                                                                     ; 2.34 mW (2.34 mW)                    ; 0.53 mW (0.53 mW)               ; --                                ; 1.81 mW (1.81 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                    ;
;                     |lpm_counter:read_pointer_counter                                                                                    ; 0.28 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.27 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                   ;
;                         |cntr_7vi:auto_generated                                                                                         ; 0.28 mW (0.28 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.27 mW (0.27 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated                                                                                                                                           ;
;                     |lpm_counter:status_advance_pointer_counter                                                                          ; 0.03 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                         ;
;                         |cntr_39i:auto_generated                                                                                         ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated                                                                                                                                 ;
;                     |lpm_shiftreg:status_data_shift_out                                                                                  ; 0.07 mW (0.07 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                 ;
;                     |lpm_counter:status_read_pointer_counter                                                                             ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                            ;
;                         |cntr_kri:auto_generated                                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                    ;
;                 |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                          ; 0.29 mW (0.26 mW)                    ; 0.14 mW (0.13 mW)               ; --                                ; 0.15 mW (0.13 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                      ;
;                     |lpm_mux:mux                                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                          ;
;                     |lpm_decode:wdecoder                                                                                                 ; 0.03 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                  ;
;                         |decode_vnf:auto_generated                                                                                       ; 0.03 mW (0.03 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                        ;
;                 |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                         ; 2.22 mW (0.00 mW)                    ; 1.23 mW (0.00 mW)               ; --                                ; 0.99 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                     ;
;                     |altsyncram_7f84:auto_generated                                                                                      ; 2.22 mW (2.22 mW)                    ; 1.23 mW (1.23 mW)               ; --                                ; 0.99 mW (0.99 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7f84:auto_generated                                                                                                                                                                                                      ;
;                 |serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                 ; 0.08 mW (0.08 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                             ;
;                 |sld_rom_sr:crc_rom_sr                                                                                                   ; 0.11 mW (0.11 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                               ;
;                 |sld_ela_control:ela_control                                                                                             ; 11.22 mW (0.00 mW)                   ; 3.46 mW (0.00 mW)               ; --                                ; 7.76 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                         ;
;                     |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                       ; 0.06 mW (0.02 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.05 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                           ;
;                         |lpm_shiftreg:trigger_config_deserialize                                                                         ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                   ;
;                     |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                          ; 11.14 mW (0.00 mW)                   ; 3.44 mW (0.00 mW)               ; --                                ; 7.70 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                              ;
;                         |sld_ela_trigger_3lp:auto_generated                                                                              ; 11.14 mW (0.00 mW)                   ; 3.44 mW (0.00 mW)               ; --                                ; 7.70 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated                                                                                                                                           ;
;                             |sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1                                            ; 11.14 mW (1.44 mW)                   ; 3.44 mW (0.63 mW)               ; --                                ; 7.70 mW (0.80 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1                                                                          ;
;                                 |lpm_shiftreg:config_shiftreg_4                                                                          ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ;
;                                 |lpm_shiftreg:config_shiftreg_5                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ;
;                                 |lpm_shiftreg:config_shiftreg_7                                                                          ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ;
;                                 |lpm_shiftreg:config_shiftreg_8                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ;
;                                 |lpm_shiftreg:config_shiftreg_10                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ;
;                                 |lpm_shiftreg:config_shiftreg_11                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ;
;                                 |lpm_shiftreg:config_shiftreg_13                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ;
;                                 |lpm_shiftreg:config_shiftreg_14                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ;
;                                 |lpm_shiftreg:config_shiftreg_16                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ;
;                                 |lpm_shiftreg:config_shiftreg_17                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ;
;                                 |lpm_shiftreg:config_shiftreg_19                                                                         ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ;
;                                 |lpm_shiftreg:config_shiftreg_20                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ;
;                                 |lpm_shiftreg:config_shiftreg_22                                                                         ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ;
;                                 |lpm_shiftreg:config_shiftreg_23                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ;
;                                 |lpm_shiftreg:config_shiftreg_25                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                          ;
;                                 |lpm_shiftreg:config_shiftreg_26                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ;
;                                 |lpm_shiftreg:config_shiftreg_28                                                                         ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                          ;
;                                 |lpm_shiftreg:config_shiftreg_29                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ;
;                                 |lpm_shiftreg:config_shiftreg_31                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                          ;
;                                 |lpm_shiftreg:config_shiftreg_32                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ;
;                                 |lpm_shiftreg:config_shiftreg_34                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ;
;                                 |lpm_shiftreg:config_shiftreg_35                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ;
;                                 |lpm_shiftreg:config_shiftreg_37                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ;
;                                 |lpm_shiftreg:config_shiftreg_38                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ;
;                                 |lpm_shiftreg:config_shiftreg_40                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                          ;
;                                 |lpm_shiftreg:config_shiftreg_41                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ;
;                                 |lpm_shiftreg:config_shiftreg_43                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                          ;
;                                 |lpm_shiftreg:config_shiftreg_44                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ;
;                                 |lpm_shiftreg:config_shiftreg_46                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                          ;
;                                 |lpm_shiftreg:config_shiftreg_47                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ;
;                                 |lpm_shiftreg:config_shiftreg_49                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                          ;
;                                 |lpm_shiftreg:config_shiftreg_50                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ;
;                                 |lpm_shiftreg:config_shiftreg_51                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ;
;                                 |lpm_shiftreg:config_shiftreg_52                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                          ;
;                                 |lpm_shiftreg:config_shiftreg_54                                                                         ; 0.08 mW (0.08 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                          ;
;                                 |lpm_shiftreg:config_shiftreg_55                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                          ;
;                                 |lpm_shiftreg:config_shiftreg_57                                                                         ; 0.08 mW (0.08 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ;
;                                 |lpm_shiftreg:config_shiftreg_58                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                          ;
;                                 |lpm_shiftreg:config_shiftreg_59                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ;
;                                 |lpm_shiftreg:config_shiftreg_62                                                                         ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ;
;                                 |lpm_shiftreg:config_shiftreg_63                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ;
;                                 |lpm_shiftreg:config_shiftreg_65                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ;
;                                 |lpm_shiftreg:config_shiftreg_66                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ;
;                                 |lpm_shiftreg:config_shiftreg_68                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ;
;                                 |lpm_shiftreg:config_shiftreg_69                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ;
;                                 |lpm_shiftreg:config_shiftreg_71                                                                         ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ;
;                                 |lpm_shiftreg:config_shiftreg_72                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ;
;                                 |lpm_shiftreg:config_shiftreg_75                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ;
;                                 |lpm_shiftreg:config_shiftreg_76                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                          ;
;                                 |lpm_shiftreg:config_shiftreg_78                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ;
;                                 |lpm_shiftreg:config_shiftreg_79                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                          ;
;                                 |lpm_shiftreg:config_shiftreg_81                                                                         ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ;
;                                 |lpm_shiftreg:config_shiftreg_82                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                          ;
;                                 |lpm_shiftreg:config_shiftreg_83                                                                         ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                          ;
;                                 |lpm_shiftreg:config_shiftreg_84                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ;
;                                 |lpm_shiftreg:config_shiftreg_86                                                                         ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                          ;
;                                 |lpm_shiftreg:config_shiftreg_87                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ;
;                                 |lpm_shiftreg:config_shiftreg_89                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ;
;                                 |lpm_shiftreg:config_shiftreg_90                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ;
;                                 |lpm_shiftreg:config_shiftreg_91                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                          ;
;                                 |lpm_shiftreg:config_shiftreg_93                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ;
;                                 |lpm_shiftreg:config_shiftreg_94                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                          ;
;                                 |lpm_shiftreg:config_shiftreg_96                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ;
;                                 |lpm_shiftreg:config_shiftreg_97                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                          ;
;                                 |lpm_shiftreg:config_shiftreg_98                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                          ;
;                                 |lpm_shiftreg:config_shiftreg_101                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                         ;
;                                 |lpm_shiftreg:config_shiftreg_102                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ;
;                                 |lpm_shiftreg:config_shiftreg_104                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                         ;
;                                 |lpm_shiftreg:config_shiftreg_105                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ;
;                                 |lpm_shiftreg:config_shiftreg_107                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                         ;
;                                 |lpm_shiftreg:config_shiftreg_108                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ;
;                                 |lpm_shiftreg:config_shiftreg_110                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                         ;
;                                 |lpm_shiftreg:config_shiftreg_111                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ;
;                                 |lpm_shiftreg:config_shiftreg_113                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                         ;
;                                 |lpm_shiftreg:config_shiftreg_114                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ;
;                                 |lpm_shiftreg:config_shiftreg_116                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                         ;
;                                 |lpm_shiftreg:config_shiftreg_117                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ;
;                                 |lpm_shiftreg:config_shiftreg_119                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                         ;
;                                 |lpm_shiftreg:config_shiftreg_120                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ;
;                                 |lpm_shiftreg:config_shiftreg_122                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                         ;
;                                 |lpm_shiftreg:config_shiftreg_123                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                         ;
;                                 |lpm_shiftreg:config_shiftreg_125                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                         ;
;                                 |lpm_shiftreg:config_shiftreg_126                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                         ;
;                                 |lpm_shiftreg:config_shiftreg_128                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                         ;
;                                 |lpm_shiftreg:config_shiftreg_129                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ;
;                                 |lpm_shiftreg:config_shiftreg_131                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                         ;
;                                 |lpm_shiftreg:config_shiftreg_132                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                         ;
;                                 |lpm_shiftreg:config_shiftreg_134                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_134                                         ;
;                                 |lpm_shiftreg:config_shiftreg_135                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                         ;
;                                 |lpm_shiftreg:config_shiftreg_137                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                         ;
;                                 |lpm_shiftreg:config_shiftreg_138                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                         ;
;                                 |lpm_shiftreg:config_shiftreg_140                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_140                                         ;
;                                 |lpm_shiftreg:config_shiftreg_141                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                         ;
;                                 |lpm_shiftreg:config_shiftreg_143                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_143                                         ;
;                                 |lpm_shiftreg:config_shiftreg_144                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                         ;
;                                 |lpm_shiftreg:config_shiftreg_146                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                         ;
;                                 |lpm_shiftreg:config_shiftreg_147                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                         ;
;                                 |lpm_shiftreg:config_shiftreg_148                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_148                                         ;
;                                 |lpm_shiftreg:config_shiftreg_149                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                         ;
;                                 |lpm_shiftreg:config_shiftreg_151                                                                        ; 0.08 mW (0.08 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_151                                         ;
;                                 |lpm_shiftreg:config_shiftreg_152                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_152                                         ;
;                                 |lpm_shiftreg:config_shiftreg_154                                                                        ; 0.08 mW (0.08 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_154                                         ;
;                                 |lpm_shiftreg:config_shiftreg_155                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                         ;
;                                 |lpm_shiftreg:config_shiftreg_156                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                         ;
;                                 |lpm_shiftreg:config_shiftreg_159                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                         ;
;                                 |lpm_shiftreg:config_shiftreg_160                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_160                                         ;
;                                 |lpm_shiftreg:config_shiftreg_163                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_163                                         ;
;                                 |lpm_shiftreg:config_shiftreg_164                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_164                                         ;
;                                 |lpm_shiftreg:config_shiftreg_166                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_166                                         ;
;                                 |lpm_shiftreg:config_shiftreg_167                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_167                                         ;
;                                 |lpm_shiftreg:config_shiftreg_169                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_169                                         ;
;                                 |lpm_shiftreg:config_shiftreg_170                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_170                                         ;
;                                 |lpm_shiftreg:config_shiftreg_172                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_172                                         ;
;                                 |lpm_shiftreg:config_shiftreg_173                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_173                                         ;
;                                 |lpm_shiftreg:config_shiftreg_175                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_175                                         ;
;                                 |lpm_shiftreg:config_shiftreg_176                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_176                                         ;
;                                 |lpm_shiftreg:config_shiftreg_178                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_178                                         ;
;                                 |lpm_shiftreg:config_shiftreg_179                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_179                                         ;
;                                 |lpm_shiftreg:config_shiftreg_181                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_181                                         ;
;                                 |lpm_shiftreg:config_shiftreg_182                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_182                                         ;
;                                 |lpm_shiftreg:config_shiftreg_184                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_184                                         ;
;                                 |lpm_shiftreg:config_shiftreg_185                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_185                                         ;
;                                 |lpm_shiftreg:config_shiftreg_186                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                         ;
;                                 |lpm_shiftreg:config_shiftreg_187                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_187                                         ;
;                                 |lpm_shiftreg:config_shiftreg_189                                                                        ; 0.05 mW (0.05 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                         ;
;                                 |lpm_shiftreg:config_shiftreg_190                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_190                                         ;
;                                 |lpm_shiftreg:config_shiftreg_192                                                                        ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                         ;
;                                 |lpm_shiftreg:config_shiftreg_193                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_193                                         ;
;                                 |lpm_shiftreg:config_shiftreg_194                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_194                                         ;
;                                 |lpm_shiftreg:config_shiftreg_195                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                         ;
;                                 |lpm_shiftreg:config_shiftreg_198                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_198                                         ;
;                                 |lpm_shiftreg:config_shiftreg_199                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_199                                         ;
;                                 |lpm_shiftreg:config_shiftreg_201                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                         ;
;                                 |lpm_shiftreg:config_shiftreg_202                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_202                                         ;
;                                 |lpm_shiftreg:config_shiftreg_204                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                         ;
;                                 |lpm_shiftreg:config_shiftreg_205                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_205                                         ;
;                                 |lpm_shiftreg:config_shiftreg_207                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                         ;
;                                 |lpm_shiftreg:config_shiftreg_208                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_208                                         ;
;                                 |lpm_shiftreg:config_shiftreg_210                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                         ;
;                                 |lpm_shiftreg:config_shiftreg_211                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_211                                         ;
;                                 |lpm_shiftreg:config_shiftreg_213                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                         ;
;                                 |lpm_shiftreg:config_shiftreg_214                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_214                                         ;
;                                 |lpm_shiftreg:config_shiftreg_216                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                         ;
;                                 |lpm_shiftreg:config_shiftreg_217                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_217                                         ;
;                                 |lpm_shiftreg:config_shiftreg_219                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                         ;
;                                 |lpm_shiftreg:config_shiftreg_220                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_220                                         ;
;                                 |lpm_shiftreg:config_shiftreg_221                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_221                                         ;
;                                 |lpm_shiftreg:config_shiftreg_222                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                         ;
;                                 |lpm_shiftreg:config_shiftreg_224                                                                        ; 0.05 mW (0.05 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_224                                         ;
;                                 |lpm_shiftreg:config_shiftreg_225                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                         ;
;                                 |lpm_shiftreg:config_shiftreg_227                                                                        ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_227                                         ;
;                                 |lpm_shiftreg:config_shiftreg_228                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                         ;
;                                 |lpm_shiftreg:config_shiftreg_229                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_229                                         ;
;                                 |lpm_shiftreg:config_shiftreg_232                                                                        ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_232                                         ;
;                                 |lpm_shiftreg:config_shiftreg_233                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_233                                         ;
;                                 |lpm_shiftreg:config_shiftreg_235                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_235                                         ;
;                                 |lpm_shiftreg:config_shiftreg_236                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_236                                         ;
;                                 |lpm_shiftreg:config_shiftreg_238                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_238                                         ;
;                                 |lpm_shiftreg:config_shiftreg_239                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_239                                         ;
;                                 |lpm_shiftreg:config_shiftreg_241                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_241                                         ;
;                                 |lpm_shiftreg:config_shiftreg_242                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_242                                         ;
;                                 |lpm_shiftreg:config_shiftreg_244                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_244                                         ;
;                                 |lpm_shiftreg:config_shiftreg_245                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_245                                         ;
;                                 |lpm_shiftreg:config_shiftreg_247                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_247                                         ;
;                                 |lpm_shiftreg:config_shiftreg_248                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_248                                         ;
;                                 |lpm_shiftreg:config_shiftreg_250                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_250                                         ;
;                                 |lpm_shiftreg:config_shiftreg_251                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_251                                         ;
;                                 |lpm_shiftreg:config_shiftreg_253                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_253                                         ;
;                                 |lpm_shiftreg:config_shiftreg_254                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_254                                         ;
;                                 |lpm_shiftreg:config_shiftreg_256                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_256                                         ;
;                                 |lpm_shiftreg:config_shiftreg_257                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_257                                         ;
;                                 |lpm_shiftreg:config_shiftreg_259                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_259                                         ;
;                                 |lpm_shiftreg:config_shiftreg_260                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_260                                         ;
;                                 |lpm_shiftreg:config_shiftreg_262                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_262                                         ;
;                                 |lpm_shiftreg:config_shiftreg_263                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_263                                         ;
;                                 |lpm_shiftreg:config_shiftreg_265                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_265                                         ;
;                                 |lpm_shiftreg:config_shiftreg_266                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_266                                         ;
;                                 |lpm_shiftreg:config_shiftreg_268                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_268                                         ;
;                                 |lpm_shiftreg:config_shiftreg_269                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_269                                         ;
;                                 |lpm_shiftreg:config_shiftreg_271                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_271                                         ;
;                                 |lpm_shiftreg:config_shiftreg_272                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_272                                         ;
;                                 |lpm_shiftreg:config_shiftreg_274                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_274                                         ;
;                                 |lpm_shiftreg:config_shiftreg_275                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_275                                         ;
;                                 |lpm_shiftreg:config_shiftreg_277                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_277                                         ;
;                                 |lpm_shiftreg:config_shiftreg_278                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_278                                         ;
;                                 |lpm_shiftreg:config_shiftreg_280                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_280                                         ;
;                                 |lpm_shiftreg:config_shiftreg_281                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_281                                         ;
;                                 |lpm_shiftreg:config_shiftreg_283                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_283                                         ;
;                                 |lpm_shiftreg:config_shiftreg_284                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_284                                         ;
;                                 |lpm_shiftreg:config_shiftreg_286                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_286                                         ;
;                                 |lpm_shiftreg:config_shiftreg_287                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_287                                         ;
;                                 |lpm_shiftreg:config_shiftreg_289                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_289                                         ;
;                                 |lpm_shiftreg:config_shiftreg_290                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_290                                         ;
;                                 |lpm_shiftreg:config_shiftreg_292                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_292                                         ;
;                                 |lpm_shiftreg:config_shiftreg_293                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_293                                         ;
;                                 |lpm_shiftreg:config_shiftreg_295                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_295                                         ;
;                                 |lpm_shiftreg:config_shiftreg_296                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_296                                         ;
;                                 |lpm_shiftreg:config_shiftreg_298                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_298                                         ;
;                                 |lpm_shiftreg:config_shiftreg_299                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_299                                         ;
;                                 |lpm_shiftreg:config_shiftreg_301                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_301                                         ;
;                                 |lpm_shiftreg:config_shiftreg_302                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_302                                         ;
;                                 |lpm_shiftreg:config_shiftreg_304                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_304                                         ;
;                                 |lpm_shiftreg:config_shiftreg_305                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_305                                         ;
;                                 |lpm_shiftreg:config_shiftreg_307                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_307                                         ;
;                                 |lpm_shiftreg:config_shiftreg_308                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_308                                         ;
;                                 |lpm_shiftreg:config_shiftreg_310                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_310                                         ;
;                                 |lpm_shiftreg:config_shiftreg_311                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_311                                         ;
;                                 |lpm_shiftreg:config_shiftreg_313                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_313                                         ;
;                                 |lpm_shiftreg:config_shiftreg_314                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_314                                         ;
;                                 |lpm_shiftreg:config_shiftreg_316                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_316                                         ;
;                                 |lpm_shiftreg:config_shiftreg_317                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_317                                         ;
;                                 |lpm_shiftreg:config_shiftreg_319                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_319                                         ;
;                                 |lpm_shiftreg:config_shiftreg_320                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_320                                         ;
;                                 |lpm_shiftreg:config_shiftreg_322                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_322                                         ;
;                                 |lpm_shiftreg:config_shiftreg_323                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_323                                         ;
;                                 |lpm_shiftreg:config_shiftreg_325                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_325                                         ;
;                                 |lpm_shiftreg:config_shiftreg_326                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_326                                         ;
;                                 |lpm_shiftreg:config_shiftreg_328                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_328                                         ;
;                                 |lpm_shiftreg:config_shiftreg_329                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_329                                         ;
;                                 |lpm_shiftreg:config_shiftreg_331                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_331                                         ;
;                                 |lpm_shiftreg:config_shiftreg_332                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_332                                         ;
;                                 |lpm_shiftreg:config_shiftreg_334                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_334                                         ;
;                                 |lpm_shiftreg:config_shiftreg_335                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_335                                         ;
;                                 |lpm_shiftreg:config_shiftreg_337                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_337                                         ;
;                                 |lpm_shiftreg:config_shiftreg_338                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_338                                         ;
;                                 |lpm_shiftreg:config_shiftreg_340                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_340                                         ;
;                                 |lpm_shiftreg:config_shiftreg_341                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_341                                         ;
;                                 |lpm_shiftreg:config_shiftreg_343                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_343                                         ;
;                                 |lpm_shiftreg:config_shiftreg_344                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_344                                         ;
;                                 |lpm_shiftreg:config_shiftreg_346                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_346                                         ;
;                                 |lpm_shiftreg:config_shiftreg_347                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_347                                         ;
;                                 |lpm_shiftreg:config_shiftreg_349                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_349                                         ;
;                                 |lpm_shiftreg:config_shiftreg_350                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_350                                         ;
;                                 |lpm_shiftreg:config_shiftreg_352                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_352                                         ;
;                                 |lpm_shiftreg:config_shiftreg_353                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_353                                         ;
;                                 |lpm_shiftreg:config_shiftreg_355                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_355                                         ;
;                                 |lpm_shiftreg:config_shiftreg_356                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_356                                         ;
;                                 |lpm_shiftreg:config_shiftreg_358                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_358                                         ;
;                                 |lpm_shiftreg:config_shiftreg_359                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_359                                         ;
;                                 |lpm_shiftreg:config_shiftreg_361                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_361                                         ;
;                                 |lpm_shiftreg:config_shiftreg_362                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_362                                         ;
;                                 |lpm_shiftreg:config_shiftreg_364                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_364                                         ;
;                                 |lpm_shiftreg:config_shiftreg_365                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_365                                         ;
;                                 |lpm_shiftreg:config_shiftreg_367                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_367                                         ;
;                                 |lpm_shiftreg:config_shiftreg_368                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_368                                         ;
;                                 |lpm_shiftreg:config_shiftreg_370                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_370                                         ;
;                                 |lpm_shiftreg:config_shiftreg_371                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_371                                         ;
;                                 |lpm_shiftreg:config_shiftreg_373                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_373                                         ;
;                                 |lpm_shiftreg:config_shiftreg_374                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_374                                         ;
;                                 |lpm_shiftreg:config_shiftreg_376                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_376                                         ;
;                                 |lpm_shiftreg:config_shiftreg_377                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_377                                         ;
;                                 |lpm_shiftreg:config_shiftreg_379                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_379                                         ;
;                                 |lpm_shiftreg:config_shiftreg_380                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_380                                         ;
;                                 |lpm_shiftreg:config_shiftreg_382                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_382                                         ;
;                                 |lpm_shiftreg:config_shiftreg_383                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_383                                         ;
;                                 |lpm_shiftreg:config_shiftreg_385                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_385                                         ;
;                                 |lpm_shiftreg:config_shiftreg_386                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_386                                         ;
;                                 |lpm_shiftreg:config_shiftreg_388                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_388                                         ;
;                                 |lpm_shiftreg:config_shiftreg_389                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_389                                         ;
;                                 |lpm_shiftreg:config_shiftreg_391                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_391                                         ;
;                                 |lpm_shiftreg:config_shiftreg_392                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_392                                         ;
;                                 |lpm_shiftreg:config_shiftreg_394                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_394                                         ;
;                                 |lpm_shiftreg:config_shiftreg_395                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_395                                         ;
;                                 |lpm_shiftreg:config_shiftreg_397                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_397                                         ;
;                                 |lpm_shiftreg:config_shiftreg_398                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_398                                         ;
;                                 |lpm_shiftreg:config_shiftreg_400                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_400                                         ;
;                                 |lpm_shiftreg:config_shiftreg_401                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_401                                         ;
;                                 |lpm_shiftreg:config_shiftreg_403                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_403                                         ;
;                                 |lpm_shiftreg:config_shiftreg_404                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_404                                         ;
;                                 |lpm_shiftreg:config_shiftreg_406                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_406                                         ;
;                                 |lpm_shiftreg:config_shiftreg_407                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_407                                         ;
;                                 |lpm_shiftreg:config_shiftreg_409                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_409                                         ;
;                                 |lpm_shiftreg:config_shiftreg_410                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_410                                         ;
;                                 |lpm_shiftreg:config_shiftreg_412                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_412                                         ;
;                                 |lpm_shiftreg:config_shiftreg_413                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_413                                         ;
;                                 |lpm_shiftreg:config_shiftreg_415                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_415                                         ;
;                                 |lpm_shiftreg:config_shiftreg_416                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_416                                         ;
;                                 |lpm_shiftreg:config_shiftreg_418                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_418                                         ;
;                                 |lpm_shiftreg:config_shiftreg_419                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_419                                         ;
;                                 |lpm_shiftreg:config_shiftreg_421                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_421                                         ;
;                                 |lpm_shiftreg:config_shiftreg_422                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_422                                         ;
;                                 |lpm_shiftreg:config_shiftreg_424                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_424                                         ;
;                                 |lpm_shiftreg:config_shiftreg_425                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_425                                         ;
;                                 |lpm_shiftreg:config_shiftreg_427                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_427                                         ;
;                                 |lpm_shiftreg:config_shiftreg_428                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_428                                         ;
;                                 |lpm_shiftreg:config_shiftreg_430                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_430                                         ;
;                                 |lpm_shiftreg:config_shiftreg_431                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_431                                         ;
;                                 |lpm_shiftreg:config_shiftreg_433                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_433                                         ;
;                                 |lpm_shiftreg:config_shiftreg_434                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_434                                         ;
;                                 |lpm_shiftreg:config_shiftreg_436                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_436                                         ;
;                                 |lpm_shiftreg:config_shiftreg_437                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_437                                         ;
;                                 |lpm_shiftreg:config_shiftreg_439                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_439                                         ;
;                                 |lpm_shiftreg:config_shiftreg_440                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_440                                         ;
;                                 |lpm_shiftreg:config_shiftreg_442                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_442                                         ;
;                                 |lpm_shiftreg:config_shiftreg_443                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_443                                         ;
;                                 |lpm_shiftreg:config_shiftreg_445                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_445                                         ;
;                                 |lpm_shiftreg:config_shiftreg_446                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_446                                         ;
;                                 |lpm_shiftreg:config_shiftreg_448                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_448                                         ;
;                                 |lpm_shiftreg:config_shiftreg_449                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_449                                         ;
;                                 |lpm_shiftreg:config_shiftreg_451                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_451                                         ;
;                                 |lpm_shiftreg:config_shiftreg_452                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_452                                         ;
;                                 |lpm_shiftreg:config_shiftreg_454                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_454                                         ;
;                                 |lpm_shiftreg:config_shiftreg_455                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_455                                         ;
;                                 |lpm_shiftreg:config_shiftreg_457                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_457                                         ;
;                                 |lpm_shiftreg:config_shiftreg_458                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_458                                         ;
;                                 |lpm_shiftreg:config_shiftreg_460                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_460                                         ;
;                                 |lpm_shiftreg:config_shiftreg_461                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_461                                         ;
;                                 |lpm_shiftreg:config_shiftreg_463                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_463                                         ;
;                                 |lpm_shiftreg:config_shiftreg_464                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_464                                         ;
;                                 |lpm_shiftreg:config_shiftreg_466                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_466                                         ;
;                                 |lpm_shiftreg:config_shiftreg_467                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_467                                         ;
;                                 |lpm_shiftreg:config_shiftreg_469                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_469                                         ;
;                                 |lpm_shiftreg:config_shiftreg_470                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_470                                         ;
;                                 |lpm_shiftreg:config_shiftreg_472                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_472                                         ;
;                                 |lpm_shiftreg:config_shiftreg_473                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_473                                         ;
;                                 |lpm_shiftreg:config_shiftreg_475                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_475                                         ;
;                                 |lpm_shiftreg:config_shiftreg_476                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_476                                         ;
;                                 |lpm_shiftreg:config_shiftreg_478                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_478                                         ;
;                                 |lpm_shiftreg:config_shiftreg_479                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_479                                         ;
;                                 |lpm_shiftreg:config_shiftreg_481                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_481                                         ;
;                                 |lpm_shiftreg:config_shiftreg_482                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_482                                         ;
;                                 |lpm_shiftreg:config_shiftreg_484                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_484                                         ;
;                                 |lpm_shiftreg:config_shiftreg_485                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_485                                         ;
;                                 |lpm_shiftreg:config_shiftreg_487                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_487                                         ;
;                                 |lpm_shiftreg:config_shiftreg_488                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_488                                         ;
;                                 |lpm_shiftreg:config_shiftreg_490                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_490                                         ;
;                                 |lpm_shiftreg:config_shiftreg_491                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_491                                         ;
;                                 |lpm_shiftreg:config_shiftreg_493                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_493                                         ;
;                                 |lpm_shiftreg:config_shiftreg_494                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_494                                         ;
;                                 |lpm_shiftreg:config_shiftreg_496                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_496                                         ;
;                                 |lpm_shiftreg:config_shiftreg_497                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_497                                         ;
;                                 |lpm_shiftreg:config_shiftreg_499                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_499                                         ;
;                                 |lpm_shiftreg:config_shiftreg_500                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_500                                         ;
;                                 |lpm_shiftreg:config_shiftreg_502                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_502                                         ;
;                                 |lpm_shiftreg:config_shiftreg_503                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_503                                         ;
;                                 |lpm_shiftreg:config_shiftreg_505                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_505                                         ;
;                                 |lpm_shiftreg:config_shiftreg_506                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_506                                         ;
;                                 |lpm_shiftreg:config_shiftreg_508                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_508                                         ;
;                                 |lpm_shiftreg:config_shiftreg_509                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_509                                         ;
;                                 |lpm_shiftreg:config_shiftreg_511                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_511                                         ;
;                                 |lpm_shiftreg:config_shiftreg_512                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_512                                         ;
;                                 |lpm_shiftreg:config_shiftreg_514                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_514                                         ;
;                                 |lpm_shiftreg:config_shiftreg_515                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_515                                         ;
;                                 |lpm_shiftreg:config_shiftreg_517                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_517                                         ;
;                                 |lpm_shiftreg:config_shiftreg_518                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_518                                         ;
;                                 |lpm_shiftreg:config_shiftreg_520                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_520                                         ;
;                                 |lpm_shiftreg:config_shiftreg_521                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_521                                         ;
;                                 |lpm_shiftreg:config_shiftreg_523                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_523                                         ;
;                                 |lpm_shiftreg:config_shiftreg_524                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_524                                         ;
;                                 |lpm_shiftreg:config_shiftreg_526                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_526                                         ;
;                                 |lpm_shiftreg:config_shiftreg_527                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_527                                         ;
;                                 |lpm_shiftreg:config_shiftreg_529                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_529                                         ;
;                                 |lpm_shiftreg:config_shiftreg_530                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_530                                         ;
;                                 |lpm_shiftreg:config_shiftreg_532                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_532                                         ;
;                                 |lpm_shiftreg:config_shiftreg_533                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_533                                         ;
;                                 |lpm_shiftreg:config_shiftreg_535                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_535                                         ;
;                                 |lpm_shiftreg:config_shiftreg_536                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_536                                         ;
;                                 |lpm_shiftreg:config_shiftreg_538                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_538                                         ;
;                                 |lpm_shiftreg:config_shiftreg_539                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_539                                         ;
;                                 |lpm_shiftreg:config_shiftreg_541                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_541                                         ;
;                                 |lpm_shiftreg:config_shiftreg_542                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_542                                         ;
;                                 |lpm_shiftreg:config_shiftreg_544                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_544                                         ;
;                                 |lpm_shiftreg:config_shiftreg_545                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_545                                         ;
;                                 |lpm_shiftreg:config_shiftreg_547                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_547                                         ;
;                                 |lpm_shiftreg:config_shiftreg_548                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_548                                         ;
;                                 |lpm_shiftreg:config_shiftreg_550                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_550                                         ;
;                                 |lpm_shiftreg:config_shiftreg_551                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_551                                         ;
;                                 |lpm_shiftreg:config_shiftreg_553                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_553                                         ;
;                                 |lpm_shiftreg:config_shiftreg_554                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_554                                         ;
;                                 |lpm_shiftreg:config_shiftreg_556                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_556                                         ;
;                                 |lpm_shiftreg:config_shiftreg_557                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_557                                         ;
;                                 |lpm_shiftreg:config_shiftreg_559                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_559                                         ;
;                                 |lpm_shiftreg:config_shiftreg_560                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_560                                         ;
;                                 |lpm_shiftreg:config_shiftreg_562                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_562                                         ;
;                                 |lpm_shiftreg:config_shiftreg_563                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_563                                         ;
;                                 |lpm_shiftreg:config_shiftreg_565                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_565                                         ;
;                                 |lpm_shiftreg:config_shiftreg_566                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_566                                         ;
;                                 |lpm_shiftreg:config_shiftreg_568                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_568                                         ;
;                                 |lpm_shiftreg:config_shiftreg_569                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_569                                         ;
;                                 |lpm_shiftreg:config_shiftreg_571                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_571                                         ;
;                                 |lpm_shiftreg:config_shiftreg_572                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_572                                         ;
;                                 |lpm_shiftreg:config_shiftreg_574                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_574                                         ;
;                                 |lpm_shiftreg:config_shiftreg_575                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_575                                         ;
;                                 |lpm_shiftreg:config_shiftreg_577                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_577                                         ;
;                                 |lpm_shiftreg:config_shiftreg_578                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_578                                         ;
;                                 |lpm_shiftreg:config_shiftreg_580                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_580                                         ;
;                                 |lpm_shiftreg:config_shiftreg_581                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_581                                         ;
;                                 |lpm_shiftreg:config_shiftreg_583                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_583                                         ;
;                                 |lpm_shiftreg:config_shiftreg_584                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_584                                         ;
;                                 |lpm_shiftreg:config_shiftreg_586                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_586                                         ;
;                                 |lpm_shiftreg:config_shiftreg_587                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_587                                         ;
;                                 |lpm_shiftreg:config_shiftreg_589                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_589                                         ;
;                                 |lpm_shiftreg:config_shiftreg_590                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_590                                         ;
;                                 |lpm_shiftreg:config_shiftreg_592                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_592                                         ;
;                                 |lpm_shiftreg:config_shiftreg_593                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_593                                         ;
;                                 |lpm_shiftreg:config_shiftreg_595                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_595                                         ;
;                                 |lpm_shiftreg:config_shiftreg_596                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_596                                         ;
;                                 |lpm_shiftreg:config_shiftreg_598                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_598                                         ;
;                                 |lpm_shiftreg:config_shiftreg_599                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_599                                         ;
;                                 |lpm_shiftreg:config_shiftreg_601                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_601                                         ;
;                                 |lpm_shiftreg:config_shiftreg_602                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_602                                         ;
;                                 |lpm_shiftreg:config_shiftreg_604                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_604                                         ;
;                                 |lpm_shiftreg:config_shiftreg_605                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_605                                         ;
;                                 |lpm_shiftreg:config_shiftreg_607                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_607                                         ;
;                                 |lpm_shiftreg:config_shiftreg_608                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_608                                         ;
;                                 |lpm_shiftreg:config_shiftreg_610                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_610                                         ;
;                                 |lpm_shiftreg:config_shiftreg_611                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_611                                         ;
;                                 |lpm_shiftreg:config_shiftreg_613                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_613                                         ;
;                                 |lpm_shiftreg:config_shiftreg_614                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_614                                         ;
;                                 |lpm_shiftreg:config_shiftreg_615                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_615                                         ;
;                                 |lpm_shiftreg:config_shiftreg_616                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_616                                         ;
;                                 |lpm_shiftreg:config_shiftreg_618                                                                        ; 0.70 mW (0.70 mW)                    ; 0.09 mW (0.09 mW)               ; --                                ; 0.61 mW (0.61 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_618                                         ;
;                                 |lpm_shiftreg:config_shiftreg_619                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_619                                         ;
;                                 |lpm_shiftreg:config_shiftreg_621                                                                        ; 0.75 mW (0.75 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.66 mW (0.66 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_621                                         ;
;                                 |lpm_shiftreg:config_shiftreg_622                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_622                                         ;
;                                 |lpm_shiftreg:config_shiftreg_623                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_623                                         ;
;                                 |lpm_shiftreg:config_shiftreg_625                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_625                                         ;
;                                 |lpm_shiftreg:config_shiftreg_626                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_626                                         ;
;                                 |lpm_shiftreg:config_shiftreg_628                                                                        ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_628                                         ;
;                                 |lpm_shiftreg:config_shiftreg_629                                                                        ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_629                                         ;
;                                 |lpm_shiftreg:config_shiftreg_630                                                                        ; 0.03 mW (0.03 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_shiftreg:config_shiftreg_630                                         ;
;                                 |sld_mbpmg:mbpm_3                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_3                                                         ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;
;                                 |sld_mbpmg:mbpm_6                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_6                                                         ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;
;                                 |sld_mbpmg:mbpm_9                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_9                                                         ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;
;                                 |sld_mbpmg:mbpm_12                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_12                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_15                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_15                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_18                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_18                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_21                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_21                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_24                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_24                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_27                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_27                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_30                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_30                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_33                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_33                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_36                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_36                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_39                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_39                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_42                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_42                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_45                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_45                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_48                                                                                       ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_48                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_61                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_61                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_64                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_64                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_67                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_67                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_70                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_70                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_74                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_74                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_74|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_77                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_77                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_77|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_80                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_80                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_80|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_92                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_92                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_92|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_95                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_95                                                        ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_95|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                                 |sld_mbpmg:mbpm_100                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_100                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_100|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_103                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_103                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_106                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_106                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_109                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_109                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_112                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_112                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_115                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_115                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_118                                                                                      ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_118                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_121                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_121                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_121|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_124                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_124                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_124|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_127                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_127                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_130                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_130                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_133                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_133                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_133|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_136                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_136                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_136|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_139                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_139                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_142                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_142                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_142|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_145                                                                                      ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_145                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_145|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_158                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_158                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_158|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_162                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_162                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_162|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_165                                                                                      ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_165                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_165|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_168                                                                                      ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_168                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_168|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_171                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_171                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_171|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_174                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_174                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_174|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_177                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_177                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_177|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_180                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_180                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_180|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_183                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_183                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_183|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_197                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_197                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_197|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_200                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_200                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_200|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_203                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_203                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_203|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_206                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_206                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_206|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_209                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_209                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_209|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_212                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_212                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_212|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_215                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_215                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_215|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_218                                                                                      ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_218                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_218|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_231                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_231                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_231|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_234                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_234                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_234|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_237                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_237                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_237|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_240                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_240                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_240|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_243                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_243                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_243|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_246                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_246                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_246|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_249                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_249                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_249|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_252                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_252                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_252|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_255                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_255                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_255|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_258                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_258                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_258|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_261                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_261                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_261|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_264                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_264                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_264|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_267                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_267                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_267|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_270                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_270                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_270|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_273                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_273                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_273|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_276                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_276                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_276|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_279                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_279                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_279|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_282                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_282                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_282|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_285                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_285                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_285|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_288                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_288                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_288|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_291                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_291                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_291|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_294                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_294                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_294|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_297                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_297                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_297|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_300                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_300                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_300|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_303                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_303                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_303|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_306                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_306                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_306|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_309                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_309                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_309|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_312                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_312                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_312|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_315                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_315                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_315|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_318                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_318                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_318|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_321                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_321                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_321|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_324                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_324                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_324|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_327                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_327                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_327|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_330                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_330                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_330|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_333                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_333                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_333|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_336                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_336                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_336|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_339                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_339                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_339|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_342                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_342                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_342|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_345                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_345                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_345|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_348                                                                                      ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_348                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_348|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_351                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_351                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_351|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_354                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_354                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_354|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_357                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_357                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_357|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_360                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_360                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_360|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_363                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_363                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_363|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_366                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_366                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_366|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_369                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_369                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_369|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_372                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_372                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_372|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_375                                                                                      ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_375                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_375|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_378                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_378                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_378|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_381                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_381                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_381|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_384                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_384                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_384|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_387                                                                                      ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_387                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_387|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_390                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_390                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_390|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_393                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_393                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_393|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_396                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_396                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_396|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_399                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_399                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_399|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_402                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_402                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_402|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_405                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_405                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_405|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_408                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_408                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_408|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_411                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_411                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_411|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_414                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_414                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_414|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_417                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_417                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_417|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_420                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_420                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_420|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_423                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_423                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_423|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_426                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_426                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_426|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_429                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_429                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_429|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_432                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_432                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_432|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_435                                                                                      ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_435                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_435|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_438                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_438                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_438|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_441                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_441                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_441|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_444                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_444                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_444|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_447                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_447                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_447|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_450                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_450                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_450|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_453                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_453                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_453|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_456                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_456                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_456|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_459                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_459                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_459|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_462                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_462                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_462|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_465                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_465                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_465|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_468                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_468                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_468|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_471                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_471                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_471|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_474                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_474                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_474|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_477                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_477                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_477|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_480                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_480                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_480|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_483                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_483                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_483|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_486                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_486                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_486|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_489                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_489                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_489|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_492                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_492                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_492|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_495                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_495                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_495|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_498                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_498                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_498|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_501                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_501                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_501|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_504                                                                                      ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_504                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_504|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_507                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_507                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_507|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_510                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_510                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_510|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_513                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_513                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_513|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_516                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_516                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_516|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_519                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_519                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_519|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_522                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_522                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_522|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_525                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_525                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_525|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_528                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_528                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_528|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_531                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_531                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_531|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_534                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_534                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_534|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_537                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_537                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_537|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_540                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_540                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_540|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_543                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_543                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_543|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_546                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_546                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_546|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_549                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_549                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_549|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_552                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_552                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_552|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_555                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_555                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_555|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_558                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_558                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_558|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_561                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_561                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_561|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_564                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_564                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_564|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_567                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_567                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_567|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_570                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_570                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_570|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_573                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_573                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_573|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_576                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_576                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_576|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_579                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_579                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_579|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_582                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_582                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_582|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_585                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_585                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_585|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_588                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_588                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_588|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_591                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_591                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_591|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_594                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_594                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_594|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_597                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_597                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_597|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_600                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_600                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_600|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_603                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_603                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_603|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_606                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_606                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_606|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_609                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_609                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_609|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_612                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_612                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_612|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_624                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_624                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_624|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_mbpmg:mbpm_627                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_627                                                       ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_mbpmg:mbpm_627|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;
;                                 |sld_alt_reduction:unary_1                                                                               ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_1                                                ;
;                                 |sld_alt_reduction:unary_2                                                                               ; 0.08 mW (0.08 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_2                                                ;
;                                 |sld_alt_reduction:unary_60                                                                              ; 0.05 mW (0.05 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_60                                               ;
;                                 |sld_alt_reduction:unary_73                                                                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_73                                               ;
;                                 |sld_alt_reduction:unary_99                                                                              ; 0.09 mW (0.09 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_99                                               ;
;                                 |sld_alt_reduction:unary_157                                                                             ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_157                                              ;
;                                 |sld_alt_reduction:unary_161                                                                             ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_161                                              ;
;                                 |sld_alt_reduction:unary_196                                                                             ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_196                                              ;
;                                 |sld_alt_reduction:unary_230                                                                             ; 0.71 mW (0.71 mW)                    ; 0.38 mW (0.38 mW)               ; --                                ; 0.33 mW (0.33 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230                                              ;
;                                 |lpm_compare:variable_compare_53                                                                         ; 0.09 mW (0.00 mW)                    ; 0.04 mW (0.00 mW)               ; --                                ; 0.04 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53                                          ;
;                                     |cmpr_n3l:auto_generated                                                                             ; 0.09 mW (0.09 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated                  ;
;                                 |lpm_compare:variable_compare_56                                                                         ; 0.08 mW (0.00 mW)                    ; 0.04 mW (0.00 mW)               ; --                                ; 0.04 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56                                          ;
;                                     |cmpr_n3l:auto_generated                                                                             ; 0.08 mW (0.08 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated                  ;
;                                 |lpm_compare:variable_compare_85                                                                         ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_85                                          ;
;                                     |cmpr_32l:auto_generated                                                                             ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_85|cmpr_32l:auto_generated                  ;
;                                 |lpm_compare:variable_compare_88                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_88                                          ;
;                                     |cmpr_32l:auto_generated                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_88|cmpr_32l:auto_generated                  ;
;                                 |lpm_compare:variable_compare_150                                                                        ; 0.08 mW (0.00 mW)                    ; 0.05 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150                                         ;
;                                     |cmpr_n3l:auto_generated                                                                             ; 0.08 mW (0.08 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated                 ;
;                                 |lpm_compare:variable_compare_153                                                                        ; 0.08 mW (0.00 mW)                    ; 0.05 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153                                         ;
;                                     |cmpr_n3l:auto_generated                                                                             ; 0.08 mW (0.08 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated                 ;
;                                 |lpm_compare:variable_compare_188                                                                        ; 0.03 mW (0.00 mW)                    ; 0.02 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_188                                         ;
;                                     |cmpr_82l:auto_generated                                                                             ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_188|cmpr_82l:auto_generated                 ;
;                                 |lpm_compare:variable_compare_191                                                                        ; 0.03 mW (0.00 mW)                    ; 0.02 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_191                                         ;
;                                     |cmpr_82l:auto_generated                                                                             ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_191|cmpr_82l:auto_generated                 ;
;                                 |lpm_compare:variable_compare_223                                                                        ; 0.03 mW (0.00 mW)                    ; 0.02 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_223                                         ;
;                                     |cmpr_82l:auto_generated                                                                             ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_223|cmpr_82l:auto_generated                 ;
;                                 |lpm_compare:variable_compare_226                                                                        ; 0.03 mW (0.00 mW)                    ; 0.02 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_226                                         ;
;                                     |cmpr_82l:auto_generated                                                                             ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_226|cmpr_82l:auto_generated                 ;
;                                 |lpm_compare:variable_compare_617                                                                        ; 0.78 mW (0.00 mW)                    ; 0.39 mW (0.00 mW)               ; --                                ; 0.39 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617                                         ;
;                                     |cmpr_b5l:auto_generated                                                                             ; 0.78 mW (0.78 mW)                    ; 0.39 mW (0.39 mW)               ; --                                ; 0.39 mW (0.39 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated                 ;
;                                 |lpm_compare:variable_compare_620                                                                        ; 0.77 mW (0.00 mW)                    ; 0.38 mW (0.00 mW)               ; --                                ; 0.39 mW (0.00 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620                                         ;
;                                     |cmpr_b5l:auto_generated                                                                             ; 0.77 mW (0.77 mW)                    ; 0.38 mW (0.38 mW)               ; --                                ; 0.39 mW (0.39 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated                 ;
;                     |lpm_shiftreg:trigger_config_deserialize                                                                             ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                 ;
;                 |lpm_shiftreg:segment_offset_config_deserialize                                                                          ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                      ;
;                 |sld_buffer_manager:sld_buffer_manager_inst                                                                              ; 0.56 mW (0.56 mW)                    ; 0.21 mW (0.21 mW)               ; --                                ; 0.35 mW (0.35 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                          ;
;                 |lpm_shiftreg:status_register                                                                                            ; 0.08 mW (0.08 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE10_Standard_GHRD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                        ;
;     |hps_reset:hps_reset_inst                                                                                                            ; 0.14 mW (0.00 mW)                    ; 0.06 mW (0.00 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |DE10_Standard_GHRD|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                                                                                                                                        ;
;         |altsource_probe:altsource_probe_component                                                                                       ; 0.14 mW (0.00 mW)                    ; 0.06 mW (0.00 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |DE10_Standard_GHRD|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                                                                              ;
;             |altsource_probe_body:altsource_probe_body_inst                                                                              ; 0.14 mW (0.01 mW)                    ; 0.06 mW (0.00 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |DE10_Standard_GHRD|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                                                               ;
;                 |altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                ; 0.13 mW (0.07 mW)                    ; 0.06 mW (0.03 mW)               ; --                                ; 0.08 mW (0.04 mW)                 ; |DE10_Standard_GHRD|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                                                                      ;
;                     |sld_rom_sr:\instance_id_gen:rom_info_inst                                                                           ; 0.06 mW (0.06 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE10_Standard_GHRD|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                                                                            ;
;             |sld_jtag_endpoint_adapter:jtag_signal_adapter                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter                                                                                                                                                                                                                                                                                ;
;     |altera_edge_detector:pulse_debug_reset                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|altera_edge_detector:pulse_debug_reset                                                                                                                                                                                                                                                                                                                                                          ;
;     |altera_edge_detector:pulse_warm_reset                                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|altera_edge_detector:pulse_warm_reset                                                                                                                                                                                                                                                                                                                                                           ;
;     |soc_system:u0                                                                                                                       ; 97.10 mW (0.00 mW)                   ; 80.58 mW (0.00 mW)              ; --                                ; 16.53 mW (0.00 mW)                ; |DE10_Standard_GHRD|soc_system:u0                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |soc_system_hps_0:hps_0                                                                                                          ; 78.55 mW (0.00 mW)                   ; 74.20 mW (0.00 mW)              ; --                                ; 4.34 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                            ;
;             |soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                            ; 4.34 mW (4.34 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 4.34 mW (4.34 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                           ;
;             |soc_system_hps_0_hps_io:hps_io                                                                                              ; 74.20 mW (0.00 mW)                   ; 74.20 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                             ;
;                 |soc_system_hps_0_hps_io_border:border                                                                                   ; 74.20 mW (0.00 mW)                   ; 74.20 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                       ;
;                     |hps_sdram:hps_sdram_inst                                                                                            ; 74.20 mW (0.00 mW)                   ; 74.20 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                              ;
;                         |altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                         ;
;                         |altera_mem_if_dll_cyclonev:dll                                                                                  ; 10.48 mW (10.48 mW)                  ; 10.48 mW (10.48 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                               ;
;                         |altera_mem_if_oct_cyclonev:oct                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                               ;
;                         |hps_sdram_p0:p0                                                                                                 ; 63.72 mW (0.00 mW)                   ; 63.72 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                              ;
;                             |hps_sdram_p0_acv_hard_memphy:umemphy                                                                        ; 63.72 mW (0.00 mW)                   ; 63.72 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                         ;
;                                 |hps_sdram_p0_acv_ldc:memphy_ldc                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                         ;
;                                 |hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                  ; 63.72 mW (0.00 mW)                   ; 63.72 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                  ;
;                                     |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                      ; 12.05 mW (0.00 mW)                   ; 12.05 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                   ;
;                                         |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                     ; 12.05 mW (12.05 mW)                  ; 12.05 mW (12.05 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                       ;
;                                     |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                      ; 12.05 mW (0.00 mW)                   ; 12.05 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                   ;
;                                         |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                     ; 12.05 mW (12.05 mW)                  ; 12.05 mW (12.05 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                       ;
;                                     |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                      ; 12.05 mW (0.00 mW)                   ; 12.05 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                   ;
;                                         |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                     ; 12.05 mW (12.05 mW)                  ; 12.05 mW (12.05 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                       ;
;                                     |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                      ; 12.05 mW (0.00 mW)                   ; 12.05 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                   ;
;                                         |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                     ; 12.05 mW (12.05 mW)                  ; 12.05 mW (12.05 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                       ;
;                                     |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                  ; 15.53 mW (0.00 mW)                   ; 15.53 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                               ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                                                                ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                                                                ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                                                                ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                                                                ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                                                                ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                                                                ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                                                                ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                                                                ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                                                               ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                                                               ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                                                               ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                                                               ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                                                               ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                                                               ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                                                               ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                                                               ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                                                               ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                               ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                               ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                                                               ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                                                               ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                                                               ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                               ;
;                                         |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                 ;
;                                         |altddio_out:clock_gen[0].umem_ck_pad                                                            ; 0.31 mW (0.00 mW)                    ; 0.31 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                          ;
;                                             |ddio_out_uqe:auto_generated                                                                 ; 0.31 mW (0.31 mW)                    ; 0.31 mW (0.31 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                              ;
;                                         |hps_sdram_p0_generic_ddio:uaddress_pad                                                          ; 9.13 mW (9.13 mW)                    ; 9.13 mW (9.13 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                        ;
;                                         |hps_sdram_p0_generic_ddio:ubank_pad                                                             ; 1.83 mW (1.83 mW)                    ; 1.83 mW (1.83 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                           ;
;                                         |hps_sdram_p0_generic_ddio:ucmd_pad                                                              ; 3.65 mW (3.65 mW)                    ; 3.65 mW (3.65 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                            ;
;                                         |hps_sdram_p0_generic_ddio:ureset_n_pad                                                          ; 0.61 mW (0.61 mW)                    ; 0.61 mW (0.61 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                        ;
;                                 |uread_datapath                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|uread_datapath                                                                                                                                                                                          ;
;                                 |ureset                                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|ureset                                                                                                                                                                                                  ;
;                         |hps_sdram_pll:pll                                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                            ;
;                         |pll0                                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|pll0                                                                                                                                                                                                                                                         ;
;         |soc_system_mm_interconnect_0:mm_interconnect_0                                                                                  ; 6.74 mW (0.00 mW)                    ; 2.83 mW (0.00 mW)               ; --                                ; 3.90 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                    ;
;             |soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                   ;
;             |soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                ; 0.46 mW (0.44 mW)                    ; 0.20 mW (0.19 mW)               ; --                                ; 0.26 mW (0.25 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                       ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                          ;
;             |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                      ; 0.52 mW (0.30 mW)                    ; 0.22 mW (0.11 mW)               ; --                                ; 0.30 mW (0.19 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                                                             ;
;                 |altera_merlin_address_alignment:align_address_to_size                                                                   ; 0.21 mW (0.21 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.11 mW (0.11 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                       ;
;             |altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                              ; 0.22 mW (0.08 mW)                    ; 0.10 mW (0.04 mW)               ; --                                ; 0.12 mW (0.05 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                                                                                                                                                                                                                                     ;
;                 |altera_merlin_burst_uncompressor:uncompressor                                                                           ; 0.13 mW (0.13 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                       ;
;             |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo                                                                       ; 3.40 mW (3.40 mW)                    ; 1.32 mW (1.32 mW)               ; --                                ; 2.08 mW (2.08 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo                                                                                                                                                                                                                                                                              ;
;             |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                         ; 0.45 mW (0.45 mW)                    ; 0.22 mW (0.22 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter                                                                    ; 1.65 mW (0.00 mW)                    ; 0.76 mW (0.00 mW)               ; --                                ; 0.89 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter                                                                                                                                                                                                                                                                           ;
;                 |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                         ; 1.65 mW (1.65 mW)                    ; 0.76 mW (0.76 mW)               ; --                                ; 0.89 mW (0.89 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                           ;
;                     |altera_merlin_address_alignment:align_address_to_size                                                               ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                     ;
;                     |altera_merlin_burst_adapter_min:the_min                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                                                   ;
;                         |altera_merlin_burst_adapter_subtractor:ab_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                                                                                     ;
;                         |altera_merlin_burst_adapter_subtractor:ac_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                                                                     ;
;                         |altera_merlin_burst_adapter_subtractor:bc_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                                                                                     ;
;                         |altera_merlin_burst_adapter_subtractor:da_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                                                     ;
;                         |altera_merlin_burst_adapter_subtractor:db_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub                                                                                                     ;
;                         |altera_merlin_burst_adapter_subtractor:dc_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub                                                                                                     ;
;             |soc_system_mm_interconnect_0_router:router                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                         ;
;             |soc_system_mm_interconnect_0_router:router_001                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                     ;
;             |soc_system_mm_interconnect_0_router_002:router_002                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                 ;
;             |soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                            ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                   ;
;         |soc_system_mm_interconnect_1:mm_interconnect_1                                                                                  ; 5.53 mW (0.00 mW)                    ; 2.49 mW (0.00 mW)               ; --                                ; 3.05 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                    ;
;             |soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                   ;
;             |soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                               ;
;             |soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                        ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                               ;
;             |soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                ; 0.31 mW (0.28 mW)                    ; 0.17 mW (0.15 mW)               ; --                                ; 0.14 mW (0.13 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                       ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                          ;
;             |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                            ; 0.09 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                   ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                      ;
;             |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                   ; 0.33 mW (0.24 mW)                    ; 0.15 mW (0.10 mW)               ; --                                ; 0.18 mW (0.15 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                          ;
;                 |altera_merlin_address_alignment:align_address_to_size                                                                   ; 0.09 mW (0.09 mW)                    ; 0.06 mW (0.06 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                    ;
;             |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                            ; 0.06 mW (0.06 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                            ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_slave_agent:pio_commade_s1_agent                                                                              ; 0.15 mW (0.05 mW)                    ; 0.08 mW (0.02 mW)               ; --                                ; 0.07 mW (0.03 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_commade_s1_agent                                                                                                                                                                                                                                                                                     ;
;                 |altera_merlin_burst_uncompressor:uncompressor                                                                           ; 0.10 mW (0.10 mW)                    ; 0.06 mW (0.06 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_commade_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                       ;
;             |altera_avalon_sc_fifo:pio_commade_s1_agent_rdata_fifo                                                                       ; 0.37 mW (0.37 mW)                    ; 0.27 mW (0.27 mW)               ; --                                ; 0.11 mW (0.11 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_commade_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                              ;
;             |altera_avalon_sc_fifo:pio_commade_s1_agent_rsp_fifo                                                                         ; 0.33 mW (0.33 mW)                    ; 0.19 mW (0.19 mW)               ; --                                ; 0.14 mW (0.14 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_commade_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_burst_adapter:pio_commade_s1_burst_adapter                                                                    ; 0.95 mW (0.00 mW)                    ; 0.42 mW (0.00 mW)               ; --                                ; 0.53 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter                                                                                                                                                                                                                                                                           ;
;                 |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                         ; 0.95 mW (0.94 mW)                    ; 0.42 mW (0.42 mW)               ; --                                ; 0.53 mW (0.53 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                           ;
;                     |altera_merlin_address_alignment:align_address_to_size                                                               ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                     ;
;                     |altera_merlin_burst_adapter_min:the_min                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                                                   ;
;                         |altera_merlin_burst_adapter_subtractor:ab_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                                                                                     ;
;                         |altera_merlin_burst_adapter_subtractor:ac_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                                                                     ;
;                         |altera_merlin_burst_adapter_subtractor:bc_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                                                                                     ;
;                         |altera_merlin_burst_adapter_subtractor:da_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                                                     ;
;                         |altera_merlin_burst_adapter_subtractor:db_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub                                                                                                     ;
;                         |altera_merlin_burst_adapter_subtractor:dc_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub                                                                                                     ;
;             |altera_merlin_slave_translator:pio_commade_s1_translator                                                                    ; 0.20 mW (0.20 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.15 mW (0.15 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_commade_s1_translator                                                                                                                                                                                                                                                                           ;
;             |altera_merlin_slave_agent:pio_status_s1_agent                                                                               ; 0.12 mW (0.01 mW)                    ; 0.07 mW (0.01 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_status_s1_agent                                                                                                                                                                                                                                                                                      ;
;                 |altera_merlin_burst_uncompressor:uncompressor                                                                           ; 0.11 mW (0.11 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_status_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                        ;
;             |altera_avalon_sc_fifo:pio_status_s1_agent_rdata_fifo                                                                        ; 0.34 mW (0.34 mW)                    ; 0.25 mW (0.25 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_status_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                               ;
;             |altera_avalon_sc_fifo:pio_status_s1_agent_rsp_fifo                                                                          ; 0.28 mW (0.28 mW)                    ; 0.17 mW (0.17 mW)               ; --                                ; 0.10 mW (0.10 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_status_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ;
;             |altera_merlin_burst_adapter:pio_status_s1_burst_adapter                                                                     ; 0.69 mW (0.00 mW)                    ; 0.32 mW (0.00 mW)               ; --                                ; 0.36 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_status_s1_burst_adapter                                                                                                                                                                                                                                                                            ;
;                 |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                         ; 0.69 mW (0.68 mW)                    ; 0.32 mW (0.32 mW)               ; --                                ; 0.36 mW (0.36 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                            ;
;                     |altera_merlin_address_alignment:align_address_to_size                                                               ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                      ;
;                     |altera_merlin_burst_adapter_min:the_min                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                                                    ;
;                         |altera_merlin_burst_adapter_subtractor:ab_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                                                                                      ;
;                         |altera_merlin_burst_adapter_subtractor:ac_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                                                                      ;
;                         |altera_merlin_burst_adapter_subtractor:bc_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                                                                                      ;
;                         |altera_merlin_burst_adapter_subtractor:da_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                                                      ;
;                         |altera_merlin_burst_adapter_subtractor:db_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub                                                                                                      ;
;                         |altera_merlin_burst_adapter_subtractor:dc_sub                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub                                                                                                      ;
;             |altera_merlin_slave_translator:pio_status_s1_translator                                                                     ; 0.22 mW (0.22 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.17 mW (0.17 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_status_s1_translator                                                                                                                                                                                                                                                                            ;
;             |soc_system_mm_interconnect_1_router:router                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                         ;
;             |soc_system_mm_interconnect_1_router:router_001                                                                              ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                                                                     ;
;             |soc_system_mm_interconnect_1_router_002:router_002                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002                                                                                                                                                                                                                                                                                 ;
;             |soc_system_mm_interconnect_1_router_002:router_003                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_003                                                                                                                                                                                                                                                                                 ;
;             |soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                            ; 0.06 mW (0.06 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                   ;
;             |soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                ; 0.14 mW (0.14 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.13 mW (0.13 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                       ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                          ;
;             |soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                            ; 0.79 mW (0.79 mW)                    ; 0.15 mW (0.15 mW)               ; --                                ; 0.65 mW (0.65 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                   ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                      ;
;         |soc_system_mm_interconnect_2:mm_interconnect_2                                                                                  ; 1.29 mW (0.00 mW)                    ; 0.26 mW (0.00 mW)               ; --                                ; 1.04 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                                                    ;
;             |soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                   ;
;             |soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                               ;
;             |soc_system_mm_interconnect_2_cmd_demux:cmd_demux                                                                            ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_master_agent:mm_bridge_0_m0_agent                                                                             ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:mm_bridge_0_m0_agent                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter                                                                        ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:pio128_in_0_s0_agent                                                                              ; 0.05 mW (0.05 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio128_in_0_s0_agent                                                                                                                                                                                                                                                                                     ;
;             |altera_avalon_sc_fifo:pio128_in_0_s0_agent_rsp_fifo                                                                         ; 0.05 mW (0.05 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pio128_in_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_translator:pio128_in_0_s0_translator                                                                    ; 1.01 mW (1.01 mW)                    ; 0.17 mW (0.17 mW)               ; --                                ; 0.83 mW (0.83 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pio128_in_0_s0_translator                                                                                                                                                                                                                                                                           ;
;             |altera_merlin_slave_agent:pio128_out_0_s0_agent                                                                             ; 0.03 mW (0.03 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio128_out_0_s0_agent                                                                                                                                                                                                                                                                                    ;
;             |altera_avalon_sc_fifo:pio128_out_0_s0_agent_rsp_fifo                                                                        ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pio128_out_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_translator:pio128_out_0_s0_translator                                                                   ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pio128_out_0_s0_translator                                                                                                                                                                                                                                                                          ;
;             |soc_system_mm_interconnect_2_router:router                                                                                  ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router                                                                                                                                                                                                                                                                                         ;
;             |soc_system_mm_interconnect_2_router_001:router_001                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001                                                                                                                                                                                                                                                                                 ;
;             |soc_system_mm_interconnect_2_router_001:router_002                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_002                                                                                                                                                                                                                                                                                 ;
;             |soc_system_mm_interconnect_2_rsp_mux:rsp_mux                                                                                ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                       ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                          ;
;         |pio128_in:pio128_in_0                                                                                                           ; 1.02 mW (1.02 mW)                    ; 0.22 mW (0.22 mW)               ; --                                ; 0.80 mW (0.80 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|pio128_in:pio128_in_0                                                                                                                                                                                                                                                                                                                                                             ;
;         |pio128_out:pio128_out_0                                                                                                         ; 2.94 mW (2.94 mW)                    ; 0.34 mW (0.34 mW)               ; --                                ; 2.60 mW (2.60 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|pio128_out:pio128_out_0                                                                                                                                                                                                                                                                                                                                                           ;
;         |soc_system_pio_commade:pio_commade                                                                                              ; 0.45 mW (0.45 mW)                    ; 0.15 mW (0.15 mW)               ; --                                ; 0.31 mW (0.31 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_pio_commade:pio_commade                                                                                                                                                                                                                                                                                                                                                ;
;         |soc_system_pio_status:pio_status                                                                                                ; 0.23 mW (0.23 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.15 mW (0.15 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|soc_system_pio_status:pio_status                                                                                                                                                                                                                                                                                                                                                  ;
;         |altera_reset_controller:rst_controller                                                                                          ; 0.32 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.31 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                            ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1                                                                                  ; 0.32 mW (0.32 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.31 mW (0.31 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                 ;
;         |altera_reset_controller:rst_controller_001                                                                                      ; 0.04 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                        ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1                                                                                  ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE10_Standard_GHRD|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
(1) Value in parentheses is the power consumed at that level of hierarchy. Value not in parentheses is the power consumed at that level of hierarchy plus the power consumed by all levels of hierarchy below it.

(2) The "Block Thermal Static Power" for all levels of hierarchy except the top-level hierarchy is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Core Dynamic Thermal Power Dissipation by Clock Domain                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------------------+
; Clock Domain                                                                                                                                                                                                                                                                                                                                                 ; Clock Frequency (MHz) ; Total Core Dynamic Power ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                     ; 50.00                 ; 1061.88                  ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                          ; 25.00                 ; 13.75                    ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                            ; 400.00                ; 4.72                     ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ; 400.00                ; 25.57                    ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                           ; 400.00                ; 14.14                    ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                            ; 400.00                ; 4.72                     ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                            ; 400.00                ; 4.72                     ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                            ; 400.00                ; 4.72                     ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted ; 400.00                ; 0.00                     ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                ; 400.00                ; 0.00                     ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                            ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                            ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                            ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                            ; 400.00                ; 0.00                     ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                    ; 50.00                 ; 0.00                     ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                    ; 50.00                 ; 0.00                     ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                    ; 50.00                 ; 0.00                     ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                     ; 27.00                 ; 0.00                     ;
; No clock domain                                                                                                                                                                                                                                                                                                                                              ; 0.00                  ; 15.60                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Current Drawn from Voltage Supplies Summary                                                                                        ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; Voltage Supply ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCC            ; 1110.04 mA              ; 1045.96 mA                ; 64.07 mA                 ; 1110.04 mA                       ;
; VCCIO          ; 4.97 mA                 ; 3.61 mA                   ; 1.35 mA                  ; 4.97 mA                          ;
; VCCPD          ; 4.15 mA                 ; 1.49 mA                   ; 2.67 mA                  ; 4.15 mA                          ;
; VCCA_FPLL      ; 2.03 mA                 ; 0.00 mA                   ; 2.03 mA                  ; 2.03 mA                          ;
; VCCPGM         ; 0.33 mA                 ; 0.00 mA                   ; 0.33 mA                  ; 0.33 mA                          ;
; VCCBAT         ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCE_GXBL      ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCL_GXBL      ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCH_GXBL      ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCAUX         ; 87.60 mA                ; 0.00 mA                   ; 87.60 mA                 ; 87.60 mA                         ;
; VCC_HPS        ; 10.24 mA                ; 0.00 mA                   ; 10.24 mA                 ; 10.24 mA                         ;
; VCCIO_HPS      ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCPD_HPS      ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCRSTCLK_HPS  ; 0.14 mA                 ; 0.00 mA                   ; 0.14 mA                  ; 0.14 mA                          ;
; VCCPLL_HPS     ; 0.67 mA                 ; 0.00 mA                   ; 0.67 mA                  ; 0.67 mA                          ;
; VCCAUX_SHARED  ; 49.00 mA                ; 0.00 mA                   ; 49.00 mA                 ; 49.00 mA                         ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" do not include transient power-up currents. For transient power-up currents, see the device family datasheet, errata sheet, and/or ES guidelines document, as appropriate. 


+-----------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCIO Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; B2L      ; --            ; --                  ; --                    ; --                   ;
; B1L      ; --            ; --                  ; --                    ; --                   ;
; B0L      ; --            ; --                  ; --                    ; --                   ;
; 3A       ; 3.3V          ; 0.36 mA             ; 0.18 mA               ; 0.19 mA              ;
; 3B       ; 3.3V          ; 0.26 mA             ; 0.06 mA               ; 0.20 mA              ;
; 4A       ; 3.3V          ; 2.98 mA             ; 2.73 mA               ; 0.25 mA              ;
; 5A       ; 3.3V          ; 0.71 mA             ; 0.57 mA               ; 0.14 mA              ;
; 5B       ; 2.5V          ; 0.10 mA             ; 0.02 mA               ; 0.08 mA              ;
; 6B       ; 1.5V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 6A       ; 1.5V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 7A       ; 3.3V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 7B       ; 3.3V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 7C       ; 3.3V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 7D       ; 3.3V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 8A       ; 3.3V          ; 0.13 mA             ; 0.06 mA               ; 0.07 mA              ;
; 9A       ; --            ; --                  ; --                    ; --                   ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 1.5V          ; 0.14 mA                 ; 0.00 mA                   ; 0.14 mA                  ; 0.14 mA                          ;
; 2.5V          ; 0.10 mA                 ; 0.02 mA                   ; 0.08 mA                  ; 0.10 mA                          ;
; 3.3V          ; 4.73 mA                 ; 3.59 mA                   ; 1.13 mA                  ; 4.73 mA                          ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" do not include transient power-up currents. For transient power-up currents, see the device family datasheet, errata sheet, and/or ES guidelines document, as appropriate. 


+-----------------------------------------------------------------------------------------------+
; VCCPD Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCPD Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; B2L      ; --            ; --                  ; --                    ; --                   ;
; B1L      ; --            ; --                  ; --                    ; --                   ;
; B0L      ; --            ; --                  ; --                    ; --                   ;
; 3A       ; 3.3V          ; 0.34 mA             ; 0.07 mA               ; 0.28 mA              ;
; 3B       ; 3.3V          ; 0.28 mA             ; 0.01 mA               ; 0.28 mA              ;
; 4A       ; 3.3V          ; 1.44 mA             ; 1.15 mA               ; 0.29 mA              ;
; 5A       ; 3.3V          ; 0.50 mA             ; 0.25 mA               ; 0.24 mA              ;
; 5B       ; 2.5V          ; 0.21 mA             ; 0.00 mA               ; 0.21 mA              ;
; 6B       ; 2.5V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 6A       ; 2.5V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 7A       ; 3.3V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 7B       ; 3.3V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 7C       ; 3.3V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 7D       ; 3.3V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 8A       ; 3.3V          ; 0.20 mA             ; 0.01 mA               ; 0.20 mA              ;
; 9A       ; --            ; --                  ; --                    ; --                   ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCPD Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCPD Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 2.5V          ; 0.60 mA                 ; 0.00 mA                   ; 0.60 mA                  ; 0.60 mA                          ;
; 3.3V          ; 3.55 mA                 ; 1.48 mA                   ; 2.07 mA                  ; 3.55 mA                          ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" do not include transient power-up currents. For transient power-up currents, see the device family datasheet, errata sheet, and/or ES guidelines document, as appropriate. 


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                                ;
+----------------------------------------------------------------------------------------+-----------------+-------------+----------------+----------------+
; Data Source                                                                            ; Total           ; Pin         ; Registered     ; Combinational  ;
+----------------------------------------------------------------------------------------+-----------------+-------------+----------------+----------------+
; Simulation (from file)                                                                 ;                 ;             ;                ;                ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)        ; 0 (0.0%)    ; 0 (0.0%)       ; 0 (0.0%)       ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)        ; 0 (0.0%)    ; 0 (0.0%)       ; 0 (0.0%)       ;
;                                                                                        ;                 ;             ;                ;                ;
; Node, entity or clock assignment                                                       ;                 ;             ;                ;                ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 23 (0.0%)       ; 16 (3.4%)   ; 0 (0.0%)       ; 7 (0.0%)       ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 24 (0.0%)       ; 16 (3.4%)   ; 0 (0.0%)       ; 8 (0.0%)       ;
;                                                                                        ;                 ;             ;                ;                ;
; Vectorless estimation                                                                  ;                 ;             ;                ;                ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 0 (0.0%)        ; 0 (0.0%)    ; 0 (0.0%)       ; 0 (0.0%)       ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 0 (0.0%)        ; 0 (0.0%)    ; 0 (0.0%)       ; 0 (0.0%)       ;
;                                                                                        ;                 ;             ;                ;                ;
; Default assignment                                                                     ;                 ;             ;                ;                ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 108634 (98.5%)  ; 115 (24.2%) ; 26978 (99.9%)  ; 81541 (98.5%)  ;
;     -- Number of signals with Static Probability from Default assignment               ; 110269 (100.0%) ; 459 (96.6%) ; 27010 (100.0%) ; 82800 (100.0%) ;
;                                                                                        ;                 ;             ;                ;                ;
; Assumed 0                                                                              ;                 ;             ;                ;                ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 1636 (1.5%)     ; 344 (72.4%) ; 32 (0.1%)      ; 1260 (1.5%)    ;
+----------------------------------------------------------------------------------------+-----------------+-------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-------------------------+
; Power Analyzer Messages ;
+-------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Power Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri May 30 11:29:00 2025
Info: Command: quartus_pow --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE10_Standard_GHRD.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at DE10_Standard_GHRD.sdc(37): u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a pin File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 37
Warning (332049): Ignored create_generated_clock at DE10_Standard_GHRD.sdc(37): Argument -source is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 37
    Info (332050): create_generated_clock -source [get_pins { u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }] \
                      -name clk_dram_ext [get_ports {DRAM_CLK}] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 37
Warning (332174): Ignored filter at DE10_Standard_GHRD.sdc(41): u0|pll_0|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a pin File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 41
Warning (332049): Ignored create_generated_clock at DE10_Standard_GHRD.sdc(41): Argument -source is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 41
    Info (332050): create_generated_clock -source [get_pins { u0|pll_0|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk }] \
                      -name clk_vga_ext [get_ports {VGA_CLK}] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 41
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE10_Standard_GHRD.sdc(65): clk_dram_ext could not be matched with a clock File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 65
Warning (332049): Ignored set_input_delay at DE10_Standard_GHRD.sdc(65): Argument -clock is not an object ID File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 65
    Info (332050): set_input_delay -max -clock clk_dram_ext 5.96 [get_ports DRAM_DQ*] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 65
Warning (332049): Ignored set_input_delay at DE10_Standard_GHRD.sdc(66): Argument -clock is not an object ID File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 66
    Info (332050): set_input_delay -min -clock clk_dram_ext 2.97 [get_ports DRAM_DQ*] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 66
Warning (332174): Ignored filter at DE10_Standard_GHRD.sdc(72): u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a clock File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 72
Warning (332049): Ignored set_multicycle_path at DE10_Standard_GHRD.sdc(71): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 71
    Info (332050): set_multicycle_path -from [get_clocks {clk_dram_ext}] \
                    -to [get_clocks    { u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk }] \
                                                  -setup 2 File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 71
Warning (332049): Ignored set_multicycle_path at DE10_Standard_GHRD.sdc(71): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 71
Warning (332049): Ignored set_output_delay at DE10_Standard_GHRD.sdc(94): Argument -clock is not an object ID File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 94
    Info (332050): set_output_delay -max -clock clk_dram_ext 1.63  [get_ports {DRAM_DQ* DRAM_*DQM}] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 94
Warning (332049): Ignored set_output_delay at DE10_Standard_GHRD.sdc(95): Argument -clock is not an object ID File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 95
    Info (332050): set_output_delay -min -clock clk_dram_ext -0.95 [get_ports {DRAM_DQ* DRAM_*DQM}] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 95
Warning (332049): Ignored set_output_delay at DE10_Standard_GHRD.sdc(96): Argument -clock is not an object ID File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 96
    Info (332050): set_output_delay -max -clock clk_dram_ext 1.65  [get_ports {DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N}] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 96
Warning (332049): Ignored set_output_delay at DE10_Standard_GHRD.sdc(97): Argument -clock is not an object ID File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 97
    Info (332050): set_output_delay -min -clock clk_dram_ext -0.9 [get_ports {DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N}] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 97
Warning (332174): Ignored filter at DE10_Standard_GHRD.sdc(101): VGA_BLANK could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 101
Warning (332174): Ignored filter at DE10_Standard_GHRD.sdc(101): clk_vga_ext could not be matched with a clock File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 101
Warning (332049): Ignored set_output_delay at DE10_Standard_GHRD.sdc(101): Argument -clock is not an object ID File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 101
    Info (332050): set_output_delay -max -clock clk_vga_ext 0.33 [get_ports {VGA_R* VGA_G* VGA_B* VGA_BLANK}] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 101
Warning (332049): Ignored set_output_delay at DE10_Standard_GHRD.sdc(102): Argument -clock is not an object ID File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 102
    Info (332050): set_output_delay -min -clock clk_vga_ext -1.64 [get_ports {VGA_R* VGA_G* VGA_B* VGA_BLANK}] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc Line: 102
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0|hps_0|hps_io|border|hps_sdram_inst
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info: Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim0_inst_CLK could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_CLK] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim0_inst_MOSI could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_MOSI] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim0_inst_MISO could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim0_inst_MISO] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim0_inst_SS0 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_SS0] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(64): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(66): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 74
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 76
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 78
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 78
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO37 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO37] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 80
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO37] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 80
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 82
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 82
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO41] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 84
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO41] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 84
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 85
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(85): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 85
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO44] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 85
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(86): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 86
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO44] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 86
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(87): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 87
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(87): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 87
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO48] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 87
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(88): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 88
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO48] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 88
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(89): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 89
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(89): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 89
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 89
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(90): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 90
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 90
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(91): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 91
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(91): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 91
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 91
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(92): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 92
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 92
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(93): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 93
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(93): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 93
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 93
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(94): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 94
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 94
Info (332104): Reading SDC File: 'd:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'd:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332043): Overwriting existing clock: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
Warning (332043): Overwriting existing clock: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
Warning (332043): Overwriting existing clock: u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Warning (332043): Overwriting existing clock: HPS_DDR3_CK_P
Warning (332043): Overwriting existing clock: HPS_DDR3_CK_N
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[0]_IN
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[1]_IN
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[2]_IN
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[3]_IN
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[0]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[1]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[2]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[3]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_N[0]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_N[1]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_N[2]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_N[3]_OUT
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 552
Info: Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks
Info (332104): Reading SDC File: 'd:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc'
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_CLK] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_MOSI] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim0_inst_MISO] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_SS0] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 74
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 76
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 78
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 78
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO37] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 80
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO37] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 80
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 82
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 82
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO41] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 84
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO41] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 84
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(85): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 85
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO44] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 85
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(86): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 86
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO44] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 86
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(87): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 87
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO48] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 87
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(88): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 88
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO48] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 88
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(89): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 89
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 89
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(90): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 90
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 90
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(91): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 91
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 91
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(92): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 92
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 92
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(93): Argument <from> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 93
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 93
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(94): Argument <to> is an empty collection File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 94
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 94
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Warning (332060): Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: u0|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: u0|hps_0|fpga_interfaces|hps2fpga|clk  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Warning (222014): Relative toggle rates were calculated using fastest clock for nodes in multiple clock domains
    Warning (222015): Using fastest of multiple clock domains found for node "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~0"
    Warning (222015): Using fastest of multiple clock domains found for node "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~2"
    Warning (222015): Using fastest of multiple clock domains found for node "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~3"
    Warning (222015): Using fastest of multiple clock domains found for node "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~5"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~6"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~7"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~8"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~9"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~5"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~6"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~7"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~8"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~9"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~10"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~11"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~12"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~13"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~14"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~15"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~16"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~17"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~5"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~18"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~19"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~20"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~21"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~22"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~23"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~6"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~24"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~25"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~26"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~27"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~28"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~29"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~7"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~30"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~31"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~32"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~33"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~34"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~35"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~8"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~9"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~10"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~11"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~36"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~37"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~38"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~39"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~40"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~41"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~42"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~43"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~12"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~13"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~44"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~45"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~46"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~47"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~48"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~49"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~14"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~15"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~50"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~51"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~52"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~53"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~54"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~55"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~16"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~17"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~56"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~57"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~58"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~59"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~60"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~61"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~18"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~19"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~62"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~63"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~64"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~65"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~66"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~67"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~20"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~68"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~69"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~70"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~71"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~72"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~73"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~21"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~22"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~74"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~75"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~76"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~77"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~78"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~79"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~23"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~80"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~81"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~82"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~83"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~84"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~85"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~24"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~86"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~87"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~88"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~89"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~90"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~91"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~25"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~26"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~27"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~28"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~29"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~92"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~93"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~94"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~95"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~96"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~97"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~30"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~31"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~98"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~99"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~100"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~101"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~102"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~103"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~32"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~104"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~105"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~106"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~107"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~108"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~109"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~33"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~34"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~110"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~111"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~112"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~113"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~114"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~115"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~35"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~116"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~117"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~118"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~119"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~120"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~121"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~36"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~122"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~123"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~124"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~125"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~126"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~127"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~37"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~38"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~39"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~40"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0~41"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideOr0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~5"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~6"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~7"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~8"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~9"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~10"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~11"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~12"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~13"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~14"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~15"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~16"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~17"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~18"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~19"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~20"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~21"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~22"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~23"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~24"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~25"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~26"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~27"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~28"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~29"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~30"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~31"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~32"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~33"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~34"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~35"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~36"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~37"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~38"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~39"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~40"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0~41"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideXor0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~5"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~6"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~7"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~8"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~9"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~10"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~11"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~12"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~13"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~14"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~15"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~16"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~17"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~18"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~19"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~20"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~21"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~22"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~23"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~24"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~25"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~26"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~27"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~28"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~29"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~30"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~31"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~32"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~33"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~34"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~35"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~36"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~37"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~38"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~39"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~40"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0~41"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_230|WideAnd0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~128"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~5"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~5"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~6"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~7"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~8"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~9"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~6"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~7"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~10"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~8"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~9"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~11"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~10"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~11"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~12"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~12"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~13"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~13"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~14"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~15"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~16"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~17"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~18"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~19"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~14"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~15"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~20"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~16"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~17"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~21"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~22"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~23"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~24"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~25"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~26"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~27"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~28"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~18"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~29"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~30"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~31"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~32"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~33"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~34"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~19"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~20"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~35"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~36"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~37"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~21"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~38"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~39"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~40"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~41"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~42"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~43"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~44"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~45"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~46"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~47"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~48"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~49"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~50"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~51"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~52"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~53"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~54"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~55"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~56"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~57"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~58"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~59"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~60"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~61"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~62"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~63"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~64"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~65"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~66"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~67"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~68"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~69"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~70"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~71"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~72"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~73"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~74"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~75"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~76"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~77"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~78"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~79"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~80"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~81"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~82"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~83"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~84"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~85"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~86"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~87"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~88"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~89"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~90"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~91"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~22"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~23"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~24"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~25"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~26"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~27"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~28"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~29"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~30"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~31"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~129"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~5"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~5"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~6"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~7"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~8"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~9"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~6"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~7"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~10"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~8"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~9"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~11"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~10"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~11"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~12"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~12"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~13"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~13"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~14"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~15"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~16"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~17"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~18"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~19"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~14"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~15"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~20"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~16"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~17"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~21"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~22"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~23"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~24"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~25"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~26"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~27"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~28"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~18"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~29"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~30"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~31"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~32"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~33"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~34"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~35"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~19"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~20"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~36"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~37"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~38"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~21"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~39"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~40"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~41"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~42"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~43"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~44"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~45"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~46"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~47"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~48"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~49"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~50"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~51"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~52"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~53"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~54"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~55"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~56"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~57"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~58"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~59"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~60"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~61"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~62"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~63"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~64"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~65"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~66"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~67"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~68"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~69"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~70"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~71"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~72"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~73"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~74"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~75"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~76"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~77"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~78"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~79"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~80"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~81"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~82"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~83"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~84"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~85"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~86"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~87"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~88"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~89"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~90"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~91"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~92"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~93"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~22"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~23"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~24"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~25"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~26"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~27"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~28"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~29"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~30"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~31"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~130"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~131"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~132"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~133"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~134"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~135"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~136"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~137"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_2|WideOr0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~138"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~139"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~140"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~141"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~142"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~143"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_2|WideOr0~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_2|WideOr0~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~144"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~145"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~146"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~147"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_2|WideOr0~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_2|WideOr0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_2|WideXor0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_2|WideXor0~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_2|WideXor0~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_2|WideXor0~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_2|WideXor0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_2|WideAnd0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_2|WideAnd0~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_2|WideAnd0~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_2|WideAnd0~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_2|WideAnd0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~148"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated|op_1~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated|op_1~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated|op_1~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated|op_1~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated|op_1~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated|op_1~5"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated|op_1~6"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated|op_1~7"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated|aeb_int~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated|aeb_int~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated|aeb_int~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated|aeb_int~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated|aeb_int~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated|aeb_int~5"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated|aeb_int~6"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated|aeb_int~7"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_53|cmpr_n3l:auto_generated|aeb_int~8"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~149"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated|op_1~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated|op_1~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated|op_1~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated|op_1~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated|op_1~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated|op_1~5"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated|op_1~6"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated|op_1~7"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated|aeb_int~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated|aeb_int~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated|aeb_int~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated|aeb_int~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated|aeb_int~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated|aeb_int~5"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated|aeb_int~6"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated|aeb_int~7"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_56|cmpr_n3l:auto_generated|aeb_int~8"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~150"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~151"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~152"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~153"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~154"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~155"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~156"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~157"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_99|WideOr0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~158"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~159"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~160"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~161"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~162"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~163"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_99|WideOr0~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_99|WideOr0~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~164"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~165"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~166"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~167"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_99|WideOr0~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_99|WideOr0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_99|WideXor0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_99|WideXor0~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_99|WideXor0~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_99|WideXor0~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_99|WideXor0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_99|WideAnd0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_99|WideAnd0~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_99|WideAnd0~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_99|WideAnd0~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_99|WideAnd0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~168"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated|op_1~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated|op_1~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated|op_1~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated|op_1~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated|op_1~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated|op_1~5"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated|op_1~6"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated|op_1~7"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated|aeb_int~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated|aeb_int~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated|aeb_int~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated|aeb_int~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated|aeb_int~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated|aeb_int~5"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated|aeb_int~6"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated|aeb_int~7"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_150|cmpr_n3l:auto_generated|aeb_int~8"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~169"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated|op_1~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated|op_1~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated|op_1~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated|op_1~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated|op_1~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated|op_1~5"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated|op_1~6"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated|op_1~7"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated|aeb_int~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated|aeb_int~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated|aeb_int~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated|aeb_int~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated|aeb_int~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated|aeb_int~5"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated|aeb_int~6"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated|aeb_int~7"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_153|cmpr_n3l:auto_generated|aeb_int~8"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~170"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~171"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~172"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~173"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~174"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~175"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~176"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~177"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~178"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~179"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~180"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_161|WideOr0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_161|WideOr0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_161|WideXor0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_161|WideXor0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_161|WideAnd0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_161|WideAnd0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~181"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_188|cmpr_82l:auto_generated|op_1~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_188|cmpr_82l:auto_generated|op_1~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_188|cmpr_82l:auto_generated|op_1~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_188|cmpr_82l:auto_generated|op_1~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_188|cmpr_82l:auto_generated|aeb_int~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_188|cmpr_82l:auto_generated|aeb_int~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_188|cmpr_82l:auto_generated|aeb_int~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_188|cmpr_82l:auto_generated|aeb_int~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~182"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_191|cmpr_82l:auto_generated|op_1~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_191|cmpr_82l:auto_generated|op_1~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_191|cmpr_82l:auto_generated|op_1~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_191|cmpr_82l:auto_generated|op_1~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_191|cmpr_82l:auto_generated|aeb_int~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_191|cmpr_82l:auto_generated|aeb_int~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_191|cmpr_82l:auto_generated|aeb_int~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_191|cmpr_82l:auto_generated|aeb_int~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~183"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~184"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_157|Mux0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~185"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~186"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~187"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_73|Mux0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_85|cmpr_32l:auto_generated|op_1~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_85|cmpr_32l:auto_generated|aeb_int~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~188"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_88|cmpr_32l:auto_generated|op_1~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~189"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~190"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~191"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~192"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~193"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~194"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~195"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~196"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~197"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_60|WideOr0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_60|WideOr0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_60|WideXor0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_60|WideXor0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_60|WideAnd0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_60|WideAnd0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_60|Mux0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~198"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~199"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~200"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~201"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~202"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~203"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~204"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~205"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_196|WideOr0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_196|WideOr0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_196|WideXor0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_196|WideXor0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_196|WideAnd0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_196|WideAnd0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~206"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_223|cmpr_82l:auto_generated|op_1~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_223|cmpr_82l:auto_generated|op_1~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_223|cmpr_82l:auto_generated|op_1~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_223|cmpr_82l:auto_generated|op_1~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_223|cmpr_82l:auto_generated|aeb_int~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_223|cmpr_82l:auto_generated|aeb_int~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_223|cmpr_82l:auto_generated|aeb_int~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_223|cmpr_82l:auto_generated|aeb_int~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~207"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_226|cmpr_82l:auto_generated|op_1~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_226|cmpr_82l:auto_generated|op_1~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_226|cmpr_82l:auto_generated|op_1~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_226|cmpr_82l:auto_generated|op_1~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_226|cmpr_82l:auto_generated|aeb_int~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_226|cmpr_82l:auto_generated|aeb_int~1"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_226|cmpr_82l:auto_generated|aeb_int~2"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_226|cmpr_82l:auto_generated|aeb_int~3"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~208"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~209"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~210"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|comb~211"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_1|WideOr0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_1|WideOr0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_1|WideAnd0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_1|WideAnd0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_1|WideXor0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_1|WideXor0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|sld_alt_reduction:unary_1|Mux0~0"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~4"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~94"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~95"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~92"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~96"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~93"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~32"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|aeb_int~33"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~32"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|aeb_int~33"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~97"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~98"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~94"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~95"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~96"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~99"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~97"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~100"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~101"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~102"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~103"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_620|cmpr_b5l:auto_generated|op_1~104"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~98"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~99"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~100"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~101"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~102"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~103"
    Warning (222015): Using fastest of multiple clock domains found for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_3lp:auto_generated|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1|lpm_compare:variable_compare_617|cmpr_b5l:auto_generated|op_1~104"
Warning (222019): Relative toggle rates could not be calculated because no unique register clock domain could be identified for some nodes
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Critical Warning (215050): HPS power is being analyzed for a device with an HPS without HPS power.
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (215049): Average toggle rate for this design is 21.359 millions of transitions / sec
Info (215031): Total thermal power estimate for the design is 1611.12 mW
Info: Quartus Prime Power Analyzer was successful. 0 errors, 1112 warnings
    Info: Peak virtual memory: 6799 megabytes
    Info: Processing ended: Fri May 30 11:29:49 2025
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:02:08


