
*** Running xst
    with args -ifn mojo_top_0.xst -ofn mojo_top_0.srp -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/shifter_10.v" into library work
Parsing module <shifter_10>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/pipeline_6.v" into library work
Parsing module <pipeline_6>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/multiplier_12.v" into library work
Parsing module <multiplier_12>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/counter_7.v" into library work
Parsing module <counter_7>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/comparator_9.v" into library work
Parsing module <comparator_9>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/boolean_11.v" into library work
Parsing module <boolean_11>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/adder_8.v" into library work
Parsing module <adder_8>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/edge_detector_3.v" into library work
Parsing module <edge_detector_3>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/button_conditioner_2.v" into library work
Parsing module <button_conditioner_2>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/alu_5.v" into library work
Parsing module <alu_5>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/alutester_4.v" into library work
Parsing module <alutester_4>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <button_conditioner_2>.

Elaborating module <pipeline_6>.

Elaborating module <edge_detector_3>.

Elaborating module <alutester_4>.

Elaborating module <counter_7>.

Elaborating module <alu_5>.

Elaborating module <adder_8>.

Elaborating module <comparator_9>.

Elaborating module <shifter_10>.

Elaborating module <boolean_11>.

Elaborating module <multiplier_12>.
WARNING:HDLCompiler:1127 - "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 91: Assignment to M_alu16_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 92: Assignment to M_alu16_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 93: Assignment to M_alu16_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 135: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 137: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 145: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 146: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 97: Assignment to rst ignored, since the identifier is never used
WARNING:Xst:2972 - "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" line 38. All outputs of instance <reset_cond> of block <reset_conditioner_1> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_button<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" line 38: Output port <out> of the instance <reset_cond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" line 86: Output port <z> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" line 86: Output port <v> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" line 86: Output port <n> of the instance <alu16> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <M_state_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit 4-to-1 multiplexer for signal <io_led> created at line 106.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentResult<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentAlufn<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentAlufn<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentAlufn<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentAlufn<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentAlufn<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentAlufn<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentCase<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentCase<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentCase<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentCase<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentCase<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 97
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 97
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 97
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 97
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 97
    Found 1-bit tristate buffer for signal <avr_rx> created at line 97
    Summary:
	inferred  27 Latch(s).
	inferred   1 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <button_conditioner_2>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/button_conditioner_2.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_3_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_2> synthesized.

Synthesizing Unit <pipeline_6>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/pipeline_6.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_6> synthesized.

Synthesizing Unit <edge_detector_3>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/edge_detector_3.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_3> synthesized.

Synthesizing Unit <alutester_4>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/alutester_4.v".
    Found 8-bit adder for signal <M_testCounter_value[3]_GND_6_o_add_1_OUT> created at line 51.
    Found 7-bit adder for signal <n0025> created at line 53.
    Found 319-bit shifter logical right for signal <n0022> created at line 51
    Found 319-bit shifter logical right for signal <n0023> created at line 52
    Found 4x3-bit multiplier for signal <n0031> created at line 53.
    Found 119-bit shifter logical right for signal <n0026> created at line 53
    Found 319-bit shifter logical right for signal <n0027> created at line 55
    Found 16-bit comparator not equal for signal <n0008> created at line 55
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
Unit <alutester_4> synthesized.

Synthesizing Unit <counter_7>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/counter_7.v".
    Found 30-bit register for signal <M_ctr_q>.
    Found 30-bit adder for signal <M_ctr_q[29]_GND_7_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_7> synthesized.

Synthesizing Unit <alu_5>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/alu_5.v".
    Summary:
	inferred  27 Multiplexer(s).
Unit <alu_5> synthesized.

Synthesizing Unit <adder_8>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/adder_8.v".
    Found 16-bit subtractor for signal <b[15]_unary_minus_1_OUT> created at line 30.
    Found 16-bit adder for signal <sumI> created at line 34.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <adder_8> synthesized.

Synthesizing Unit <comparator_9>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/comparator_9.v".
WARNING:Xst:653 - Signal <result<15:1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <comparator_9> synthesized.

Synthesizing Unit <shifter_10>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/shifter_10.v".
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_0_OUT> created at line 25
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_3_OUT> created at line 31
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_4_OUT> created at line 33
    Summary:
	inferred   2 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_10> synthesized.

Synthesizing Unit <boolean_11>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/boolean_11.v".
    Summary:
	inferred  48 Multiplexer(s).
Unit <boolean_11> synthesized.

Synthesizing Unit <multiplier_12>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/multiplier_12.v".
    Found 16x16-bit multiplier for signal <n0003> created at line 21.
    Summary:
	inferred   1 Multiplier(s).
Unit <multiplier_12> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 1
 4x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 20-bit adder                                          : 1
 30-bit adder                                          : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 1
 2-bit register                                        : 1
 20-bit register                                       : 1
 30-bit register                                       : 1
# Latches                                              : 27
 1-bit latch                                           : 27
# Comparators                                          : 1
 16-bit comparator not equal                           : 1
# Multiplexers                                         : 87
 1-bit 2-to-1 multiplexer                              : 71
 16-bit 2-to-1 multiplexer                             : 13
 24-bit 4-to-1 multiplexer                             : 1
 30-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 7
 119-bit shifter logical right                         : 1
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 319-bit shifter logical right                         : 3
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <alutester_4>.
	Multiplier <Mmult_n0031> in block <alutester_4> and adder/subtractor <Madd_n0025_Madd> in block <alutester_4> are combined into a MAC<Maddsub_n0031>.
Unit <alutester_4> synthesized (advanced).

Synthesizing (advanced) Unit <button_conditioner_2>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_2> synthesized (advanced).

Synthesizing (advanced) Unit <counter_7>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_7> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 4x3-to-6-bit MAC                                      : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 8-bit adder                                           : 1
# Counters                                             : 2
 20-bit up counter                                     : 1
 30-bit up counter                                     : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 1
 16-bit comparator not equal                           : 1
# Multiplexers                                         : 86
 1-bit 2-to-1 multiplexer                              : 71
 16-bit 2-to-1 multiplexer                             : 13
 24-bit 4-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 7
 119-bit shifter logical right                         : 1
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 319-bit shifter logical right                         : 3
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <currentCase_5> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <alutester_4> ...

Optimizing unit <alu_5> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 8.
FlipFlop tester/testCounter/M_ctr_q_26 has been replicated 3 time(s)
FlipFlop tester/testCounter/M_ctr_q_27 has been replicated 4 time(s)
FlipFlop tester/testCounter/M_ctr_q_28 has been replicated 4 time(s)
FlipFlop tester/testCounter/M_ctr_q_29 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <button_cond/sync/M_pipe_q_1>.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
---------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                               | Clock buffer(FF name)  | Load  |
---------------------------------------------------------------------------+------------------------+-------+
M_state_q[1]_GND_18_o_Mux_15_o(M_state_q_M_state_q[1]_GND_18_o_Mux_15_o1:O)| BUFG(*)(aluResult_13)  | 26    |
clk                                                                        | BUFGP                  | 69    |
---------------------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.458ns (Maximum Frequency: 154.847MHz)
   Minimum input arrival time before clock: 2.009ns
   Maximum output required time after clock: 16.548ns
   Maximum combinational path delay: No path found

=========================================================================
