Warning (10268): Verilog HDL information at FinalProject.v(44): always construct contains both blocking and non-blocking assignments File: C:/Users/reuel/Documents/2032/project/FinalProject.v Line: 44
