{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 1], 1], ["SP", 2, 4, 700, [1, 70, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [7, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [1, 7, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [25, 2, 4], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 5, 2], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 10], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 10], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 10], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 1], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [2, 5, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [7, 1, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611435], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [5, 10, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [20, 1, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [35, 4, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 1], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [70, 1, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [10, 7, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 2], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [7, 4, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 10], 1], ["SP", 2, 4, 700, [2, 10, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [5, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [5, 7, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 20], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 1], 1], ["SP", 2, 4, 700, [4, 1, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [10, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [7, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [5, 2, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 2, 10], 1], ["SP", 2, 4, 700, [1, 20, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [175, 2, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611438], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [140, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 1], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [100, 1, 2], 1], ["SP", 2, 4, 700, [1, 4, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [70, 1, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 2], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 1], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 2], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [2, 1, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [10, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 2], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 2, 25], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [1, 14, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 25], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [1, 70, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 25], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [1, 5, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 5], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611447], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [2, 5, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [1, 28, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 4], 1], ["SP", 2, 4, 700, [2, 5, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [5, 35, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 4], 1], ["SP", 2, 4, 700, [7, 1, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 5], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 5], 1], ["SP", 2, 4, 700, [4, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [4, 7, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [20, 2, 5], 1], ["SP", 2, 4, 700, [5, 5, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 25], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [140, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [4, 1, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611450], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611458], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [28, 5, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 4], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 50], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611461], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 20, 1], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 5], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 5], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 5], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 50], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 25], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611470], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [28, 5, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 5], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [2, 35, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [7, 10, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [4, 175, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [14, 10, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [4, 175, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 5], 1], ["SP", 2, 4, 700, [28, 5, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [1, 2, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [1, 5, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611473], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 4], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 10], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 10], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 4], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 10], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [1, 2, 50], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 10], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 10], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 4], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 10], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [1, 2, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [1, 2, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [7, 1, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [1, 1, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [20, 10, 5], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [25, 1, 10], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611482], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [4, 5, 2], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [4, 5, 10], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [5, 1, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 125, 1], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [2, 5, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [5, 1, 28], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 2, 25], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [4, 5, 50], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [20, 10, 1], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 25, 2], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 125, 1], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 1, 25], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [25, 2, 5], 1], ["SP", 2, 4, 700, [1, 4, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 1], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611485], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [1, 25, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [10, 2, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [1, 1, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [7, 10, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [7, 5, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [50, 1, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 2], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [1, 50, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611493], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [1, 50, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [1, 7, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [1, 1, 20], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [1, 1, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [1, 1, 20], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 50], 1], ["SP", 2, 4, 700, [1, 1, 20], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 4], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [7, 5, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 25], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [1, 35, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [7, 1, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [1, 35, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [14, 10, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [14, 10, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 25], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [28, 5, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698611505], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 10], 1], ["SP", 2, 4, 700, [1, 2, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 1], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [5, 5, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 1], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [140, 1, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [5, 2, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 1], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 8], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 1], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [4, 7, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [28, 5, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 1], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [7, 5, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 5], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [4, 5, 50], 1], ["SP", 2, 4, 700, [1, 1, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [20, 1, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611508], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 25], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 2], 1], ["SP", 2, 4, 700, [5, 1, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [5, 10, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 10], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 2], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [5, 10, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 4], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [1, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [1, 35, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [4, 5, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [5, 35, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 1], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 1], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [1, 7, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611517], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 5], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 25], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 2], 1], ["SP", 2, 4, 700, [7, 10, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 25], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [7, 5, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 2], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 5, 1], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611520], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [35, 1, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 1], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 5], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [10, 1, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [2, 25, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [5, 35, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 5], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 1], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 25], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 1], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 4], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611529], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [1, 70, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [4, 1, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [10, 2, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 5], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [5, 35, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 125, 1], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [1, 20, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 10], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 2], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [5, 14, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 25], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 5], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [1, 2, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 5], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 50], 1], ["SP", 2, 4, 700, [7, 5, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 1], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [2, 70, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [7, 10, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611541], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 5], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [50, 1, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [5, 2, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 1], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [28, 5, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [2, 25, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [14, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 1], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [1, 7, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [20, 1, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 1], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 10], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [1, 25, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [5, 35, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 2], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [5, 28, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [5, 20, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 10], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [7, 50, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 1], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 2], 1], ["SP", 2, 4, 700, [10, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [7, 1, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 50], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [5, 20, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611553], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 50], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [7, 1, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 2], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 1], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 8], 1], ["SP", 2, 4, 700, [10, 7, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 50], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 20], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [14, 10, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [5, 1, 28], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [140, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [5, 2, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [70, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611556], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 2], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [2, 7, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 1], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 10], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [7, 50, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 1], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [1, 2, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611565], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 10], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 1], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [2, 7, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [1, 20, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 5], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 10], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 5], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [1, 7, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [25, 7, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 10], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [1, 1, 20], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611568], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [5, 2, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [14, 10, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 10], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [10, 1, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [10, 2, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [2, 5, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 5], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 25], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [5, 14, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611577], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [2, 35, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 10], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [5, 2, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 2], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [4, 7, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 10], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [1, 2, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [2, 7, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 1], 1], ["SP", 2, 4, 700, [7, 10, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 2], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 5], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 1], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [70, 1, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611580], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 5], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [14, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 20, 1], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 1], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 2], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [10, 35, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [1, 28, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 10], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [140, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [5, 2, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 8], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [1, 35, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 4], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [1, 2, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 50], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611589], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [7, 50, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [20, 1, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 4], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 1], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [2, 25, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 2], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 2], 1], ["SP", 2, 4, 700, [28, 5, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 10], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [7, 1, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [2, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [1, 14, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [1, 2, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611592], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [5, 14, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 25], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 10], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 20], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 4], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [1, 35, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 5], 1], ["SP", 2, 4, 700, [10, 7, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [25, 2, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [70, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [5, 35, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 20], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 10], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [2, 35, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 2], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611601], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [14, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [2, 1, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [1, 25, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 50], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 1], 1], ["SP", 2, 4, 700, [14, 10, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 5], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 2], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 10], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 1], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 1], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 1, 10], 1], ["SP", 2, 4, 700, [1, 1, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 1], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [25, 8, 5], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611604], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 2], 1], ["SP", 2, 4, 700, [175, 2, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [4, 7, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [25, 14, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 8], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [28, 5, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 1], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [20, 7, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [1, 1, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 2], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [20, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 2], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 1], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611613], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 1], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [5, 1, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [2, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 4], 1], ["SP", 2, 4, 700, [10, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 10], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [14, 1, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611616], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [14, 25, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [5, 14, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 1], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 25], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 2], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 10], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [10, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 2], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 10], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611625], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [7, 5, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [14, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [4, 175, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 5], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 5], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [4, 175, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [1, 35, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [1, 4, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 5], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 1], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 5], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 1], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [5, 1, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 4], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698611628], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 2], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 5], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [2, 35, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 20, 1], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 50], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [5, 35, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [175, 2, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [1, 1, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 2], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 1], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 4], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [20, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 25], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [1, 5, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 5], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 1], 1], ["SP", 2, 4, 700, [10, 7, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [7, 4, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [2, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 5], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [10, 2, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611640], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 2], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [4, 7, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [4, 7, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 2], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [4, 7, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 1], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 5], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [5, 28, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [1, 1, 20], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [1, 1, 20], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 2], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [1, 1, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [70, 1, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 1], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 10], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 1], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611649], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 1], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 1], 1], ["SP", 2, 4, 700, [5, 35, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [5, 5, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [7, 1, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [10, 2, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [50, 1, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [1, 50, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [5, 10, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 1], 1], ["SP", 2, 4, 700, [14, 25, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 2], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 2], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [20, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 5], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611652], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 2], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [7, 25, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [1, 25, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 5], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 2], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 5], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [7, 5, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 10], 1], ["SP", 2, 4, 700, [4, 175, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [1, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611661], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [2, 70, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 5], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [5, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [1, 4, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 25], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [10, 1, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [7, 1, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 2], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 50], 1], ["SP", 2, 4, 700, [1, 20, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 5], 1], ["SP", 2, 4, 700, [25, 2, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [5, 14, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 1], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 1], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 5], 1], ["SP", 2, 4, 700, [7, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 2, 25], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611664], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [35, 1, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [4, 175, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [1, 20, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [1, 4, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 5], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 2], 1], ["SP", 2, 4, 700, [7, 1, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 5], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611673], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 1], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 20], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [4, 7, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [2, 1, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [1, 20, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [5, 1, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 5], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 4], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 1], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [10, 10, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [1, 2, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611677], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [5, 35, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [1, 100, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [5, 28, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [1, 10, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [5, 5, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 10], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 1], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 50], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [7, 1, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [140, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 25], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [4, 5, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 2], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611686], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [7, 5, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [7, 5, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 5], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 2], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 5], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [2, 35, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 5], 1], ["SP", 2, 4, 700, [10, 7, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [5, 10, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [1, 35, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [1, 20, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 5], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 10], 1], ["SP", 2, 4, 700, [2, 2, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611689], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [25, 1, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [5, 1, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 10], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 1], 1], ["SP", 2, 4, 700, [1, 1, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [1, 35, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [5, 28, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 1], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [25, 4, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 25], 1], ["SP", 2, 4, 700, [1, 14, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 4], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 1], 1], ["SP", 2, 4, 700, [35, 4, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 1], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [2, 5, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [2, 35, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [25, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 25], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 1], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 4], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [7, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [25, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [2, 7, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 5], 1], ["SP", 2, 4, 700, [7, 50, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 5], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 1], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 1], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 2, 2], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698611701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [5, 2, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [4, 1, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 25], 1], ["SP", 2, 4, 700, [5, 70, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 8], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 10], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 25], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 50], 1], ["SP", 2, 4, 700, [10, 35, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [25, 1, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 1], 1], ["SP", 2, 4, 700, [7, 1, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [50, 1, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [7, 10, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [10, 1, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 2], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [25, 1, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [1, 5, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [1, 70, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611710], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 25], 1], ["SP", 2, 4, 700, [10, 1, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 5], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [5, 1, 28], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [1, 20, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [2, 7, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 25], 1], ["SP", 2, 4, 700, [14, 1, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 10], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611713], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [10, 35, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 1], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 5], 1], ["SP", 2, 4, 700, [4, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 10], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 2], 1], ["SP", 2, 4, 700, [5, 2, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [5, 20, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 1], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [2, 35, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [1, 1, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [25, 4, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 8], 1], ["SP", 2, 4, 700, [7, 2, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [70, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 4], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [7, 1, 50], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 10], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611722], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 10], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 4], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 50], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [35, 1, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [35, 1, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 5], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 10], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [14, 10, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 25], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 2], 1], ["SP", 2, 4, 700, [25, 4, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [4, 7, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 5], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 5], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611725], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 2], 1], ["SP", 2, 4, 700, [2, 7, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 1], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [14, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [70, 1, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [25, 14, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [10, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [70, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [4, 7, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 10], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 1], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 2], 1], ["SP", 2, 4, 700, [10, 7, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611734], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [5, 1, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 5], 1], ["SP", 2, 4, 700, [140, 1, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [35, 1, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [1, 70, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 2], 1], ["SP", 2, 4, 700, [5, 35, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 4], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 5], 1], ["SP", 2, 4, 700, [7, 10, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 2], 1], ["SP", 2, 4, 700, [7, 2, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 10], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 1], 1], ["SP", 2, 4, 700, [2, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 4], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 1], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 10], 1], ["SP", 2, 4, 700, [1, 25, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 50], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [2, 1, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 1], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [4, 1, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 4], 1], ["SP", 2, 4, 700, [4, 175, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [1, 2, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [5, 1, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [1, 70, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 8], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 1], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [5, 10, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 1], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [25, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 5], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 10], 1], ["SP", 2, 4, 700, [1, 14, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [10, 7, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 1], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [25, 1, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 1], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 5], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 1], 1], ["SP", 2, 4, 700, [5, 1, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [1, 1, 50], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [2, 5, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611746], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 20], 1], ["SP", 2, 4, 700, [5, 2, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [1, 28, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 1], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [25, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [1, 1, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [25, 7, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [5, 1, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [1, 4, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 20], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 5], 1], ["SP", 2, 4, 700, [2, 70, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [10, 10, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 5], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [7, 2, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [1, 14, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 10], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [2, 5, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 1], 1], ["SP", 2, 4, 700, [10, 7, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611749], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 10], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 5], 1], ["SP", 2, 4, 700, [5, 10, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 2], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 2], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [20, 1, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 2], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [1, 28, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 2], 1], ["SP", 2, 4, 700, [7, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 1], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 10], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 5], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [2, 5, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 2], 1], ["SP", 2, 4, 700, [1, 5, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 25], 1], ["SP", 2, 4, 700, [7, 10, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 5], 1], ["SP", 2, 4, 700, [25, 7, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 25], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [1, 4, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611758], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 1], 1], ["SP", 2, 4, 700, [7, 10, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [1, 25, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [35, 4, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [2, 2, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 5], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [5, 35, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 20], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 1], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 1], 1], ["SP", 2, 4, 700, [70, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [1, 2, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 2], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [70, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 10], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [7, 10, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 25], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611761], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 5], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 10], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [5, 35, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [20, 1, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [7, 2, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 2], 1], ["SP", 2, 4, 700, [1, 20, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 5], 1], ["SP", 2, 4, 700, [14, 5, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 10], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 1], 1], ["SP", 2, 4, 700, [50, 1, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 25], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611770], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 8], 1], ["SP", 2, 4, 700, [1, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 2], 1], ["SP", 2, 4, 700, [1, 5, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 25], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [2, 25, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 5], 1], ["SP", 2, 4, 700, [5, 35, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 25], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [10, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [5, 2, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 25], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [2, 35, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 5], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [7, 5, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [2, 1, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 1], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [35, 4, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [4, 35, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611774], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [4, 7, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 2], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [140, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 4], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [1, 1, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [5, 1, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [5, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [7, 10, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 10], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [7, 1, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 10], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 25], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [35, 10, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [7, 2, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 5], 1], ["SP", 2, 4, 700, [14, 1, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 2], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [5, 70, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611782], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [5, 10, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 25], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 5], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 10], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 20], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 1], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 5], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 1], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 25], 1], ["SP", 2, 4, 700, [7, 25, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [1, 2, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 1], 1], ["SP", 2, 4, 700, [1, 7, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 1], 1], ["SP", 2, 4, 700, [1, 28, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [5, 1, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 5], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [10, 1, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 10, 25], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611786], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 5], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [1, 5, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 20, 1], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [2, 25, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [5, 2, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [2, 70, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 5], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [7, 5, 20], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [1, 7, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 2], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 4], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 2], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 25], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [7, 10, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [1, 1, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [7, 5, 20], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 1], 1], ["SP", 2, 4, 700, [1, 100, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611795], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 8], 1], ["SP", 2, 4, 700, [1, 7, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [4, 7, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 1], 1], ["SP", 2, 4, 700, [10, 10, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [5, 35, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [2, 2, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [5, 1, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 20], 1], ["SP", 2, 4, 700, [1, 20, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 1], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 5], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 50], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [1, 35, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [5, 14, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 10], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [10, 1, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611798], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 25], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 5], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [10, 2, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 1], 1], ["SP", 2, 4, 700, [25, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [2, 70, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 4], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [2, 10, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 5], 1], ["SP", 2, 4, 700, [25, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 5], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 5], 1], ["SP", 2, 4, 700, [20, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [1, 20, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [7, 5, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [5, 28, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [14, 1, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 5], 1], ["SP", 2, 4, 700, [7, 1, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [4, 7, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 10], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 20], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611807], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [7, 25, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 5], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 25], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [1, 5, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 25], 1], ["SP", 2, 4, 700, [1, 35, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [4, 7, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [1, 2, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 5], 1], ["SP", 2, 4, 700, [25, 14, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [10, 1, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [5, 14, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 5], 1], ["SP", 2, 4, 700, [1, 28, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 5], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [4, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 8], 1], ["SP", 2, 4, 700, [35, 1, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [2, 25, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 1, 20], 1], ["SP", 2, 4, 700, [2, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611810], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 1], 1], ["SP", 2, 4, 700, [1, 20, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [4, 7, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [1, 10, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 5], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [1, 20, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [1, 10, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 2], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [1, 4, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 5], 1], ["SP", 2, 4, 700, [5, 2, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 25], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 2], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 10], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [14, 1, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [1, 28, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [35, 1, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [25, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 25], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [10, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611819], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 5], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 1], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [1, 7, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [2, 35, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 50], 1], ["SP", 2, 4, 700, [14, 25, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [1, 2, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [5, 1, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [1, 70, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 1], 1], ["SP", 2, 4, 700, [2, 35, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 25], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [4, 5, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 2], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [5, 35, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 2], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 1], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611822], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [1, 4, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 5], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 25], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 10], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [1, 35, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [25, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [1, 10, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [5, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 5], 1], ["SP", 2, 4, 700, [5, 2, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [1, 2, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 50], 1], ["SP", 2, 4, 700, [14, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611831], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [1, 2, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [25, 2, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [20, 7, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 25], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 2], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 2], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [14, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 1], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [10, 2, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [1, 10, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [2, 35, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [1, 2, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611834], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [7, 1, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 10], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [10, 10, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [14, 10, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 1], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 5], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 5], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 1], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 2], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [1, 14, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [14, 10, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 10], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 1], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 1], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 5], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [10, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 10], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 1], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [4, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 5], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 5], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 20], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [5, 35, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 25], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 4], 1], ["SP", 2, 4, 700, [25, 1, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 8], 1], ["SP", 2, 4, 700, [1, 14, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 4], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [70, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 5], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [35, 1, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611847], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 2], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 1], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 4], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 8], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 25], 1], ["SP", 2, 4, 700, [5, 20, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [1, 100, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [7, 1, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 1], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 5], 1], ["SP", 2, 4, 700, [35, 4, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [2, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [7, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 1], 1], ["SP", 2, 4, 700, [5, 35, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 25], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [5, 70, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611856], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [7, 1, 50], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [2, 35, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [1, 100, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 10], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 5], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 2], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 1], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [1, 1, 50], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [1, 14, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 10], 1], ["SP", 2, 4, 700, [5, 20, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 4], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [4, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [14, 25, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [5, 1, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 4], 1], ["SP", 2, 4, 700, [5, 35, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 8], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [7, 4, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [100, 1, 2], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 5], 1], ["SP", 2, 4, 700, [1, 1, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 1], 1], ["SP", 2, 4, 700, [2, 70, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611859], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 1], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [1, 28, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 10], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [2, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 1], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 4], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [1, 28, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [5, 1, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 1], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [1, 10, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 1], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 1], 1], ["SP", 2, 4, 700, [35, 4, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 5], 1], ["SP", 2, 4, 700, [25, 1, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 10], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 2], 1], ["SP", 2, 4, 700, [2, 5, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 5], 1], ["SP", 2, 4, 700, [5, 35, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 2], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 4], 1], ["SP", 2, 4, 700, [14, 10, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611868], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 4], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 1], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [1, 14, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 5], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 25], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [7, 5, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 10], 1], ["SP", 2, 4, 700, [35, 10, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 5], 1], ["SP", 2, 4, 700, [5, 14, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [1, 10, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 50], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 5], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [25, 7, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 1], 1], ["SP", 2, 4, 700, [10, 1, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [10, 10, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611871], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 2], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 1], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [2, 2, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 10], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 2], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 25], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 1], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 1], 1], ["SP", 2, 4, 700, [14, 25, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [1, 2, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 2], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 1], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 5], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 4], 1], ["SP", 2, 4, 700, [2, 35, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [25, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 5], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611880], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 25], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [5, 5, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 4], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [14, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 1], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 5], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 8], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 1], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 1], 1], ["SP", 2, 4, 700, [7, 5, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 2], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 25], 1], ["SP", 2, 4, 700, [1, 2, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 25], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 1], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 25], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 1], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 50], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [7, 2, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [4, 7, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611884], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 1], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [1, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [7, 1, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [2, 5, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [20, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 5], 1], ["SP", 2, 4, 700, [1, 28, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [7, 10, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [1, 7, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [7, 2, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 1], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [1, 10, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [1, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 10], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [7, 25, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 25], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [2, 1, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 1], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611893], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [10, 2, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 8], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [4, 1, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 5], 1], ["SP", 2, 4, 700, [5, 1, 28], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 50], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [5, 14, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 1], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 10], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [1, 5, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [2, 2, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [2, 70, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [1, 2, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 1], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 1], 1], ["SP", 2, 4, 700, [1, 35, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [14, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [4, 7, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [2, 35, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611896], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 5], 1], ["SP", 2, 4, 700, [2, 2, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [5, 14, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 4], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 10], 1], ["SP", 2, 4, 700, [1, 25, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [1, 2, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 5], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [4, 5, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [10, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [5, 2, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 2], 1], ["SP", 2, 4, 700, [5, 10, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 4], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 4], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [1, 5, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [35, 4, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [7, 4, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [7, 2, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611905], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 10], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [1, 35, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [1, 7, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [5, 1, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 1], 1], ["SP", 2, 4, 700, [5, 70, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 2], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 2], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 2], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [10, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 2], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [25, 2, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 1], 1], ["SP", 2, 4, 700, [1, 25, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [1, 35, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 25], 1], ["SP", 2, 4, 700, [10, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611908], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 25], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [25, 2, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 10], 1], ["SP", 2, 4, 700, [7, 2, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [7, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 5], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 5], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 2], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 10], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [1, 35, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 5], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 10], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 1], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 2], 1], ["SP", 2, 4, 700, [5, 1, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611917], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 50], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [5, 2, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 25], 1], ["SP", 2, 4, 700, [1, 70, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [10, 7, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 2], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 5], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 1], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [2, 2, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 2], 1], ["SP", 2, 4, 700, [5, 2, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 4], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 5], 1], ["SP", 2, 4, 700, [5, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [2, 7, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 10], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 20], 1], ["SP", 2, 4, 700, [1, 70, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [4, 35, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 50], 1], ["SP", 2, 4, 700, [10, 7, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [1, 2, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [4, 1, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [25, 1, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611921], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 1], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [1, 2, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 1], 1], ["SP", 2, 4, 700, [1, 2, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [1, 35, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [7, 2, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 25], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [2, 70, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [7, 4, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [14, 25, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [10, 7, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 5], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [7, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 2], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 1], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [7, 1, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611930], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [1, 28, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [20, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [1, 2, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 5], 1], ["SP", 2, 4, 700, [4, 1, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [4, 7, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 5], 1], ["SP", 2, 4, 700, [5, 28, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [5, 35, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [7, 1, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [1, 1, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [50, 1, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [1, 5, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 25], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 4], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [175, 2, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 2], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [1, 10, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 2, 4], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611933], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 5], 1], ["SP", 2, 4, 700, [2, 5, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 5], 1], ["SP", 2, 4, 700, [7, 25, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [2, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 5], 1], ["SP", 2, 4, 700, [4, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 5], 1], ["SP", 2, 4, 700, [20, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 5], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 5], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [4, 1, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 5], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 10], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 25], 1], ["SP", 2, 4, 700, [4, 7, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 4], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 8], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [5, 35, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [35, 10, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 5], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 10], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611942], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [1, 25, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 2], 1], ["SP", 2, 4, 700, [25, 7, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [2, 35, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 2], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 25], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 5], 1], ["SP", 2, 4, 700, [14, 10, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 2], 1], ["SP", 2, 4, 700, [5, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 4], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 50], 1], ["SP", 2, 4, 700, [2, 5, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 10], 1], ["SP", 2, 4, 700, [7, 5, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [5, 1, 28], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [5, 14, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [25, 4, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 25], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [2, 7, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [10, 35, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611945], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [1, 14, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [50, 1, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 5], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [1, 28, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [7, 5, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 1], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [5, 5, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 1], 1], ["SP", 2, 4, 700, [7, 1, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 4], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 5], 1], ["SP", 2, 4, 700, [25, 4, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [14, 1, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 10], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 2], 1], ["SP", 2, 4, 700, [20, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [5, 5, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 1], 1], ["SP", 2, 4, 700, [1, 35, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611954], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [2, 5, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 25], 1], ["SP", 2, 4, 700, [1, 25, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [1, 50, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 10], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [5, 5, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 5], 1], ["SP", 2, 4, 700, [10, 1, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 25], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 1], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [5, 1, 28], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 5], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 25], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [2, 1, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 2], 1], ["SP", 2, 4, 700, [5, 14, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 1], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [1, 4, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 4], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [140, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [10, 7, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611958], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [2, 2, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [5, 5, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 1], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [2, 7, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 5], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [4, 175, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [1, 20, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 5], 1], ["SP", 2, 4, 700, [5, 1, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [1, 70, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 10], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611967], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [25, 1, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [35, 10, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 2], 1], ["SP", 2, 4, 700, [2, 2, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [7, 4, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [7, 5, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 1], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 5], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [1, 20, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [5, 14, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [1, 2, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 5], 1], ["SP", 2, 4, 700, [5, 20, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [5, 5, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 2], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 1], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [1, 1, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [2, 7, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [2, 25, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 25], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [2, 10, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611970], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [2, 5, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [2, 7, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 1], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [10, 2, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 5], 1], ["SP", 2, 4, 700, [25, 4, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 2], 1], ["SP", 2, 4, 700, [2, 7, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 1], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 1], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 5], 1], ["SP", 2, 4, 700, [5, 5, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [1, 20, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 1], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [7, 5, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 1], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 10], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [5, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 25], 1], ["SP", 2, 4, 700, [1, 50, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [14, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 5], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611979], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 1], 1], ["SP", 2, 4, 700, [10, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [5, 1, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 10], 1], ["SP", 2, 4, 700, [5, 1, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [1, 2, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 4], 1], ["SP", 2, 4, 700, [28, 5, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [4, 175, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 1], 1], ["SP", 2, 4, 700, [2, 5, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [70, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 5], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 1], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [28, 5, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [7, 50, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 5], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611982], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [10, 10, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 2], 1], ["SP", 2, 4, 700, [7, 1, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 1], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [4, 7, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 2], 1], ["SP", 2, 4, 700, [5, 2, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [1, 100, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [25, 2, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [2, 5, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [140, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 25], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 5], 1], ["SP", 2, 4, 700, [20, 1, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [7, 10, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [1, 28, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [5, 2, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 2], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [2, 35, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [5, 14, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 5], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611991], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 2], 1], ["SP", 2, 4, 700, [7, 10, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [5, 10, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [5, 7, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [1, 70, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 20, 1], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [35, 10, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 25], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 2], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 2], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [35, 1, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 10], 1], ["SP", 2, 4, 700, [1, 5, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 20, 1], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 2, 25], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698611994], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [1, 7, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [1, 20, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [1, 2, 50], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 20], 1], ["SP", 2, 4, 700, [2, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 25], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [10, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [1, 35, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [1, 2, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 25], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 50], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 20, 1], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 1], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 5], 1], ["SP", 2, 4, 700, [2, 5, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 50], 1], ["SP", 2, 4, 700, [1, 2, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [1, 10, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [1, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 10], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [70, 1, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [7, 1, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612003], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 20], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [1, 10, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 5], 1], ["SP", 2, 4, 700, [1, 2, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 1], 1], ["SP", 2, 4, 700, [14, 1, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [1, 20, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 1], 1], ["SP", 2, 4, 700, [1, 35, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [1, 100, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 25], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [1, 10, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [1, 5, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 5], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 10], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 5], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 25], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 2], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [14, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [1, 1, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 2, 50], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612007], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [1, 10, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 20], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [175, 2, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 1], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [25, 2, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [1, 2, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 5], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [10, 7, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 5], 1], ["SP", 2, 4, 700, [7, 25, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [5, 70, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 1], 1], ["SP", 2, 4, 700, [1, 25, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612016], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 1], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [2, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [7, 1, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 5], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 2], 1], ["SP", 2, 4, 700, [5, 20, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 10], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [10, 2, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [5, 70, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [4, 35, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [5, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [7, 2, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 10], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 2], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [1, 1, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612019], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [1, 20, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [1, 70, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [7, 4, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 1], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [2, 25, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [4, 1, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 1], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [5, 70, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 2], 1], ["SP", 2, 4, 700, [10, 1, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 25], 1], ["SP", 2, 4, 700, [1, 1, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [1, 1, 20], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 1], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612029], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [1, 1, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 1], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [70, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [5, 2, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [7, 4, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 1], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 1], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 1], 1], ["SP", 2, 4, 700, [20, 7, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 5], 1], ["SP", 2, 4, 700, [4, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [4, 5, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 1], 1], ["SP", 2, 4, 700, [5, 28, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 25], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [2, 35, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [14, 1, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [4, 1, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [1, 14, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [25, 2, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612032], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 1], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 5], 1], ["SP", 2, 4, 700, [5, 28, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 1], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 5], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 10], 1], ["SP", 2, 4, 700, [14, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 25], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [25, 2, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [10, 10, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 25], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [5, 1, 20], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 1], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [7, 2, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [1, 2, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 2], 1], ["SP", 2, 4, 700, [1, 28, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 1], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [2, 7, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612041], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [70, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [4, 7, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 10], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [1, 5, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [2, 5, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 10], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 1], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [7, 5, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 1], 1], ["SP", 2, 4, 700, [28, 5, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 1], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [2, 5, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 1], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 5], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 25], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 2], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [1, 35, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612044], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 25], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 2], 1], ["SP", 2, 4, 700, [7, 50, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 2], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [4, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 10], 1], ["SP", 2, 4, 700, [1, 14, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [2, 1, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [1, 2, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [10, 10, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [1, 14, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 1], 1], ["SP", 2, 4, 700, [1, 2, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 25], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [7, 4, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 5], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 2], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [1, 7, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [5, 35, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612053], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [14, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 4], 1], ["SP", 2, 4, 700, [5, 5, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [25, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 25], 1], ["SP", 2, 4, 700, [70, 1, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 25], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 5], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [14, 1, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 2], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 1], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [2, 35, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [5, 14, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 50], 1], ["SP", 2, 4, 700, [5, 35, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [35, 1, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698612057], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [140, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [4, 1, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 2], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 5], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [4, 1, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [14, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [5, 1, 28], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 25], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [20, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [1, 10, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [10, 1, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 8], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612066], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 25], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 1], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 1], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 25], 1], ["SP", 2, 4, 700, [5, 1, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 25], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [20, 7, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 25], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 10], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 1], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [10, 10, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [25, 7, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 1], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 8], 1], ["SP", 2, 4, 700, [1, 28, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [4, 7, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612069], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [28, 5, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 1], 1], ["SP", 2, 4, 700, [14, 1, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [10, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 50], 1], ["SP", 2, 4, 700, [4, 7, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [50, 1, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 2], 1], ["SP", 2, 4, 700, [1, 28, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 20], 1], ["SP", 2, 4, 700, [1, 28, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [35, 4, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 5], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [14, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [5, 10, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [14, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 2], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 1], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 5], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [20, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612078], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [20, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 1], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 5], 1], ["SP", 2, 4, 700, [5, 20, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [35, 10, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [2, 1, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [5, 2, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 2], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [14, 25, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 5], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 25], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 10], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [20, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [2, 5, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 2], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 25], 1], ["SP", 2, 4, 700, [1, 14, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [2, 7, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 1], 1], ["SP", 2, 4, 700, [1, 70, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 25, 2], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 100, 5], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612082], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 2], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 1], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [5, 2, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [2, 25, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [4, 35, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [14, 10, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 25], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 2], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [7, 2, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [10, 1, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 1], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [14, 10, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 10], 1], ["SP", 2, 4, 700, [4, 175, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [4, 7, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [5, 10, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612091], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 5], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [7, 10, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [2, 7, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [1, 2, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 1], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 50], 1], ["SP", 2, 4, 700, [2, 7, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 5], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [7, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [5, 35, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 5], 1], ["SP", 2, 4, 700, [4, 5, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 1], 1], ["SP", 2, 4, 700, [2, 5, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 5], 1], ["SP", 2, 4, 700, [4, 7, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [7, 5, 20], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [1, 7, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [1, 2, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [5, 1, 28], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612094], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [1, 50, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [5, 14, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [1, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 1], 1], ["SP", 2, 4, 700, [1, 14, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 1], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [10, 2, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 10], 1], ["SP", 2, 4, 700, [1, 28, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 25], 1], ["SP", 2, 4, 700, [4, 175, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [1, 4, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 1], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 10], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 10], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 5], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 4], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 1], 1], ["SP", 2, 4, 700, [2, 1, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612103], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 25], 1], ["SP", 2, 4, 700, [4, 7, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [1, 2, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [4, 1, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 25], 1], ["SP", 2, 4, 700, [50, 1, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 1], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [70, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [1, 50, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 20], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 5], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 2], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 2], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [1, 35, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [1, 2, 50], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [1, 1, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 8], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 5], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [14, 10, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [20, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [4, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698612106], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [7, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [5, 7, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [2, 7, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 5], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [1, 1, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 25], 1], ["SP", 2, 4, 700, [1, 35, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 25], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 5], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 1], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [14, 25, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 25], 1], ["SP", 2, 4, 700, [5, 2, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 5], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 2], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 2], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 10], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612116], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 2], 1], ["SP", 2, 4, 700, [5, 2, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 2], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [50, 1, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [1, 4, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 2], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [50, 1, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 1], 1], ["SP", 2, 4, 700, [25, 1, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [5, 35, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 1], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 25], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 1], 1], ["SP", 2, 4, 700, [1, 10, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [25, 2, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [5, 2, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612119], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [2, 35, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [4, 7, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612128], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 2], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 5], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 50], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 10], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [7, 1, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [25, 14, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612131], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [5, 7, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 25], 1], ["SP", 2, 4, 700, [1, 70, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 25], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [4, 1, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 10], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 10], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [1, 10, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 10], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 4], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 4], 1], ["SP", 2, 4, 700, [70, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [1, 5, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [1, 1, 50], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [5, 1, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [1, 10, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [1, 50, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 20], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 1], 1], ["SP", 2, 4, 700, [1, 5, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 5], 1], ["SP", 2, 4, 700, [5, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [14, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 1], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612141], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 1], 1], ["SP", 2, 4, 700, [10, 7, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 1], 1], ["SP", 2, 4, 700, [7, 1, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [1, 70, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [1, 1, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [14, 1, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [1, 20, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 1], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 25], 1], ["SP", 2, 4, 700, [70, 1, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 5], 1], ["SP", 2, 4, 700, [4, 1, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [14, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [1, 1, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 25], 1], ["SP", 2, 4, 700, [1, 35, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 5], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698612144], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 2], 1], ["SP", 2, 4, 700, [2, 7, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [4, 1, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 1], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 10], 1], ["SP", 2, 4, 700, [5, 10, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [1, 70, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [2, 70, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 5], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [14, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [1, 7, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 50], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 1], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 2], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 2], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 25], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 1], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612153], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 1], 1], ["SP", 2, 4, 700, [25, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 5], 1], ["SP", 2, 4, 700, [1, 10, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 5], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 2], 1], ["SP", 2, 4, 700, [1, 4, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 2], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 5], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [7, 1, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [10, 7, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 10], 1], ["SP", 2, 4, 700, [2, 5, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 5], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [2, 10, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [1, 35, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 25], 1], ["SP", 2, 4, 700, [1, 10, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 1], 1], ["SP", 2, 4, 700, [1, 20, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 5], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 5], 1], ["SP", 2, 4, 700, [4, 175, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [5, 35, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 100, 1], 1], ["SP", 2, 4, 700, [2, 1, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612156], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 5], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [14, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 1], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [7, 5, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 1], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 4], 1], ["SP", 2, 4, 700, [10, 35, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [5, 1, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [25, 2, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [1, 14, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 10], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 10], 1], ["SP", 2, 4, 700, [4, 175, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 1], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [4, 1, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 1], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 10], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [10, 1, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [5, 2, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 1], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 8], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [2, 35, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 1], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [5, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612166], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 1], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 4], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [5, 1, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [1, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 1], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 5], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 20], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [1, 1, 50], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 5], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 5], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 5], 1], ["SP", 2, 4, 700, [7, 4, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 1], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [7, 5, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [14, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 1], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [4, 25, 5], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698612169], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [1, 7, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [5, 5, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 20], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [1, 4, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [2, 35, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 2], 1], ["SP", 2, 4, 700, [2, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 5], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 1], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 5], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 8], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 5], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [1, 20, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 1], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [1, 2, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 10], 1], ["SP", 2, 4, 700, [5, 5, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [1, 2, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 5], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 10], 1], ["SP", 2, 4, 700, [1, 10, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612178], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 2], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 1], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 5], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [7, 5, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 4], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [4, 7, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [2, 70, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 2], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 2], 1], ["SP", 2, 4, 700, [1, 20, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [2, 10, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 2], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 4], 1], ["SP", 2, 4, 700, [14, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 25], 1], ["SP", 2, 4, 700, [175, 2, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [14, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [7, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [7, 4, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612181], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 10], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [70, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 4], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [1, 20, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 1], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 2], 1], ["SP", 2, 4, 700, [1, 35, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 2], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 5], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 1], 1], ["SP", 2, 4, 700, [7, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [14, 10, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 10], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [4, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [10, 35, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [4, 1, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 8], 1], ["SP", 2, 4, 700, [70, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 4], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [7, 50, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612191], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 1], 1], ["SP", 2, 4, 700, [5, 70, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 8], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 1], 1], ["SP", 2, 4, 700, [1, 10, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 50], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 4], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 10], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 2], 1], ["SP", 2, 4, 700, [1, 20, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [7, 1, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [7, 4, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 10], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 2], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 1], 1], ["SP", 2, 4, 700, [4, 175, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [1, 2, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 1], 1], ["SP", 2, 4, 700, [25, 2, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [5, 35, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 5], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612194], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 1], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 2], 1], ["SP", 2, 4, 700, [1, 50, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 4], 1], ["SP", 2, 4, 700, [5, 2, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 1], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [7, 5, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [4, 1, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 5], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 25], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 25], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [1, 20, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 5], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 1], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 8], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 1], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 4], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 5], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 2], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 5], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 2], 1], ["SP", 2, 4, 700, [14, 10, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 25], 1], ["SP", 2, 4, 700, [7, 1, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 5], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 25], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 10], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612203], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 1], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 5], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 10], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 4], 1], ["SP", 2, 4, 700, [14, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 5], 1], ["SP", 2, 4, 700, [1, 25, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 10], 1], ["SP", 2, 4, 700, [5, 1, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [1, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [1, 25, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 10], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 10], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [1, 35, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [5, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [1, 35, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 2], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 10], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [28, 5, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612206], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [10, 2, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [2, 10, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 4], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 10], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [14, 1, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 25], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 2], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [1, 2, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 10], 1], ["SP", 2, 4, 700, [4, 7, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [5, 1, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [5, 1, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 10], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [1, 2, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [2, 2, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [7, 2, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [5, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [25, 1, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [14, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 1], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 25], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612216], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [1, 20, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [10, 35, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [5, 14, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 2], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 1], 1], ["SP", 2, 4, 700, [1, 70, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 1], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 1], 1], ["SP", 2, 4, 700, [70, 1, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 4], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [7, 5, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 10], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 1], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [25, 1, 10], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612219], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [4, 5, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 1], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 10], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 1], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [1, 28, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [14, 25, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 2], 1], ["SP", 2, 4, 700, [10, 7, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [4, 7, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [1, 10, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 1], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 5], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 2], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [1, 35, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [1, 2, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [7, 1, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 10], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612228], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 50], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 5], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [10, 7, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [2, 35, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 25], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 2], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [2, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 5], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [1, 35, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [5, 14, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 50], 1], ["SP", 2, 4, 700, [2, 25, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 2], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 1], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 2], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612232], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [1, 25, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [20, 1, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [25, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [4, 1, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 25], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [14, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 1], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 5], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 8], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [5, 70, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 1], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612241], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 50], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [1, 10, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 1], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [1, 100, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 5], 1], ["SP", 2, 4, 700, [2, 10, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [25, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 25], 1], ["SP", 2, 4, 700, [25, 1, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [140, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [5, 35, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [5, 5, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [175, 2, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 4], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [10, 2, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [5, 1, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [10, 7, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 10], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [5, 10, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 5, 25], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612244], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 1], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [1, 1, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [7, 1, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [4, 7, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [5, 1, 28], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [2, 5, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [10, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 1], 1], ["SP", 2, 4, 700, [25, 7, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 1], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [2, 5, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 10], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 2], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 2], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 4], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 4], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [1, 10, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 5], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 1], 1], ["SP", 2, 4, 700, [25, 1, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 2], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612253], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 10], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [14, 25, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [7, 4, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 1], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 2], 1], ["SP", 2, 4, 700, [10, 2, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 1], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 4], 1], ["SP", 2, 4, 700, [5, 1, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 10], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 1], 1], ["SP", 2, 4, 700, [1, 25, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [1, 1, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [10, 1, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 2], 1], ["SP", 2, 4, 700, [25, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 5], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 5], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 5], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 5], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [7, 1, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [5, 20, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612257], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [5, 1, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [4, 5, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [7, 1, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 2], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [4, 1, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 1], 1], ["SP", 2, 4, 700, [5, 1, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 2], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 2], 1], ["SP", 2, 4, 700, [7, 1, 50], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 25], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [2, 5, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 10], 1], ["SP", 2, 4, 700, [25, 1, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 25], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 5], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [5, 35, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 5], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 1], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612266], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [2, 10, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 50], 1], ["SP", 2, 4, 700, [2, 7, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [25, 2, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [1, 25, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [14, 10, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 1], 1], ["SP", 2, 4, 700, [1, 14, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [7, 1, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [5, 14, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 4], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [2, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 4], 1], ["SP", 2, 4, 700, [2, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 1], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [2, 35, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612269], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 1], 1], ["SP", 2, 4, 700, [70, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [4, 1, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [140, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [1, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [2, 1, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [5, 10, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 10], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [14, 25, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [25, 7, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 25], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 1], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 10], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [20, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 50], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [4, 7, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [25, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 10], 1], ["SP", 2, 4, 700, [7, 1, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612279], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 2], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [35, 4, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 50], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [4, 1, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [10, 10, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 20], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [4, 175, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [5, 10, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 10], 1], ["SP", 2, 4, 700, [5, 1, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [140, 1, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 1], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [5, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [20, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 2], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 10], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612282], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 2], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 1], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 25], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [14, 1, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 2], 1], ["SP", 2, 4, 700, [2, 35, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [2, 35, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 10], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 2], 1], ["SP", 2, 4, 700, [1, 28, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [5, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 2], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 25], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 10], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 2], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 10], 1], ["SP", 2, 4, 700, [2, 10, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [4, 1, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 10], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 4], 1], ["SP", 2, 4, 700, [5, 1, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612291], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 5], 1], ["SP", 2, 4, 700, [2, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [7, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [28, 5, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [7, 2, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [1, 28, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 1], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 10], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 2], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 5], 1], ["SP", 2, 4, 700, [4, 1, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 10], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [2, 5, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 1], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 20], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 1], 1], ["SP", 2, 4, 700, [1, 25, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 10], 1], ["SP", 2, 4, 700, [5, 1, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612294], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [1, 10, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [70, 1, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [1, 70, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 1], 1], ["SP", 2, 4, 700, [1, 100, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 10], 1], ["SP", 2, 4, 700, [70, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [10, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [1, 4, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 5], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [4, 7, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [10, 7, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [1, 1, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 2], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 10], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 10], 1], ["SP", 2, 4, 700, [5, 14, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 10], 1], ["SP", 2, 4, 700, [7, 25, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [1, 1, 50], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 1], 1], ["SP", 2, 4, 700, [7, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 1], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612304], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 5], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 1], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 1], 1], ["SP", 2, 4, 700, [5, 1, 20], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 1], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [14, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 20], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [7, 25, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 4], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 50], 1], ["SP", 2, 4, 700, [28, 5, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [1, 20, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 25], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [2, 10, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 5], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 10], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 2], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 2], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612307], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 1], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 25], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 50], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [4, 35, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 1], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 10], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [14, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 2], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [1, 1, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 10], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 10], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 5], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 5], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [1, 20, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 10], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 2], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 5], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [5, 70, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612316], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 10], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [1, 35, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [70, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [5, 5, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [4, 7, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 1], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 1], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [1, 20, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [2, 7, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 5], 1], ["SP", 2, 4, 700, [1, 35, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [25, 2, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612320], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [10, 7, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [1, 25, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 5], 1], ["SP", 2, 4, 700, [7, 5, 20], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [1, 1, 20], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 5], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 4], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 10], 1], ["SP", 2, 4, 700, [25, 14, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [1, 4, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [5, 1, 28], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [4, 1, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [5, 5, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 20], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 20], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 10], 1], ["SP", 2, 4, 700, [14, 1, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 5], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [7, 1, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612329], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [10, 7, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 10], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [1, 2, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [5, 28, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 4], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [1, 7, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [5, 7, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 2], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [1, 14, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [5, 35, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [1, 35, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [4, 7, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [1, 35, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612332], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 25], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 20], 1], ["SP", 2, 4, 700, [7, 1, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [1, 2, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [2, 5, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 2], 1], ["SP", 2, 4, 700, [5, 5, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 1], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 2], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 1], 1], ["SP", 2, 4, 700, [7, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [14, 5, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [2, 70, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 5], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [35, 1, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 2], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [25, 14, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [7, 5, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 1], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [5, 20, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 10], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612342], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 10], 1], ["SP", 2, 4, 700, [7, 5, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 1], 1], ["SP", 2, 4, 700, [2, 2, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 1], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 5], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 10], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [1, 10, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [5, 70, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 1], 1], ["SP", 2, 4, 700, [140, 1, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 50], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [1, 1, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [7, 2, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 1], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 1], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612345], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [4, 7, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 4], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 5], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 1], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [2, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 25], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 1], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [7, 5, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [7, 5, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 4], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 5], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [2, 5, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 1], 1], ["SP", 2, 4, 700, [10, 1, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 1], 1], ["SP", 2, 4, 700, [5, 35, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [70, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 5], 1], ["SP", 2, 4, 700, [2, 35, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [7, 1, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 5], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 2], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612354], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 1], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [1, 1, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 1], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 25], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [7, 5, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 5], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 10], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [14, 1, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 10], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 5], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [1, 20, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [1, 35, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 5], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 5], 1], ["SP", 2, 4, 700, [4, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 1], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [1, 7, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [14, 10, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612358], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [5, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [35, 4, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 1], 1], ["SP", 2, 4, 700, [1, 20, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [2, 7, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 1], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 5], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [1, 35, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 25], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 1], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 1], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 1], 1], ["SP", 2, 4, 700, [7, 1, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [70, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 10], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 5], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612367], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [14, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [25, 1, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 1], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 5], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [10, 1, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 5], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 5], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 2], 1], ["SP", 2, 4, 700, [1, 7, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 2], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [7, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [7, 1, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [2, 2, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698612370], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [35, 4, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [1, 5, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 5], 1], ["SP", 2, 4, 700, [1, 20, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 1], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 5], 1], ["SP", 2, 4, 700, [2, 7, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [1, 14, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [25, 1, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [2, 1, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 1], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 5], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 5], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 1], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 10], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 20], 1], ["SP", 2, 4, 700, [1, 7, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 5], 1], ["SP", 2, 4, 700, [140, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 1], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612380], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [5, 7, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 25], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [1, 10, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 10], 1], ["SP", 2, 4, 700, [5, 1, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 5], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 2], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 5], 1], ["SP", 2, 4, 700, [5, 5, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 5], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [1, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [5, 2, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 1], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 25], 1], ["SP", 2, 4, 700, [1, 2, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612383], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [5, 10, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 4], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [5, 35, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [10, 7, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 10], 1], ["SP", 2, 4, 700, [2, 25, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 25], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 10], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [140, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [14, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 1], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 5], 1], ["SP", 2, 4, 700, [70, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 10], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [14, 10, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [4, 7, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 1], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612392], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [5, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 1], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [2, 1, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 25], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [70, 1, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [7, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [14, 1, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [5, 1, 28], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 1], 1], ["SP", 2, 4, 700, [2, 1, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 50], 1], ["SP", 2, 4, 700, [20, 1, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [5, 70, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 5], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [2, 7, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [50, 1, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 1], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612395], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 2], 1], ["SP", 2, 4, 700, [5, 1, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 1], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [7, 5, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 10], 1], ["SP", 2, 4, 700, [5, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 10], 1], ["SP", 2, 4, 700, [1, 70, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [5, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 1], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 50], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 25], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 20], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 1], 1], ["SP", 2, 4, 700, [175, 2, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 1], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [4, 7, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 1], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612405], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [14, 1, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 4], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 2], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 5], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [1, 25, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 1], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [5, 70, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [2, 35, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [7, 10, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 2], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 5], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 2], 1], ["SP", 2, 4, 700, [2, 5, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 25], 1], ["SP", 2, 4, 700, [4, 1, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 1], 1], ["SP", 2, 4, 700, [5, 20, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612408], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [25, 1, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [5, 1, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 2], 1], ["SP", 2, 4, 700, [7, 5, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [1, 35, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [2, 5, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 1], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 1], 1], ["SP", 2, 4, 700, [2, 25, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [1, 70, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [1, 25, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 10], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 1], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 4], 1], ["SP", 2, 4, 700, [7, 4, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 4], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 20], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 5], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 5], 1], ["SP", 2, 4, 700, [5, 20, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612418], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [5, 35, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [14, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 20], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 25], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [2, 2, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 1], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 5], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 5], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [14, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 10, 25], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [10, 10, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612421], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 1], 1], ["SP", 2, 4, 700, [35, 1, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [25, 1, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [5, 2, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [1, 50, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 25], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [14, 25, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 5], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [10, 7, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [1, 1, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 5], 1], ["SP", 2, 4, 700, [1, 7, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 25], 1], ["SP", 2, 4, 700, [175, 2, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [5, 2, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [2, 7, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 1], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612430], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [1, 1, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [25, 2, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 5], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 25], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [25, 1, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 4], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [7, 5, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 25], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 1], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [25, 2, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [7, 25, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 5], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 1], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [10, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [1, 70, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 2], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612434], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 1], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [2, 1, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [4, 1, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 20], 1], ["SP", 2, 4, 700, [1, 70, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 5], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [50, 1, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [5, 20, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [5, 1, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 5], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 2], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [2, 7, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 2], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 1], 1], ["SP", 2, 4, 700, [2, 35, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [2, 5, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 1], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612443], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [5, 5, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 2], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 8], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [14, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [1, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 2], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [1, 1, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 1], 1], ["SP", 2, 4, 700, [5, 28, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [7, 10, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [35, 4, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [1, 2, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 2], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [7, 10, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [4, 1, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 5], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 5], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 10], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 1], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 2, 50], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612446], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 10], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [1, 70, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [7, 2, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 1], 1], ["SP", 2, 4, 700, [5, 10, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 5], 1], ["SP", 2, 4, 700, [1, 2, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [10, 7, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 50], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [5, 10, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [4, 5, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 10], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 5], 1], ["SP", 2, 4, 700, [4, 35, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [2, 35, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [7, 50, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 1], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 1], 1], ["SP", 2, 4, 700, [5, 70, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [2, 7, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 5], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [1, 10, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612456], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 10], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [7, 10, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [7, 4, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 1], 1], ["SP", 2, 4, 700, [2, 7, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 1], 1], ["SP", 2, 4, 700, [1, 20, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 4], 1], ["SP", 2, 4, 700, [25, 4, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 5], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 25], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 1], 1], ["SP", 2, 4, 700, [1, 4, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 10], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [1, 70, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 10], 1], ["SP", 2, 4, 700, [10, 35, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 2], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 50], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 5], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [1, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698612459], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [5, 10, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [2, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 50], 1], ["SP", 2, 4, 700, [1, 28, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 1], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 50], 1], ["SP", 2, 4, 700, [1, 5, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 2], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 2], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 5], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 2], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 5], 1], ["SP", 2, 4, 700, [35, 10, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [7, 5, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [5, 5, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 25], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 25], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [14, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [20, 1, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612468], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [7, 1, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 2], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 25], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 20], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 25], 1], ["SP", 2, 4, 700, [14, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 5], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 4], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 5], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 5], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 5], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [7, 5, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 2], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 25], 1], ["SP", 2, 4, 700, [1, 70, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 10], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [10, 1, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612472], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [5, 1, 28], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 1], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [1, 35, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 5], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 1], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [5, 5, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [25, 7, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 5], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [1, 100, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 2], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 1], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 5], 1], ["SP", 2, 4, 700, [2, 2, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 5], 1], ["SP", 2, 4, 700, [14, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [2, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 1], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612481], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 1], 1], ["SP", 2, 4, 700, [1, 35, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 1], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 5], 1], ["SP", 2, 4, 700, [1, 2, 50], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 2], 1], ["SP", 2, 4, 700, [7, 1, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 1], 1], ["SP", 2, 4, 700, [2, 1, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [5, 2, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [1, 35, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 2], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 10], 1], ["SP", 2, 4, 700, [1, 1, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [10, 7, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [5, 5, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [5, 2, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 10], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 2], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 50], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 2], 1], ["SP", 2, 4, 700, [5, 2, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 5], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612484], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 2], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [25, 4, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 5], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [5, 1, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 1], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [1, 2, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 10], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [14, 10, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 10], 1], ["SP", 2, 4, 700, [1, 5, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 1], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 25], 1], ["SP", 2, 4, 700, [140, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 25], 1], ["SP", 2, 4, 700, [10, 7, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 50], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [7, 5, 20], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612494], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [1, 20, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [2, 7, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [5, 14, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 1], 1], ["SP", 2, 4, 700, [1, 4, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 25], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [14, 1, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [4, 5, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 4], 1], ["SP", 2, 4, 700, [20, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 25], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [20, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [25, 5, 1], 1], ["SP", 2, 4, 700, [7, 25, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 5], 1], ["SP", 2, 4, 700, [1, 35, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [25, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698612497], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 1], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 20, 1], 1], ["SP", 2, 4, 700, [5, 1, 20], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [2, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [25, 14, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [140, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 5], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [25, 1, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 5], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 5], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [14, 10, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 1], 1], ["SP", 2, 4, 700, [1, 7, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612506], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 2], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 1], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 2], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [1, 28, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [5, 35, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [1, 7, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [1, 1, 50], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [10, 7, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 2], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 25], 1], ["SP", 2, 4, 700, [5, 70, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 2], 1], ["SP", 2, 4, 700, [14, 1, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 5], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [7, 4, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 5], 1], ["SP", 2, 4, 700, [1, 1, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 25], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [2, 7, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 1], 1], ["SP", 2, 4, 700, [2, 2, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 25], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [35, 10, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [5, 4, 1], 1], ["SP", 2, 4, 700, [7, 4, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612510], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 1], 1], ["SP", 2, 4, 700, [2, 1, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 5], 1], ["SP", 2, 4, 700, [10, 35, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [7, 4, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [5, 20, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [7, 4, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 25], 1], ["SP", 2, 4, 700, [4, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 5], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 10], 1], ["SP", 2, 4, 700, [1, 25, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 5], 1], ["SP", 2, 4, 700, [2, 7, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 25], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 5], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 10], 1], ["SP", 2, 4, 700, [4, 1, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 2], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [35, 10, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612519], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 25], 1], ["SP", 2, 4, 700, [7, 2, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [25, 1, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 5], 1], ["SP", 2, 4, 700, [4, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 10], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 25], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [20, 7, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 1], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 4], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [2, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 2], 1], ["SP", 2, 4, 700, [1, 28, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 2], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612522], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [5, 2, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 4], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 5], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 1], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [25, 1, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [1, 5, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 1], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [5, 14, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [14, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [5, 14, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 5], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 1], 1], ["SP", 2, 4, 700, [1, 35, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 5], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 5], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [25, 4, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612532], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [14, 10, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 1], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [70, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [5, 1, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [1, 1, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [1, 1, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 50], 1], ["SP", 2, 4, 700, [2, 25, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 10], 1], ["SP", 2, 4, 700, [1, 1, 50], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [2, 35, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [1, 35, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [1, 50, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 25], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 5], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612535], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 20], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 5], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 5], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [1, 2, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 2], 1], ["SP", 2, 4, 700, [10, 7, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [10, 2, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 5], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [14, 10, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 2], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 1], 1], ["SP", 2, 4, 700, [5, 1, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 2], 1], ["SP", 2, 4, 700, [70, 1, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 5], 1], ["SP", 2, 4, 700, [20, 1, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 1], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 10], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 10], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 1], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 5], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 1], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [7, 5, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612544], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 25], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [28, 5, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [2, 35, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 10], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 1], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 2], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [2, 5, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 2], 1], ["SP", 2, 4, 700, [50, 1, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 10], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 5], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612548], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [5, 1, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [5, 35, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 1], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [2, 10, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 10], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 2], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 10], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 10], 1], ["SP", 2, 4, 700, [1, 35, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [25, 7, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 2], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [2, 7, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [14, 10, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [1, 100, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 10], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 4], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [10, 7, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 10], 1], ["SP", 2, 4, 700, [2, 35, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [1, 35, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612557], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [10, 10, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [1, 10, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [2, 2, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 2], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [1, 35, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [1, 1, 50], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [2, 5, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [1, 35, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 25], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [1, 20, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [1, 70, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [1, 2, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 50], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [7, 5, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [7, 1, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612560], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 50], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 2], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [1, 14, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [1, 2, 50], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 25], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 8], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [1, 14, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [7, 25, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 4], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [5, 1, 20], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [10, 10, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [5, 14, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 1], 1], ["SP", 2, 4, 700, [2, 10, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 1], 1], ["SP", 2, 4, 700, [7, 4, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 5], 1], ["SP", 2, 4, 700, [20, 1, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 1], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [5, 2, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [35, 1, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [14, 1, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612570], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [20, 7, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 1], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 5], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [1, 1, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [1, 35, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [2, 2, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [4, 1, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 10], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [5, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 25], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 50], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 5], 1], ["SP", 2, 4, 700, [1, 1, 50], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [1, 70, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 50], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [5, 35, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 10], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [7, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612573], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [7, 5, 20], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 50], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [50, 1, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 2], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [35, 2, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [7, 50, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 1], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 5], 1], ["SP", 2, 4, 700, [7, 1, 50], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [5, 20, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 10], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 10], 1], ["SP", 2, 4, 700, [7, 5, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 10], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [7, 1, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [14, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [14, 10, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 50], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 1], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 4], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612583], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [14, 1, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 1], 1], ["SP", 2, 4, 700, [25, 7, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 25], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 25], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [10, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 5], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 5], 1], ["SP", 2, 4, 700, [5, 1, 28], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 10], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 10], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 10], 1], ["SP", 2, 4, 700, [4, 25, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 1], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 10], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [7, 1, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [1, 14, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 5], 1], ["SP", 2, 4, 700, [2, 2, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 1], 1], ["SP", 2, 4, 700, [1, 50, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [5, 28, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 25], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 10], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612586], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [2, 35, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [1, 4, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [10, 7, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [1, 35, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [2, 2, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [140, 1, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [14, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 50], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 2], 1], ["SP", 2, 4, 700, [2, 35, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 1], 1], ["SP", 2, 4, 700, [2, 7, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [10, 7, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 1], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [5, 14, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [1, 2, 50], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612596], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 1], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [10, 7, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [1, 2, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 2], 1], ["SP", 2, 4, 700, [7, 2, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 25], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [1, 4, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [1, 28, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [5, 35, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 2], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 5], 1], ["SP", 2, 4, 700, [14, 1, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [7, 1, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [5, 14, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 1], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 1], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [20, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612599], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 20], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 1], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [1, 4, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [10, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [1, 7, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 5], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 5], 1], ["SP", 2, 4, 700, [1, 1, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 2], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [5, 20, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 5], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 5], 1], ["SP", 2, 4, 700, [7, 4, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 2], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [7, 4, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [5, 1, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [2, 5, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 8], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [7, 5, 20], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 1], 1], ["SP", 2, 4, 700, [10, 35, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612608], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 2], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 25], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 2], 1], ["SP", 2, 4, 700, [35, 1, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [10, 35, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [4, 7, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [1, 14, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 1], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 2], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [1, 50, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 5], 1], ["SP", 2, 4, 700, [1, 50, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 4], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 10], 1], ["SP", 2, 4, 700, [5, 14, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [7, 1, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612612], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 50], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [7, 20, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 25], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [2, 35, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [7, 1, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 1], 1], ["SP", 2, 4, 700, [2, 5, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 5], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 25], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 5], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 50], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [7, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 2], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 1], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [1, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 1], 1], ["SP", 2, 4, 700, [1, 100, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 2], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 4], 1], ["SP", 2, 4, 700, [7, 1, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [1, 1, 20], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 10], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612621], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 10], 1], ["SP", 2, 4, 700, [25, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [5, 14, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [2, 5, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 1], 1], ["SP", 2, 4, 700, [1, 20, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [4, 175, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [4, 1, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [7, 5, 20], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [1, 20, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [25, 1, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [14, 25, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [14, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 4], 1], ["SP", 2, 4, 700, [5, 2, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [7, 5, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 1], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 2], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 2, 25], 1], ["SP", 2, 4, 700, [7, 25, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612624], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 5], 1], ["SP", 2, 4, 700, [35, 10, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [7, 5, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [2, 25, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 20], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 10], 1], ["SP", 2, 4, 700, [1, 4, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 2], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 25], 1], ["SP", 2, 4, 700, [1, 5, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 250, 1], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 25], 1], ["SP", 2, 4, 700, [10, 2, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 1], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [10, 14, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 25], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [1, 10, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 2], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [2, 1, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [1, 25, 28], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [7, 5, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612634], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [7, 1, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 1], 1], ["SP", 2, 4, 700, [1, 10, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [5, 35, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [2, 7, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [35, 10, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 5], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 200, 1], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [1, 50, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 1], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [25, 1, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [1, 10, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 10], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [35, 4, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 20, 1], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612637], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 50], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [1, 50, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 5], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [5, 35, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [1, 20, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 10], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 2], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [2, 35, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 2, 1], 1], ["SP", 2, 4, 700, [2, 1, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 1], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [4, 7, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 4], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [5, 10, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 1], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 4], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [1, 35, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [7, 25, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [5, 1, 20], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [25, 4, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612647], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 10], 1], ["SP", 2, 4, 700, [7, 5, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 2], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [4, 7, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [7, 10, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [4, 7, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 25], 1], ["SP", 2, 4, 700, [25, 2, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 5], 1], ["SP", 2, 4, 700, [10, 35, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 4], 1], ["SP", 2, 4, 700, [4, 1, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 1], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [25, 14, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 8], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [140, 1, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 1], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [1, 7, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [70, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612650], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 5], 1], ["SP", 2, 4, 700, [1, 1, 20], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [20, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 40], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [5, 28, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 25], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [1, 10, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 4], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [7, 10, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 10], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 10], 1], ["SP", 2, 4, 700, [5, 10, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 2], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [14, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [1, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 1], 1], ["SP", 2, 4, 700, [10, 7, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 2], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [140, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [14, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 20], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612660], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 5], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [5, 1, 20], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 25], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [1, 20, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [1, 1, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 5], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [7, 5, 4], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 8], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 5], 1], ["SP", 2, 4, 700, [14, 25, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [4, 1, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 2], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [1, 7, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 1], 1], ["SP", 2, 4, 700, [35, 10, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 8], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [1, 1, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 5], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612663], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 1], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 1], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 5], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [70, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [70, 1, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 2], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [7, 1, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 20], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [14, 10, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 20], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [175, 4, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 1], 1], ["SP", 2, 4, 700, [25, 1, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 2], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [2, 10, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [2, 25, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 4], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 2], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [1, 28, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [2, 1, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 1], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [1, 4, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612672], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 10], 1], ["SP", 2, 4, 700, [35, 4, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 2], 1], ["SP", 2, 4, 700, [10, 35, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 2], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 20, 1], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [1, 25, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 5], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [14, 1, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 4], 1], ["SP", 2, 4, 700, [20, 1, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [2, 10, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 2], 1], ["SP", 2, 4, 700, [4, 5, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 1], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 2], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 10], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 1], 1], ["SP", 2, 4, 700, [1, 10, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 2], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 5], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [4, 1, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 5], 1], ["SP", 2, 4, 700, [7, 1, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [2, 1, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 25], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 50], 1], ["SP", 2, 4, 700, [4, 5, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [1, 140, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [1, 28, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [7, 10, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612676], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 2], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 2], 1], ["SP", 2, 4, 700, [4, 1, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [7, 5, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [14, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 25], 1], ["SP", 2, 4, 700, [1, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 4], 1], ["SP", 2, 4, 700, [2, 5, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 5], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [5, 2, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 2], 1], ["SP", 2, 4, 700, [1, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 4], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [25, 14, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [7, 1, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 1], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 1], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [14, 10, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [1, 35, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [35, 10, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612685], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [25, 1, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 1], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 1], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 1], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 4], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 5], 1], ["SP", 2, 4, 700, [5, 35, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 1], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 5], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 5], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [1, 20, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 5], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [5, 70, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 5], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [5, 28, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [70, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [70, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [14, 5, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [1, 7, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [7, 10, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 1], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 1], 1], ["SP", 2, 4, 700, [1, 1, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612688], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [1, 25, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [1, 5, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 5], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 1], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [25, 14, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 5], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 20], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 1], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [2, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 25], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [7, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 10], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [1, 28, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 2], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [7, 4, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [1, 35, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 2], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [25, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 1], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612698], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [2, 35, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [25, 14, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 2], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 1], 1], ["SP", 2, 4, 700, [1, 4, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [1, 25, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [5, 7, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 1], 1], ["SP", 2, 4, 700, [7, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 1], 1], ["SP", 2, 4, 700, [20, 7, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [1, 7, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [2, 35, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 1], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 20], 1], ["SP", 2, 4, 700, [5, 4, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 5], 1], ["SP", 2, 4, 700, [50, 2, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [1, 10, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [7, 1, 25], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 5], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 5, 4], 1], ["SP", 2, 4, 700, [14, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [20, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 8, 2]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612701], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [25, 1, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 4], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 5], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 1], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [5, 4, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 1], 1], ["SP", 2, 4, 700, [7, 25, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 10], 1], ["SP", 2, 4, 700, [2, 5, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [7, 10, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 5], 1], ["SP", 2, 4, 700, [1, 4, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 4, 1], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [5, 1, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 1], 1], ["SP", 2, 4, 700, [1, 5, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 8], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1000, 1, 1], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [14, 25, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [1, 1, 50], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 25], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 5], 1], ["SP", 2, 4, 700, [70, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612711], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 2], 1], ["SP", 2, 4, 700, [25, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 10], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 10], 1], ["SP", 2, 4, 700, [1, 2, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [2, 35, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 5], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 5], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [25, 14, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 1], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [28, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 25], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 1], 1], ["SP", 2, 4, 700, [1, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [4, 1, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 1], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 1], 1], ["SP", 2, 4, 700, [14, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [1, 2, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 10], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [1, 10, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [1, 20, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [7, 4, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612714], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 10], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 40], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [14, 1, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 2], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 10], 1], ["SP", 2, 4, 700, [5, 14, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [2, 7, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [4, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [1, 10, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 1], 1], ["SP", 2, 4, 700, [140, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [2, 7, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 20], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [25, 7, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 5], 1], ["SP", 2, 4, 700, [7, 25, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 10], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 50], 1], ["SP", 2, 4, 700, [5, 28, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [14, 10, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 50], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 50], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 2], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 20], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 5], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [7, 1, 50], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612724], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 10], 1], ["SP", 2, 4, 700, [14, 2, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [1, 5, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [2, 5, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [5, 1, 28], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 5], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [140, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [2, 7, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 2], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [10, 2, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 10], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [4, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 1], 1], ["SP", 2, 4, 700, [5, 35, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 2], 1], ["SP", 2, 4, 700, [1, 4, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [1, 20, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [70, 1, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [7, 1, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 25], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [5, 5, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [1, 5, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [35, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [1, 14, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [5, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 10], 1], ["SP", 2, 4, 700, [4, 35, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612727], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [25, 4, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [5, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 10], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 20], 1], ["SP", 2, 4, 700, [5, 5, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 20], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [1, 100, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [2, 5, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 4], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 5], 1], ["SP", 2, 4, 700, [20, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 5], 1], ["SP", 2, 4, 700, [25, 4, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 50], 1], ["SP", 2, 4, 700, [20, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 4], 1], ["SP", 2, 4, 700, [1, 70, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 20, 2], 1], ["SP", 2, 4, 700, [10, 7, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [10, 10, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [4, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [14, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [20, 35, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 20], 1], ["SP", 2, 4, 700, [7, 25, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 2], 1], ["SP", 2, 4, 700, [2, 5, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [2, 10, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [2, 1, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 5], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 5], 1], ["SP", 2, 4, 700, [1, 20, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612737], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 4], 1], ["SP", 2, 4, 700, [2, 25, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [5, 14, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 4], 1], ["SP", 2, 4, 700, [2, 35, 10], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [5, 5, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [2, 10, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 1], 1], ["SP", 2, 4, 700, [28, 25, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 5], 1], ["SP", 2, 4, 700, [5, 10, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 4], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 5], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [35, 1, 20], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 1], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [2, 1, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [5, 14, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 1], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [14, 5, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 1], 1], ["SP", 2, 4, 700, [5, 35, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 2], 1], ["SP", 2, 4, 700, [1, 2, 50], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 4], 1], ["SP", 2, 4, 700, [7, 10, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 4], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 10], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 2], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [1, 4, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 25], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 25], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [1, 350, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612740], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 20], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 1], 1], ["SP", 2, 4, 700, [1, 20, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [140, 1, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 5], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [7, 1, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 2], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 2], 1], ["SP", 2, 4, 700, [1, 2, 50], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [5, 2, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 2], 1], ["SP", 2, 4, 700, [5, 35, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [5, 1, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [14, 1, 25], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [2, 1, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 10], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [1, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 50], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [2, 5, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 5], 1], ["SP", 2, 4, 700, [100, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 8, 1], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 4], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 8, 5], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 10], 1], ["SP", 2, 4, 700, [5, 140, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 10, 5], 1], ["SP", 2, 4, 700, [25, 2, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612750], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [2, 7, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [10, 14, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [7, 2, 50], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [4, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 10], 1], ["SP", 2, 4, 700, [5, 1, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 1], 1], ["SP", 2, 4, 700, [7, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 4], 1], ["SP", 2, 4, 700, [7, 1, 50], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 50], 1], ["SP", 2, 4, 700, [5, 2, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 50], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 10], 1], ["SP", 2, 4, 700, [5, 7, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [2, 35, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [14, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 5], 1], ["SP", 2, 4, 700, [1, 4, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 1, 5], 1], ["SP", 2, 4, 700, [1, 20, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [1, 5, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [5, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [1, 1, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 1], 1], ["SP", 2, 4, 700, [5, 10, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 25], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 1], 1], ["SP", 2, 4, 700, [1, 175, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 1], 1], ["SP", 2, 4, 700, [2, 35, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612753], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [5, 28, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 1], 1], ["SP", 2, 4, 700, [5, 1, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [1, 4, 25], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [2, 7, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 2], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [1, 70, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 1], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [1, 7, 20], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 10], 1], ["SP", 2, 4, 700, [10, 1, 14], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 1], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 10], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 5], 1], ["SP", 2, 4, 700, [7, 1, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 1], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [28, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 25], 1], ["SP", 2, 4, 700, [5, 14, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [1, 10, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [4, 5, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 2], 1], ["SP", 2, 4, 700, [70, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 2], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [50, 1, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [2, 10, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 1], 1], ["SP", 2, 4, 700, [5, 1, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612763], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 10], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 1], 1], ["SP", 2, 4, 700, [2, 1, 14], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 1, 5], 1], ["SP", 2, 4, 700, [1, 14, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [4, 1, 35], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [5, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 10], 1], ["SP", 2, 4, 700, [350, 2, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 5], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 1], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [10, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 10], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [70, 5, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [14, 1, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 1], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 4], 1], ["SP", 2, 4, 700, [5, 1, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [10, 1, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 20], 1], ["SP", 2, 4, 700, [10, 5, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 5], 1], ["SP", 2, 4, 700, [1, 25, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 1], 1], ["SP", 2, 4, 700, [1, 14, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [4, 25, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [2, 70, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [28, 5, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 10, 1], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 5], 1], ["SP", 2, 4, 700, [5, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 2], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 1, 2], 1], ["SP", 2, 4, 700, [1, 35, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [2, 7, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612766], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 10], 1], ["SP", 2, 4, 700, [1, 2, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 1], 1], ["SP", 2, 4, 700, [1, 7, 25], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 2], 1], ["SP", 2, 4, 700, [4, 5, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [1, 20, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [7, 10, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [1, 14, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 4], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 20], 1], ["SP", 2, 4, 700, [1, 1, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 1], 1], ["SP", 2, 4, 700, [35, 10, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [1, 1, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [2, 2, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [7, 4, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 20], 1], ["SP", 2, 4, 700, [25, 4, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 1], 1], ["SP", 2, 4, 700, [5, 5, 28], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [7, 5, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 5], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [14, 1, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 2], 1], ["SP", 2, 4, 700, [1, 1, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 1], 1], ["SP", 2, 4, 700, [10, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [35, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 1], 1], ["SP", 2, 4, 700, [2, 5, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [140, 1, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [25, 1, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 5], 1], ["SP", 2, 4, 700, [1, 10, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 1], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [4, 1, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 4], 1], ["SP", 2, 4, 700, [5, 2, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 5], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612775], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 5], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 10], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [5, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 2], 1], ["SP", 2, 4, 700, [10, 7, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [7, 25, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [1, 14, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [70, 1, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 5], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 5], 1], ["SP", 2, 4, 700, [50, 2, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 1], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [10, 1, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [2, 14, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [50, 7, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 50], 1], ["SP", 2, 4, 700, [175, 2, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [7, 1, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 50], 1], ["SP", 2, 4, 700, [7, 5, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 2], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 10], 1], ["SP", 2, 4, 700, [10, 35, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 8], 1], ["SP", 2, 4, 700, [4, 5, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 50], 1], ["SP", 2, 4, 700, [10, 35, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 5], 1], ["SP", 2, 4, 700, [1, 70, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [1, 14, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 10], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612779], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 2], 1], ["SP", 2, 4, 700, [1, 25, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 1], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 25], 1], ["SP", 2, 4, 700, [175, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [50, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 20], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [1, 5, 28], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 25], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [1, 1, 14], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 5], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 4], 1], ["SP", 2, 4, 700, [2, 1, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 1], 1], ["SP", 2, 4, 700, [2, 5, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 20], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 4], 1], ["SP", 2, 4, 700, [1, 100, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 50], 1], ["SP", 2, 4, 700, [4, 1, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [2, 10, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 10], 1], ["SP", 2, 4, 700, [2, 7, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [2, 10, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 20], 1], ["SP", 2, 4, 700, [2, 350, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [14, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 25], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 50], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 4], 1], ["SP", 2, 4, 700, [50, 1, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 25], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [14, 1, 50], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 25], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 5], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [5, 7, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612788], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 5], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 25], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 2, 1], 1], ["SP", 2, 4, 700, [14, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [5, 10, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 125, 1], 1], ["SP", 2, 4, 700, [5, 35, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 1], 1], ["SP", 2, 4, 700, [35, 1, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 2], 1], ["SP", 2, 4, 700, [1, 7, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 10], 1], ["SP", 2, 4, 700, [1, 10, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [35, 4, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 500, 1], 1], ["SP", 2, 4, 700, [2, 7, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 1], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 2], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [2, 2, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 5], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 2], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [1, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 50, 5], 1], ["SP", 2, 4, 700, [1, 7, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 10], 1], ["SP", 2, 4, 700, [1, 10, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 2], 1], ["SP", 2, 4, 700, [2, 70, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 10], 1], ["SP", 2, 4, 700, [10, 7, 10], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [7, 4, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [1, 25, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 1], 1], ["SP", 2, 4, 700, [5, 28, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 1], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [5, 10, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698612792], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [2, 70, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 100, 1], 1], ["SP", 2, 4, 700, [1, 70, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [20, 1, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 8], 1], ["SP", 2, 4, 700, [1, 7, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 5], 1], ["SP", 2, 4, 700, [14, 1, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 2], 1], ["SP", 2, 4, 700, [1, 5, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 2], 1], ["SP", 2, 4, 700, [20, 1, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 10], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 8], 1], ["SP", 2, 4, 700, [1, 5, 20], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 2], 1], ["SP", 2, 4, 700, [5, 1, 28], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [1, 70, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 1], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [4, 7, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 4], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 1], 1], ["SP", 2, 4, 700, [2, 5, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 25], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 5], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 20], 1], ["SP", 2, 4, 700, [2, 1, 10], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [7, 2, 10], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [1, 35, 20], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [1, 10, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 1], 1], ["SP", 2, 4, 700, [35, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 1], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 2], 1], ["SP", 2, 4, 700, [14, 5, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [1, 1, 20], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 1], 1], ["SP", 2, 4, 700, [2, 5, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 8, 5], 1], ["SP", 2, 4, 700, [7, 20, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612801], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [1, 1, 10], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 1], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 1], 1], ["SP", 2, 4, 700, [1, 2, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 1], 1], ["SP", 2, 4, 700, [5, 28, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [5, 1, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 2], 1], ["SP", 2, 4, 700, [2, 14, 25], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [7, 1, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 125, 1], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [7, 5, 20], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 5, 1], 1], ["SP", 2, 4, 700, [1, 14, 50], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 1], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 4], 1], ["SP", 2, 4, 700, [2, 70, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 4], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 50, 1], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 1], 1], ["SP", 2, 4, 700, [1, 100, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [2, 25, 14], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 20], 1], ["SP", 2, 4, 700, [2, 5, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 20, 1], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [1, 2, 50], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [20, 7, 5], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 2], 1], ["SP", 2, 4, 700, [20, 1, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [5, 7, 20], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 2], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [7, 4, 25], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [1, 70, 10], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 4], 1], ["SP", 2, 4, 700, [4, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 5], 1], ["SP", 2, 4, 700, [7, 5, 10], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 8], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 125, 4], 1], ["SP", 2, 4, 700, [35, 1, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [5, 10, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 2], 1], ["SP", 2, 4, 700, [20, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612804], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [1, 5, 35], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 1], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 10], 1], ["SP", 2, 4, 700, [10, 1, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 1], 1], ["SP", 2, 4, 700, [28, 5, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [4, 7, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 25, 1], 1], ["SP", 2, 4, 700, [7, 1, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 4], 1], ["SP", 2, 4, 700, [1, 2, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [2, 50, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [1, 35, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 2], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 250, 1], 1], ["SP", 2, 4, 700, [10, 2, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 25], 1], ["SP", 2, 4, 700, [7, 50, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [5, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [1, 14, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 8], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 5], 1], ["SP", 2, 4, 700, [1, 4, 25], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 25], 1], ["SP", 2, 4, 700, [1, 1, 28], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 5], 1], ["SP", 2, 4, 700, [2, 35, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 10], 1], ["SP", 2, 4, 700, [7, 4, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [4, 35, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 4, 25], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 2], 1], ["SP", 2, 4, 700, [5, 1, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 100, 1], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [25, 1, 28], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 1], 1], ["SP", 2, 4, 700, [5, 20, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 10], 1], ["SP", 2, 4, 700, [70, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 4], 1], ["SP", 2, 4, 700, [700, 1, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 1], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 2], 1], ["SP", 2, 4, 700, [50, 7, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 50], 1], ["SP", 2, 4, 700, [100, 1, 7], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 1, 1], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612814], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 1], 1], ["SP", 2, 4, 700, [5, 1, 14], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 10], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 1], 1], ["SP", 2, 4, 700, [7, 1, 20], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 25], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 50], 1], ["SP", 2, 4, 700, [7, 50, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 2], 1], ["SP", 2, 4, 700, [5, 2, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 10], 1], ["SP", 2, 4, 700, [1, 5, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 10], 1], ["SP", 2, 4, 700, [14, 1, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [125, 2, 1], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 1], 1], ["SP", 2, 4, 700, [20, 5, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 25], 1], ["SP", 2, 4, 700, [70, 1, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 5], 1], ["SP", 2, 4, 700, [25, 1, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 1], 1], ["SP", 2, 4, 700, [25, 28, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 2], 1], ["SP", 2, 4, 700, [4, 1, 5], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1000, 1], 1], ["SP", 2, 4, 700, [1, 7, 50], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 2], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 8, 25], 1], ["SP", 2, 4, 700, [35, 5, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 50, 4], 1], ["SP", 2, 4, 700, [20, 5, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 20, 1], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [4, 5, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 4], 1], ["SP", 2, 4, 700, [5, 1, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [14, 1, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 4], 1], ["SP", 2, 4, 700, [35, 2, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 10], 1], ["SP", 2, 4, 700, [1, 140, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 2], 1], ["SP", 2, 4, 700, [2, 35, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 5, 4], 1], ["SP", 2, 4, 700, [25, 2, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 500, 2], 1], ["SP", 2, 4, 700, [35, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 2], 1], ["SP", 2, 4, 700, [5, 28, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 50], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 4], 1], ["SP", 2, 4, 700, [1, 25, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 125, 2], 1], ["SP", 2, 4, 700, [1, 10, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 2, 15, 1698612817], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 2], 1], ["SP", 2, 4, 700, [10, 2, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 20], 1], ["SP", 2, 4, 700, [5, 2, 5], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 8], 1], ["SP", 2, 4, 700, [1, 1, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 5], 1], ["SP", 2, 4, 700, [5, 4, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 1], 1], ["SP", 2, 4, 700, [28, 1, 25], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 1], 1], ["SP", 2, 4, 700, [1, 35, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 40, 1], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 10], 1], ["SP", 2, 4, 700, [2, 175, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 4, 1], 1], ["SP", 2, 4, 700, [5, 7, 10], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 5], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [7, 2, 25], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 5], 1], ["SP", 2, 4, 700, [14, 50, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 25], 1], ["SP", 2, 4, 700, [1, 10, 2], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 25], 1], ["SP", 2, 4, 700, [7, 5, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 2], 1], ["SP", 2, 4, 700, [35, 20, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 1], 1], ["SP", 2, 4, 700, [350, 1, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 1], 1], ["SP", 2, 4, 700, [50, 1, 7], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 8], 1], ["SP", 2, 4, 700, [2, 25, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [2, 5, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 1], 1], ["SP", 2, 4, 700, [1, 2, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 25], 1], ["SP", 2, 4, 700, [175, 1, 4], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 5], 1], ["SP", 2, 4, 700, [1, 2, 5], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 10], 1], ["SP", 2, 4, 700, [1, 1, 25], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 1], 1], ["SP", 2, 4, 700, [7, 100, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 2], 1], ["SP", 2, 4, 700, [5, 1, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 25], 1], ["SP", 2, 4, 700, [14, 2, 25], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 1], 1], ["SP", 2, 4, 700, [5, 2, 14], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [10, 2, 1], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 1], 1], ["SP", 2, 4, 700, [1, 1, 20], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 4], 1], ["SP", 2, 4, 700, [2, 7, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 4], 1], ["SP", 2, 4, 700, [10, 35, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612827], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 10, 1], 1], ["SP", 2, 4, 700, [5, 2, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 1], 1], ["SP", 2, 4, 700, [1, 350, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 5], 1], ["SP", 2, 4, 700, [70, 10, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 5], 1], ["SP", 2, 4, 700, [25, 7, 4], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 1, 10], 1], ["SP", 2, 4, 700, [7, 1, 50], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 5], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [200, 5, 1], 1], ["SP", 2, 4, 700, [175, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 25, 1], 1], ["SP", 2, 4, 700, [10, 70, 1], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 20, 5], 1], ["SP", 2, 4, 700, [7, 10, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 10], 1], ["SP", 2, 4, 700, [7, 4, 1], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 4, 2], 1], ["SP", 2, 4, 700, [1, 175, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 20, 1], 1], ["SP", 2, 4, 700, [25, 7, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 2, 25], 1], ["SP", 2, 4, 700, [2, 50, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 2], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [500, 1, 2], 1], ["SP", 2, 4, 700, [1, 35, 2], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 1], 1], ["SP", 2, 4, 700, [35, 2, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 5], 1], ["SP", 2, 4, 700, [1, 25, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 25, 2], 1], ["SP", 2, 4, 700, [10, 5, 2], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 2], 1], ["SP", 2, 4, 700, [5, 70, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 5, 1], 1], ["SP", 2, 4, 700, [1, 4, 7], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 10], 1], ["SP", 2, 4, 700, [50, 14, 1], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 50, 1], 1], ["SP", 2, 4, 700, [1, 35, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 20], 1], ["SP", 2, 4, 700, [2, 2, 35], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 100, 2], 1], ["SP", 2, 4, 700, [1, 4, 5], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 10, 10], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 1], 1], ["SP", 2, 4, 700, [14, 10, 1], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 2, 1], 1], ["SP", 2, 4, 700, [7, 1, 50], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [1, 1, 20], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [1, 1, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [2, 10, 2], 1], ["SP", 2, 4, 700, [10, 1, 35], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [10, 5, 2], 1], ["SP", 2, 4, 700, [7, 5, 10], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 7, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 25, 5], 1], ["SP", 2, 4, 700, [14, 25, 2], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612830], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 2, 50], 1], ["SP", 2, 4, 700, [5, 2, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 10], 1], ["SP", 2, 4, 700, [140, 5, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 1, 25], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 5, 25], 1], ["SP", 2, 4, 700, [1, 20, 35], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 125, 2], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 5, 4], 1], ["SP", 2, 4, 700, [5, 1, 7], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 40, 1], 1], ["SP", 2, 4, 700, [1, 10, 35], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [5, 70, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 10, 20], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [35, 5, 2], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 10, 50], 1], ["SP", 2, 4, 700, [5, 2, 1], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 4, 25], 1], ["SP", 2, 4, 700, [70, 2, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 1, 5], 1], ["SP", 2, 4, 700, [1, 14, 2], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [250, 1, 2], 1], ["SP", 2, 4, 700, [14, 25, 1], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 1], 1], ["SP", 2, 4, 700, [4, 175, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 2], 1], ["SP", 2, 4, 700, [2, 175, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 5], 1], ["SP", 2, 4, 700, [7, 25, 4], 1], ["SP", 2, 8, 800, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 4], 1], ["SP", 2, 4, 700, [1, 10, 5], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 25, 40], 1], ["SP", 2, 4, 700, [2, 2, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 1], 1], ["SP", 2, 4, 700, [175, 2, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 2, 1], 1], ["SP", 2, 4, 700, [5, 7, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [40, 1, 1], 1], ["SP", 2, 4, 700, [10, 10, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 4, 5], 1], ["SP", 2, 4, 700, [1, 7, 10], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 4, 1], 1], ["SP", 2, 4, 700, [7, 1, 50], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 2, 1], 1], ["SP", 2, 4, 700, [2, 14, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 50, 1], 1], ["SP", 2, 4, 700, [25, 1, 14], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 4, 25], 1], ["SP", 2, 4, 700, [1, 28, 25], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 4], 1], ["SP", 2, 4, 700, [5, 2, 35], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [100, 5, 1], 1], ["SP", 2, 4, 700, [175, 2, 1], 1], ["SP", 2, 8, 800, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 25, 20], 1], ["SP", 2, 4, 700, [1, 175, 2], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [8, 25, 5], 1], ["SP", 2, 4, 700, [4, 1, 7], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 10, 4], 1], ["SP", 2, 4, 700, [25, 1, 4], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612840], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 2, 25], 1], ["SP", 2, 4, 700, [7, 5, 10], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 25, 4], 1], ["SP", 2, 4, 700, [70, 5, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [2, 10, 35], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 2, 5], 1], ["SP", 2, 4, 700, [2, 1, 7], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 1, 4], 1], ["SP", 2, 4, 700, [1, 25, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 200, 5], 1], ["SP", 2, 4, 700, [25, 2, 7], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 40, 1], 1], ["SP", 2, 4, 700, [5, 14, 5], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 2, 1], 1], ["SP", 2, 4, 700, [1, 35, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 5, 25], 1], ["SP", 2, 4, 700, [1, 5, 7], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 1], 1], ["SP", 2, 4, 700, [14, 10, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 1], 1], ["SP", 2, 4, 700, [25, 7, 2], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [4, 2, 5], 1], ["SP", 2, 4, 700, [5, 7, 4], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 40], 1], ["SP", 2, 4, 700, [7, 10, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [1, 2, 1], 1], ["SP", 2, 8, 800, [25], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 50, 2], 1], ["SP", 2, 4, 700, [350, 1, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 125, 1], 1], ["SP", 2, 4, 700, [2, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 250, 1], 1], ["SP", 2, 4, 700, [1, 10, 10], 1], ["SP", 2, 8, 800, [10], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 10, 5], 1], ["SP", 2, 4, 700, [100, 7, 1], 1], ["SP", 2, 8, 800, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [1, 5, 2], 1], ["SP", 2, 4, 700, [10, 1, 7], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 1, 2], 1], ["SP", 2, 4, 700, [1, 50, 2], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 4], 1], ["SP", 2, 4, 700, [10, 7, 2], 1], ["SP", 2, 8, 800, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 1, 8], 1], ["SP", 2, 4, 700, [7, 2, 5], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 1, 40], 1], ["SP", 2, 4, 700, [5, 4, 7], 1], ["SP", 2, 8, 800, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 5, 1], 1], ["SP", 2, 4, 700, [10, 5, 7], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [50, 10, 2], 1], ["SP", 2, 4, 700, [5, 10, 2], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [25, 5, 1], 1], ["SP", 2, 4, 700, [7, 2, 5], 1], ["SP", 2, 8, 800, [20], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 5, 25], 1], ["SP", 2, 4, 700, [140, 1, 1], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [20, 1, 1], 1], ["SP", 2, 4, 700, [1, 700, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [2, 20, 25], 1], ["SP", 2, 4, 700, [1, 14, 5], 1], ["SP", 2, 8, 800, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [10, 1, 5], 1], ["SP", 2, 4, 700, [1, 1, 1], 1], ["SP", 2, 8, 800, [5], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 1000, [1, 1, 40], 1], ["SP", 2, 4, 700, [2, 7, 50], 1], ["SP", 2, 8, 800, [50], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
{"i": [["[\"ansor_mm\", 1000, 800, 700, \"float32\"]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 1000, [5, 100, 1], 1], ["SP", 2, 4, 700, [5, 1, 35], 1], ["SP", 2, 8, 800, [40], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[1e+10], 2, 15, 1698612843], "v": "v0.6"}
