
AssistantWristband.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a7c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000017c8  08005c18  08005c18  00015c18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073e0  080073e0  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  080073e0  080073e0  000173e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073e8  080073e8  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073e8  080073e8  000173e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080073ec  080073ec  000173ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  080073f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  200001ec  080075dc  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000030c  080075dc  0002030c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fe3b  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002150  00000000  00000000  00030057  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000bf0  00000000  00000000  000321a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00016b08  00000000  00000000  00032d98  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000b0ee  00000000  00000000  000498a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00089d1e  00000000  00000000  0005498e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  000de6ac  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000af0  00000000  00000000  000de728  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_frame  000038e0  00000000  00000000  000df218  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200001ec 	.word	0x200001ec
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08005bfc 	.word	0x08005bfc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200001f0 	.word	0x200001f0
 80001d4:	08005bfc 	.word	0x08005bfc

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <__aeabi_drsub>:
 80001e8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001ec:	e002      	b.n	80001f4 <__adddf3>
 80001ee:	bf00      	nop

080001f0 <__aeabi_dsub>:
 80001f0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f4 <__adddf3>:
 80001f4:	b530      	push	{r4, r5, lr}
 80001f6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001fe:	ea94 0f05 	teq	r4, r5
 8000202:	bf08      	it	eq
 8000204:	ea90 0f02 	teqeq	r0, r2
 8000208:	bf1f      	itttt	ne
 800020a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800020e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000212:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000216:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021a:	f000 80e2 	beq.w	80003e2 <__adddf3+0x1ee>
 800021e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000222:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000226:	bfb8      	it	lt
 8000228:	426d      	neglt	r5, r5
 800022a:	dd0c      	ble.n	8000246 <__adddf3+0x52>
 800022c:	442c      	add	r4, r5
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	ea82 0000 	eor.w	r0, r2, r0
 800023a:	ea83 0101 	eor.w	r1, r3, r1
 800023e:	ea80 0202 	eor.w	r2, r0, r2
 8000242:	ea81 0303 	eor.w	r3, r1, r3
 8000246:	2d36      	cmp	r5, #54	; 0x36
 8000248:	bf88      	it	hi
 800024a:	bd30      	pophi	{r4, r5, pc}
 800024c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000250:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000254:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000258:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800025c:	d002      	beq.n	8000264 <__adddf3+0x70>
 800025e:	4240      	negs	r0, r0
 8000260:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000264:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000268:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800026c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x84>
 8000272:	4252      	negs	r2, r2
 8000274:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000278:	ea94 0f05 	teq	r4, r5
 800027c:	f000 80a7 	beq.w	80003ce <__adddf3+0x1da>
 8000280:	f1a4 0401 	sub.w	r4, r4, #1
 8000284:	f1d5 0e20 	rsbs	lr, r5, #32
 8000288:	db0d      	blt.n	80002a6 <__adddf3+0xb2>
 800028a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800028e:	fa22 f205 	lsr.w	r2, r2, r5
 8000292:	1880      	adds	r0, r0, r2
 8000294:	f141 0100 	adc.w	r1, r1, #0
 8000298:	fa03 f20e 	lsl.w	r2, r3, lr
 800029c:	1880      	adds	r0, r0, r2
 800029e:	fa43 f305 	asr.w	r3, r3, r5
 80002a2:	4159      	adcs	r1, r3
 80002a4:	e00e      	b.n	80002c4 <__adddf3+0xd0>
 80002a6:	f1a5 0520 	sub.w	r5, r5, #32
 80002aa:	f10e 0e20 	add.w	lr, lr, #32
 80002ae:	2a01      	cmp	r2, #1
 80002b0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b4:	bf28      	it	cs
 80002b6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ba:	fa43 f305 	asr.w	r3, r3, r5
 80002be:	18c0      	adds	r0, r0, r3
 80002c0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c8:	d507      	bpl.n	80002da <__adddf3+0xe6>
 80002ca:	f04f 0e00 	mov.w	lr, #0
 80002ce:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002d6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002da:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002de:	d31b      	bcc.n	8000318 <__adddf3+0x124>
 80002e0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e4:	d30c      	bcc.n	8000300 <__adddf3+0x10c>
 80002e6:	0849      	lsrs	r1, r1, #1
 80002e8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002ec:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f0:	f104 0401 	add.w	r4, r4, #1
 80002f4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002fc:	f080 809a 	bcs.w	8000434 <__adddf3+0x240>
 8000300:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000304:	bf08      	it	eq
 8000306:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030a:	f150 0000 	adcs.w	r0, r0, #0
 800030e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000312:	ea41 0105 	orr.w	r1, r1, r5
 8000316:	bd30      	pop	{r4, r5, pc}
 8000318:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800031c:	4140      	adcs	r0, r0
 800031e:	eb41 0101 	adc.w	r1, r1, r1
 8000322:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000326:	f1a4 0401 	sub.w	r4, r4, #1
 800032a:	d1e9      	bne.n	8000300 <__adddf3+0x10c>
 800032c:	f091 0f00 	teq	r1, #0
 8000330:	bf04      	itt	eq
 8000332:	4601      	moveq	r1, r0
 8000334:	2000      	moveq	r0, #0
 8000336:	fab1 f381 	clz	r3, r1
 800033a:	bf08      	it	eq
 800033c:	3320      	addeq	r3, #32
 800033e:	f1a3 030b 	sub.w	r3, r3, #11
 8000342:	f1b3 0220 	subs.w	r2, r3, #32
 8000346:	da0c      	bge.n	8000362 <__adddf3+0x16e>
 8000348:	320c      	adds	r2, #12
 800034a:	dd08      	ble.n	800035e <__adddf3+0x16a>
 800034c:	f102 0c14 	add.w	ip, r2, #20
 8000350:	f1c2 020c 	rsb	r2, r2, #12
 8000354:	fa01 f00c 	lsl.w	r0, r1, ip
 8000358:	fa21 f102 	lsr.w	r1, r1, r2
 800035c:	e00c      	b.n	8000378 <__adddf3+0x184>
 800035e:	f102 0214 	add.w	r2, r2, #20
 8000362:	bfd8      	it	le
 8000364:	f1c2 0c20 	rsble	ip, r2, #32
 8000368:	fa01 f102 	lsl.w	r1, r1, r2
 800036c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000370:	bfdc      	itt	le
 8000372:	ea41 010c 	orrle.w	r1, r1, ip
 8000376:	4090      	lslle	r0, r2
 8000378:	1ae4      	subs	r4, r4, r3
 800037a:	bfa2      	ittt	ge
 800037c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000380:	4329      	orrge	r1, r5
 8000382:	bd30      	popge	{r4, r5, pc}
 8000384:	ea6f 0404 	mvn.w	r4, r4
 8000388:	3c1f      	subs	r4, #31
 800038a:	da1c      	bge.n	80003c6 <__adddf3+0x1d2>
 800038c:	340c      	adds	r4, #12
 800038e:	dc0e      	bgt.n	80003ae <__adddf3+0x1ba>
 8000390:	f104 0414 	add.w	r4, r4, #20
 8000394:	f1c4 0220 	rsb	r2, r4, #32
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f302 	lsl.w	r3, r1, r2
 80003a0:	ea40 0003 	orr.w	r0, r0, r3
 80003a4:	fa21 f304 	lsr.w	r3, r1, r4
 80003a8:	ea45 0103 	orr.w	r1, r5, r3
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f1c4 040c 	rsb	r4, r4, #12
 80003b2:	f1c4 0220 	rsb	r2, r4, #32
 80003b6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ba:	fa01 f304 	lsl.w	r3, r1, r4
 80003be:	ea40 0003 	orr.w	r0, r0, r3
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f094 0f00 	teq	r4, #0
 80003d2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003d6:	bf06      	itte	eq
 80003d8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003dc:	3401      	addeq	r4, #1
 80003de:	3d01      	subne	r5, #1
 80003e0:	e74e      	b.n	8000280 <__adddf3+0x8c>
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf18      	it	ne
 80003e8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003ec:	d029      	beq.n	8000442 <__adddf3+0x24e>
 80003ee:	ea94 0f05 	teq	r4, r5
 80003f2:	bf08      	it	eq
 80003f4:	ea90 0f02 	teqeq	r0, r2
 80003f8:	d005      	beq.n	8000406 <__adddf3+0x212>
 80003fa:	ea54 0c00 	orrs.w	ip, r4, r0
 80003fe:	bf04      	itt	eq
 8000400:	4619      	moveq	r1, r3
 8000402:	4610      	moveq	r0, r2
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	ea91 0f03 	teq	r1, r3
 800040a:	bf1e      	ittt	ne
 800040c:	2100      	movne	r1, #0
 800040e:	2000      	movne	r0, #0
 8000410:	bd30      	popne	{r4, r5, pc}
 8000412:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000416:	d105      	bne.n	8000424 <__adddf3+0x230>
 8000418:	0040      	lsls	r0, r0, #1
 800041a:	4149      	adcs	r1, r1
 800041c:	bf28      	it	cs
 800041e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000422:	bd30      	pop	{r4, r5, pc}
 8000424:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000428:	bf3c      	itt	cc
 800042a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800042e:	bd30      	popcc	{r4, r5, pc}
 8000430:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000434:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000438:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800043c:	f04f 0000 	mov.w	r0, #0
 8000440:	bd30      	pop	{r4, r5, pc}
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf1a      	itte	ne
 8000448:	4619      	movne	r1, r3
 800044a:	4610      	movne	r0, r2
 800044c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000450:	bf1c      	itt	ne
 8000452:	460b      	movne	r3, r1
 8000454:	4602      	movne	r2, r0
 8000456:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045a:	bf06      	itte	eq
 800045c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000460:	ea91 0f03 	teqeq	r1, r3
 8000464:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	bf00      	nop

0800046c <__aeabi_ui2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f04f 0500 	mov.w	r5, #0
 8000484:	f04f 0100 	mov.w	r1, #0
 8000488:	e750      	b.n	800032c <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_i2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a4:	bf48      	it	mi
 80004a6:	4240      	negmi	r0, r0
 80004a8:	f04f 0100 	mov.w	r1, #0
 80004ac:	e73e      	b.n	800032c <__adddf3+0x138>
 80004ae:	bf00      	nop

080004b0 <__aeabi_f2d>:
 80004b0:	0042      	lsls	r2, r0, #1
 80004b2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ba:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004be:	bf1f      	itttt	ne
 80004c0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004cc:	4770      	bxne	lr
 80004ce:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004d2:	bf08      	it	eq
 80004d4:	4770      	bxeq	lr
 80004d6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004da:	bf04      	itt	eq
 80004dc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f0:	e71c      	b.n	800032c <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_ul2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f04f 0500 	mov.w	r5, #0
 8000502:	e00a      	b.n	800051a <__aeabi_l2d+0x16>

08000504 <__aeabi_l2d>:
 8000504:	ea50 0201 	orrs.w	r2, r0, r1
 8000508:	bf08      	it	eq
 800050a:	4770      	bxeq	lr
 800050c:	b530      	push	{r4, r5, lr}
 800050e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000512:	d502      	bpl.n	800051a <__aeabi_l2d+0x16>
 8000514:	4240      	negs	r0, r0
 8000516:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000522:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000526:	f43f aed8 	beq.w	80002da <__adddf3+0xe6>
 800052a:	f04f 0203 	mov.w	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000542:	f1c2 0320 	rsb	r3, r2, #32
 8000546:	fa00 fc03 	lsl.w	ip, r0, r3
 800054a:	fa20 f002 	lsr.w	r0, r0, r2
 800054e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000552:	ea40 000e 	orr.w	r0, r0, lr
 8000556:	fa21 f102 	lsr.w	r1, r1, r2
 800055a:	4414      	add	r4, r2
 800055c:	e6bd      	b.n	80002da <__adddf3+0xe6>
 800055e:	bf00      	nop

08000560 <__aeabi_dmul>:
 8000560:	b570      	push	{r4, r5, r6, lr}
 8000562:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000566:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800056a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056e:	bf1d      	ittte	ne
 8000570:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000574:	ea94 0f0c 	teqne	r4, ip
 8000578:	ea95 0f0c 	teqne	r5, ip
 800057c:	f000 f8de 	bleq	800073c <__aeabi_dmul+0x1dc>
 8000580:	442c      	add	r4, r5
 8000582:	ea81 0603 	eor.w	r6, r1, r3
 8000586:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000592:	bf18      	it	ne
 8000594:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a0:	d038      	beq.n	8000614 <__aeabi_dmul+0xb4>
 80005a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b6:	f04f 0600 	mov.w	r6, #0
 80005ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005be:	f09c 0f00 	teq	ip, #0
 80005c2:	bf18      	it	ne
 80005c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d4:	d204      	bcs.n	80005e0 <__aeabi_dmul+0x80>
 80005d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005da:	416d      	adcs	r5, r5
 80005dc:	eb46 0606 	adc.w	r6, r6, r6
 80005e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f8:	bf88      	it	hi
 80005fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fe:	d81e      	bhi.n	800063e <__aeabi_dmul+0xde>
 8000600:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000604:	bf08      	it	eq
 8000606:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060a:	f150 0000 	adcs.w	r0, r0, #0
 800060e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000612:	bd70      	pop	{r4, r5, r6, pc}
 8000614:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000618:	ea46 0101 	orr.w	r1, r6, r1
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	ea81 0103 	eor.w	r1, r1, r3
 8000624:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000628:	bfc2      	ittt	gt
 800062a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000632:	bd70      	popgt	{r4, r5, r6, pc}
 8000634:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000638:	f04f 0e00 	mov.w	lr, #0
 800063c:	3c01      	subs	r4, #1
 800063e:	f300 80ab 	bgt.w	8000798 <__aeabi_dmul+0x238>
 8000642:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000646:	bfde      	ittt	le
 8000648:	2000      	movle	r0, #0
 800064a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064e:	bd70      	pople	{r4, r5, r6, pc}
 8000650:	f1c4 0400 	rsb	r4, r4, #0
 8000654:	3c20      	subs	r4, #32
 8000656:	da35      	bge.n	80006c4 <__aeabi_dmul+0x164>
 8000658:	340c      	adds	r4, #12
 800065a:	dc1b      	bgt.n	8000694 <__aeabi_dmul+0x134>
 800065c:	f104 0414 	add.w	r4, r4, #20
 8000660:	f1c4 0520 	rsb	r5, r4, #32
 8000664:	fa00 f305 	lsl.w	r3, r0, r5
 8000668:	fa20 f004 	lsr.w	r0, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea40 0002 	orr.w	r0, r0, r2
 8000674:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000678:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800067c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000680:	fa21 f604 	lsr.w	r6, r1, r4
 8000684:	eb42 0106 	adc.w	r1, r2, r6
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f1c4 040c 	rsb	r4, r4, #12
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f304 	lsl.w	r3, r0, r4
 80006a0:	fa20 f005 	lsr.w	r0, r0, r5
 80006a4:	fa01 f204 	lsl.w	r2, r1, r4
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b4:	f141 0100 	adc.w	r1, r1, #0
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 0520 	rsb	r5, r4, #32
 80006c8:	fa00 f205 	lsl.w	r2, r0, r5
 80006cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d0:	fa20 f304 	lsr.w	r3, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea43 0302 	orr.w	r3, r3, r2
 80006dc:	fa21 f004 	lsr.w	r0, r1, r4
 80006e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	fa21 f204 	lsr.w	r2, r1, r4
 80006e8:	ea20 0002 	bic.w	r0, r0, r2
 80006ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f094 0f00 	teq	r4, #0
 8000700:	d10f      	bne.n	8000722 <__aeabi_dmul+0x1c2>
 8000702:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000706:	0040      	lsls	r0, r0, #1
 8000708:	eb41 0101 	adc.w	r1, r1, r1
 800070c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3c01      	subeq	r4, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1a6>
 8000716:	ea41 0106 	orr.w	r1, r1, r6
 800071a:	f095 0f00 	teq	r5, #0
 800071e:	bf18      	it	ne
 8000720:	4770      	bxne	lr
 8000722:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000726:	0052      	lsls	r2, r2, #1
 8000728:	eb43 0303 	adc.w	r3, r3, r3
 800072c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3d01      	subeq	r5, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1c6>
 8000736:	ea43 0306 	orr.w	r3, r3, r6
 800073a:	4770      	bx	lr
 800073c:	ea94 0f0c 	teq	r4, ip
 8000740:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000744:	bf18      	it	ne
 8000746:	ea95 0f0c 	teqne	r5, ip
 800074a:	d00c      	beq.n	8000766 <__aeabi_dmul+0x206>
 800074c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000750:	bf18      	it	ne
 8000752:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000756:	d1d1      	bne.n	80006fc <__aeabi_dmul+0x19c>
 8000758:	ea81 0103 	eor.w	r1, r1, r3
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd70      	pop	{r4, r5, r6, pc}
 8000766:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076a:	bf06      	itte	eq
 800076c:	4610      	moveq	r0, r2
 800076e:	4619      	moveq	r1, r3
 8000770:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000774:	d019      	beq.n	80007aa <__aeabi_dmul+0x24a>
 8000776:	ea94 0f0c 	teq	r4, ip
 800077a:	d102      	bne.n	8000782 <__aeabi_dmul+0x222>
 800077c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000780:	d113      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000782:	ea95 0f0c 	teq	r5, ip
 8000786:	d105      	bne.n	8000794 <__aeabi_dmul+0x234>
 8000788:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800078c:	bf1c      	itt	ne
 800078e:	4610      	movne	r0, r2
 8000790:	4619      	movne	r1, r3
 8000792:	d10a      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000794:	ea81 0103 	eor.w	r1, r1, r3
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a4:	f04f 0000 	mov.w	r0, #0
 80007a8:	bd70      	pop	{r4, r5, r6, pc}
 80007aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007b2:	bd70      	pop	{r4, r5, r6, pc}

080007b4 <__aeabi_ddiv>:
 80007b4:	b570      	push	{r4, r5, r6, lr}
 80007b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c2:	bf1d      	ittte	ne
 80007c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c8:	ea94 0f0c 	teqne	r4, ip
 80007cc:	ea95 0f0c 	teqne	r5, ip
 80007d0:	f000 f8a7 	bleq	8000922 <__aeabi_ddiv+0x16e>
 80007d4:	eba4 0405 	sub.w	r4, r4, r5
 80007d8:	ea81 0e03 	eor.w	lr, r1, r3
 80007dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e4:	f000 8088 	beq.w	80008f8 <__aeabi_ddiv+0x144>
 80007e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000800:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000804:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000808:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800080c:	429d      	cmp	r5, r3
 800080e:	bf08      	it	eq
 8000810:	4296      	cmpeq	r6, r2
 8000812:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000816:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800081a:	d202      	bcs.n	8000822 <__aeabi_ddiv+0x6e>
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	1ab6      	subs	r6, r6, r2
 8000824:	eb65 0503 	sbc.w	r5, r5, r3
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000832:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 000c 	orrcs.w	r0, r0, ip
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000890:	ea55 0e06 	orrs.w	lr, r5, r6
 8000894:	d018      	beq.n	80008c8 <__aeabi_ddiv+0x114>
 8000896:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b2:	d1c0      	bne.n	8000836 <__aeabi_ddiv+0x82>
 80008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b8:	d10b      	bne.n	80008d2 <__aeabi_ddiv+0x11e>
 80008ba:	ea41 0100 	orr.w	r1, r1, r0
 80008be:	f04f 0000 	mov.w	r0, #0
 80008c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c6:	e7b6      	b.n	8000836 <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008cc:	bf04      	itt	eq
 80008ce:	4301      	orreq	r1, r0
 80008d0:	2000      	moveq	r0, #0
 80008d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d6:	bf88      	it	hi
 80008d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008dc:	f63f aeaf 	bhi.w	800063e <__aeabi_dmul+0xde>
 80008e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e4:	bf04      	itt	eq
 80008e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ee:	f150 0000 	adcs.w	r0, r0, #0
 80008f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	pop	{r4, r5, r6, pc}
 80008f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000900:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000904:	bfc2      	ittt	gt
 8000906:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090e:	bd70      	popgt	{r4, r5, r6, pc}
 8000910:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000914:	f04f 0e00 	mov.w	lr, #0
 8000918:	3c01      	subs	r4, #1
 800091a:	e690      	b.n	800063e <__aeabi_dmul+0xde>
 800091c:	ea45 0e06 	orr.w	lr, r5, r6
 8000920:	e68d      	b.n	800063e <__aeabi_dmul+0xde>
 8000922:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000926:	ea94 0f0c 	teq	r4, ip
 800092a:	bf08      	it	eq
 800092c:	ea95 0f0c 	teqeq	r5, ip
 8000930:	f43f af3b 	beq.w	80007aa <__aeabi_dmul+0x24a>
 8000934:	ea94 0f0c 	teq	r4, ip
 8000938:	d10a      	bne.n	8000950 <__aeabi_ddiv+0x19c>
 800093a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093e:	f47f af34 	bne.w	80007aa <__aeabi_dmul+0x24a>
 8000942:	ea95 0f0c 	teq	r5, ip
 8000946:	f47f af25 	bne.w	8000794 <__aeabi_dmul+0x234>
 800094a:	4610      	mov	r0, r2
 800094c:	4619      	mov	r1, r3
 800094e:	e72c      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000950:	ea95 0f0c 	teq	r5, ip
 8000954:	d106      	bne.n	8000964 <__aeabi_ddiv+0x1b0>
 8000956:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095a:	f43f aefd 	beq.w	8000758 <__aeabi_dmul+0x1f8>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e722      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000964:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000968:	bf18      	it	ne
 800096a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096e:	f47f aec5 	bne.w	80006fc <__aeabi_dmul+0x19c>
 8000972:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000976:	f47f af0d 	bne.w	8000794 <__aeabi_dmul+0x234>
 800097a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097e:	f47f aeeb 	bne.w	8000758 <__aeabi_dmul+0x1f8>
 8000982:	e712      	b.n	80007aa <__aeabi_dmul+0x24a>

08000984 <__gedf2>:
 8000984:	f04f 3cff 	mov.w	ip, #4294967295
 8000988:	e006      	b.n	8000998 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__ledf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	e002      	b.n	8000998 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__cmpdf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	f84d cd04 	str.w	ip, [sp, #-4]!
 800099c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ae:	d01b      	beq.n	80009e8 <__cmpdf2+0x54>
 80009b0:	b001      	add	sp, #4
 80009b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009b6:	bf0c      	ite	eq
 80009b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009bc:	ea91 0f03 	teqne	r1, r3
 80009c0:	bf02      	ittt	eq
 80009c2:	ea90 0f02 	teqeq	r0, r2
 80009c6:	2000      	moveq	r0, #0
 80009c8:	4770      	bxeq	lr
 80009ca:	f110 0f00 	cmn.w	r0, #0
 80009ce:	ea91 0f03 	teq	r1, r3
 80009d2:	bf58      	it	pl
 80009d4:	4299      	cmppl	r1, r3
 80009d6:	bf08      	it	eq
 80009d8:	4290      	cmpeq	r0, r2
 80009da:	bf2c      	ite	cs
 80009dc:	17d8      	asrcs	r0, r3, #31
 80009de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009e2:	f040 0001 	orr.w	r0, r0, #1
 80009e6:	4770      	bx	lr
 80009e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d102      	bne.n	80009f8 <__cmpdf2+0x64>
 80009f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009f6:	d107      	bne.n	8000a08 <__cmpdf2+0x74>
 80009f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a00:	d1d6      	bne.n	80009b0 <__cmpdf2+0x1c>
 8000a02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a06:	d0d3      	beq.n	80009b0 <__cmpdf2+0x1c>
 8000a08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdrcmple>:
 8000a10:	4684      	mov	ip, r0
 8000a12:	4610      	mov	r0, r2
 8000a14:	4662      	mov	r2, ip
 8000a16:	468c      	mov	ip, r1
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4663      	mov	r3, ip
 8000a1c:	e000      	b.n	8000a20 <__aeabi_cdcmpeq>
 8000a1e:	bf00      	nop

08000a20 <__aeabi_cdcmpeq>:
 8000a20:	b501      	push	{r0, lr}
 8000a22:	f7ff ffb7 	bl	8000994 <__cmpdf2>
 8000a26:	2800      	cmp	r0, #0
 8000a28:	bf48      	it	mi
 8000a2a:	f110 0f00 	cmnmi.w	r0, #0
 8000a2e:	bd01      	pop	{r0, pc}

08000a30 <__aeabi_dcmpeq>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff fff4 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a38:	bf0c      	ite	eq
 8000a3a:	2001      	moveq	r0, #1
 8000a3c:	2000      	movne	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmplt>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffea 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a4c:	bf34      	ite	cc
 8000a4e:	2001      	movcc	r0, #1
 8000a50:	2000      	movcs	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmple>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffe0 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a60:	bf94      	ite	ls
 8000a62:	2001      	movls	r0, #1
 8000a64:	2000      	movhi	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpge>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffce 	bl	8000a10 <__aeabi_cdrcmple>
 8000a74:	bf94      	ite	ls
 8000a76:	2001      	movls	r0, #1
 8000a78:	2000      	movhi	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmpgt>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffc4 	bl	8000a10 <__aeabi_cdrcmple>
 8000a88:	bf34      	ite	cc
 8000a8a:	2001      	movcc	r0, #1
 8000a8c:	2000      	movcs	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpun>:
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x10>
 8000a9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa2:	d10a      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d102      	bne.n	8000ab4 <__aeabi_dcmpun+0x20>
 8000aae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab2:	d102      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	f04f 0001 	mov.w	r0, #1
 8000abe:	4770      	bx	lr

08000ac0 <__aeabi_d2iz>:
 8000ac0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac8:	d215      	bcs.n	8000af6 <__aeabi_d2iz+0x36>
 8000aca:	d511      	bpl.n	8000af0 <__aeabi_d2iz+0x30>
 8000acc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad4:	d912      	bls.n	8000afc <__aeabi_d2iz+0x3c>
 8000ad6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ada:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ade:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	bf18      	it	ne
 8000aec:	4240      	negne	r0, r0
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afa:	d105      	bne.n	8000b08 <__aeabi_d2iz+0x48>
 8000afc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b00:	bf08      	it	eq
 8000b02:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b06:	4770      	bx	lr
 8000b08:	f04f 0000 	mov.w	r0, #0
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop

08000b10 <__aeabi_uldivmod>:
 8000b10:	b953      	cbnz	r3, 8000b28 <__aeabi_uldivmod+0x18>
 8000b12:	b94a      	cbnz	r2, 8000b28 <__aeabi_uldivmod+0x18>
 8000b14:	2900      	cmp	r1, #0
 8000b16:	bf08      	it	eq
 8000b18:	2800      	cmpeq	r0, #0
 8000b1a:	bf1c      	itt	ne
 8000b1c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b20:	f04f 30ff 	movne.w	r0, #4294967295
 8000b24:	f000 b972 	b.w	8000e0c <__aeabi_idiv0>
 8000b28:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b2c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b30:	f000 f806 	bl	8000b40 <__udivmoddi4>
 8000b34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b3c:	b004      	add	sp, #16
 8000b3e:	4770      	bx	lr

08000b40 <__udivmoddi4>:
 8000b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b44:	9e08      	ldr	r6, [sp, #32]
 8000b46:	4604      	mov	r4, r0
 8000b48:	4688      	mov	r8, r1
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d14b      	bne.n	8000be6 <__udivmoddi4+0xa6>
 8000b4e:	428a      	cmp	r2, r1
 8000b50:	4615      	mov	r5, r2
 8000b52:	d967      	bls.n	8000c24 <__udivmoddi4+0xe4>
 8000b54:	fab2 f282 	clz	r2, r2
 8000b58:	b14a      	cbz	r2, 8000b6e <__udivmoddi4+0x2e>
 8000b5a:	f1c2 0720 	rsb	r7, r2, #32
 8000b5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b62:	fa20 f707 	lsr.w	r7, r0, r7
 8000b66:	4095      	lsls	r5, r2
 8000b68:	ea47 0803 	orr.w	r8, r7, r3
 8000b6c:	4094      	lsls	r4, r2
 8000b6e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b72:	0c23      	lsrs	r3, r4, #16
 8000b74:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b78:	fa1f fc85 	uxth.w	ip, r5
 8000b7c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b80:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b84:	fb07 f10c 	mul.w	r1, r7, ip
 8000b88:	4299      	cmp	r1, r3
 8000b8a:	d909      	bls.n	8000ba0 <__udivmoddi4+0x60>
 8000b8c:	18eb      	adds	r3, r5, r3
 8000b8e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b92:	f080 811b 	bcs.w	8000dcc <__udivmoddi4+0x28c>
 8000b96:	4299      	cmp	r1, r3
 8000b98:	f240 8118 	bls.w	8000dcc <__udivmoddi4+0x28c>
 8000b9c:	3f02      	subs	r7, #2
 8000b9e:	442b      	add	r3, r5
 8000ba0:	1a5b      	subs	r3, r3, r1
 8000ba2:	b2a4      	uxth	r4, r4
 8000ba4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ba8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bb0:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bb4:	45a4      	cmp	ip, r4
 8000bb6:	d909      	bls.n	8000bcc <__udivmoddi4+0x8c>
 8000bb8:	192c      	adds	r4, r5, r4
 8000bba:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bbe:	f080 8107 	bcs.w	8000dd0 <__udivmoddi4+0x290>
 8000bc2:	45a4      	cmp	ip, r4
 8000bc4:	f240 8104 	bls.w	8000dd0 <__udivmoddi4+0x290>
 8000bc8:	3802      	subs	r0, #2
 8000bca:	442c      	add	r4, r5
 8000bcc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bd0:	eba4 040c 	sub.w	r4, r4, ip
 8000bd4:	2700      	movs	r7, #0
 8000bd6:	b11e      	cbz	r6, 8000be0 <__udivmoddi4+0xa0>
 8000bd8:	40d4      	lsrs	r4, r2
 8000bda:	2300      	movs	r3, #0
 8000bdc:	e9c6 4300 	strd	r4, r3, [r6]
 8000be0:	4639      	mov	r1, r7
 8000be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be6:	428b      	cmp	r3, r1
 8000be8:	d909      	bls.n	8000bfe <__udivmoddi4+0xbe>
 8000bea:	2e00      	cmp	r6, #0
 8000bec:	f000 80eb 	beq.w	8000dc6 <__udivmoddi4+0x286>
 8000bf0:	2700      	movs	r7, #0
 8000bf2:	e9c6 0100 	strd	r0, r1, [r6]
 8000bf6:	4638      	mov	r0, r7
 8000bf8:	4639      	mov	r1, r7
 8000bfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bfe:	fab3 f783 	clz	r7, r3
 8000c02:	2f00      	cmp	r7, #0
 8000c04:	d147      	bne.n	8000c96 <__udivmoddi4+0x156>
 8000c06:	428b      	cmp	r3, r1
 8000c08:	d302      	bcc.n	8000c10 <__udivmoddi4+0xd0>
 8000c0a:	4282      	cmp	r2, r0
 8000c0c:	f200 80fa 	bhi.w	8000e04 <__udivmoddi4+0x2c4>
 8000c10:	1a84      	subs	r4, r0, r2
 8000c12:	eb61 0303 	sbc.w	r3, r1, r3
 8000c16:	2001      	movs	r0, #1
 8000c18:	4698      	mov	r8, r3
 8000c1a:	2e00      	cmp	r6, #0
 8000c1c:	d0e0      	beq.n	8000be0 <__udivmoddi4+0xa0>
 8000c1e:	e9c6 4800 	strd	r4, r8, [r6]
 8000c22:	e7dd      	b.n	8000be0 <__udivmoddi4+0xa0>
 8000c24:	b902      	cbnz	r2, 8000c28 <__udivmoddi4+0xe8>
 8000c26:	deff      	udf	#255	; 0xff
 8000c28:	fab2 f282 	clz	r2, r2
 8000c2c:	2a00      	cmp	r2, #0
 8000c2e:	f040 808f 	bne.w	8000d50 <__udivmoddi4+0x210>
 8000c32:	1b49      	subs	r1, r1, r5
 8000c34:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c38:	fa1f f885 	uxth.w	r8, r5
 8000c3c:	2701      	movs	r7, #1
 8000c3e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c42:	0c23      	lsrs	r3, r4, #16
 8000c44:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c48:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4c:	fb08 f10c 	mul.w	r1, r8, ip
 8000c50:	4299      	cmp	r1, r3
 8000c52:	d907      	bls.n	8000c64 <__udivmoddi4+0x124>
 8000c54:	18eb      	adds	r3, r5, r3
 8000c56:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c5a:	d202      	bcs.n	8000c62 <__udivmoddi4+0x122>
 8000c5c:	4299      	cmp	r1, r3
 8000c5e:	f200 80cd 	bhi.w	8000dfc <__udivmoddi4+0x2bc>
 8000c62:	4684      	mov	ip, r0
 8000c64:	1a59      	subs	r1, r3, r1
 8000c66:	b2a3      	uxth	r3, r4
 8000c68:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c6c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c70:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c74:	fb08 f800 	mul.w	r8, r8, r0
 8000c78:	45a0      	cmp	r8, r4
 8000c7a:	d907      	bls.n	8000c8c <__udivmoddi4+0x14c>
 8000c7c:	192c      	adds	r4, r5, r4
 8000c7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c82:	d202      	bcs.n	8000c8a <__udivmoddi4+0x14a>
 8000c84:	45a0      	cmp	r8, r4
 8000c86:	f200 80b6 	bhi.w	8000df6 <__udivmoddi4+0x2b6>
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	eba4 0408 	sub.w	r4, r4, r8
 8000c90:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c94:	e79f      	b.n	8000bd6 <__udivmoddi4+0x96>
 8000c96:	f1c7 0c20 	rsb	ip, r7, #32
 8000c9a:	40bb      	lsls	r3, r7
 8000c9c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000ca0:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ca4:	fa01 f407 	lsl.w	r4, r1, r7
 8000ca8:	fa20 f50c 	lsr.w	r5, r0, ip
 8000cac:	fa21 f30c 	lsr.w	r3, r1, ip
 8000cb0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000cb4:	4325      	orrs	r5, r4
 8000cb6:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cba:	0c2c      	lsrs	r4, r5, #16
 8000cbc:	fb08 3319 	mls	r3, r8, r9, r3
 8000cc0:	fa1f fa8e 	uxth.w	sl, lr
 8000cc4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cc8:	fb09 f40a 	mul.w	r4, r9, sl
 8000ccc:	429c      	cmp	r4, r3
 8000cce:	fa02 f207 	lsl.w	r2, r2, r7
 8000cd2:	fa00 f107 	lsl.w	r1, r0, r7
 8000cd6:	d90b      	bls.n	8000cf0 <__udivmoddi4+0x1b0>
 8000cd8:	eb1e 0303 	adds.w	r3, lr, r3
 8000cdc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ce0:	f080 8087 	bcs.w	8000df2 <__udivmoddi4+0x2b2>
 8000ce4:	429c      	cmp	r4, r3
 8000ce6:	f240 8084 	bls.w	8000df2 <__udivmoddi4+0x2b2>
 8000cea:	f1a9 0902 	sub.w	r9, r9, #2
 8000cee:	4473      	add	r3, lr
 8000cf0:	1b1b      	subs	r3, r3, r4
 8000cf2:	b2ad      	uxth	r5, r5
 8000cf4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf8:	fb08 3310 	mls	r3, r8, r0, r3
 8000cfc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d00:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d04:	45a2      	cmp	sl, r4
 8000d06:	d908      	bls.n	8000d1a <__udivmoddi4+0x1da>
 8000d08:	eb1e 0404 	adds.w	r4, lr, r4
 8000d0c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d10:	d26b      	bcs.n	8000dea <__udivmoddi4+0x2aa>
 8000d12:	45a2      	cmp	sl, r4
 8000d14:	d969      	bls.n	8000dea <__udivmoddi4+0x2aa>
 8000d16:	3802      	subs	r0, #2
 8000d18:	4474      	add	r4, lr
 8000d1a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d1e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d22:	eba4 040a 	sub.w	r4, r4, sl
 8000d26:	454c      	cmp	r4, r9
 8000d28:	46c2      	mov	sl, r8
 8000d2a:	464b      	mov	r3, r9
 8000d2c:	d354      	bcc.n	8000dd8 <__udivmoddi4+0x298>
 8000d2e:	d051      	beq.n	8000dd4 <__udivmoddi4+0x294>
 8000d30:	2e00      	cmp	r6, #0
 8000d32:	d069      	beq.n	8000e08 <__udivmoddi4+0x2c8>
 8000d34:	ebb1 050a 	subs.w	r5, r1, sl
 8000d38:	eb64 0403 	sbc.w	r4, r4, r3
 8000d3c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d40:	40fd      	lsrs	r5, r7
 8000d42:	40fc      	lsrs	r4, r7
 8000d44:	ea4c 0505 	orr.w	r5, ip, r5
 8000d48:	e9c6 5400 	strd	r5, r4, [r6]
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	e747      	b.n	8000be0 <__udivmoddi4+0xa0>
 8000d50:	f1c2 0320 	rsb	r3, r2, #32
 8000d54:	fa20 f703 	lsr.w	r7, r0, r3
 8000d58:	4095      	lsls	r5, r2
 8000d5a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d5e:	fa21 f303 	lsr.w	r3, r1, r3
 8000d62:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d66:	4338      	orrs	r0, r7
 8000d68:	0c01      	lsrs	r1, r0, #16
 8000d6a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d6e:	fa1f f885 	uxth.w	r8, r5
 8000d72:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d76:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d7a:	fb07 f308 	mul.w	r3, r7, r8
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	fa04 f402 	lsl.w	r4, r4, r2
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x256>
 8000d86:	1869      	adds	r1, r5, r1
 8000d88:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d8c:	d22f      	bcs.n	8000dee <__udivmoddi4+0x2ae>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d92d      	bls.n	8000dee <__udivmoddi4+0x2ae>
 8000d92:	3f02      	subs	r7, #2
 8000d94:	4429      	add	r1, r5
 8000d96:	1acb      	subs	r3, r1, r3
 8000d98:	b281      	uxth	r1, r0
 8000d9a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d9e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000da2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da6:	fb00 f308 	mul.w	r3, r0, r8
 8000daa:	428b      	cmp	r3, r1
 8000dac:	d907      	bls.n	8000dbe <__udivmoddi4+0x27e>
 8000dae:	1869      	adds	r1, r5, r1
 8000db0:	f100 3cff 	add.w	ip, r0, #4294967295
 8000db4:	d217      	bcs.n	8000de6 <__udivmoddi4+0x2a6>
 8000db6:	428b      	cmp	r3, r1
 8000db8:	d915      	bls.n	8000de6 <__udivmoddi4+0x2a6>
 8000dba:	3802      	subs	r0, #2
 8000dbc:	4429      	add	r1, r5
 8000dbe:	1ac9      	subs	r1, r1, r3
 8000dc0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000dc4:	e73b      	b.n	8000c3e <__udivmoddi4+0xfe>
 8000dc6:	4637      	mov	r7, r6
 8000dc8:	4630      	mov	r0, r6
 8000dca:	e709      	b.n	8000be0 <__udivmoddi4+0xa0>
 8000dcc:	4607      	mov	r7, r0
 8000dce:	e6e7      	b.n	8000ba0 <__udivmoddi4+0x60>
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	e6fb      	b.n	8000bcc <__udivmoddi4+0x8c>
 8000dd4:	4541      	cmp	r1, r8
 8000dd6:	d2ab      	bcs.n	8000d30 <__udivmoddi4+0x1f0>
 8000dd8:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ddc:	eb69 020e 	sbc.w	r2, r9, lr
 8000de0:	3801      	subs	r0, #1
 8000de2:	4613      	mov	r3, r2
 8000de4:	e7a4      	b.n	8000d30 <__udivmoddi4+0x1f0>
 8000de6:	4660      	mov	r0, ip
 8000de8:	e7e9      	b.n	8000dbe <__udivmoddi4+0x27e>
 8000dea:	4618      	mov	r0, r3
 8000dec:	e795      	b.n	8000d1a <__udivmoddi4+0x1da>
 8000dee:	4667      	mov	r7, ip
 8000df0:	e7d1      	b.n	8000d96 <__udivmoddi4+0x256>
 8000df2:	4681      	mov	r9, r0
 8000df4:	e77c      	b.n	8000cf0 <__udivmoddi4+0x1b0>
 8000df6:	3802      	subs	r0, #2
 8000df8:	442c      	add	r4, r5
 8000dfa:	e747      	b.n	8000c8c <__udivmoddi4+0x14c>
 8000dfc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e00:	442b      	add	r3, r5
 8000e02:	e72f      	b.n	8000c64 <__udivmoddi4+0x124>
 8000e04:	4638      	mov	r0, r7
 8000e06:	e708      	b.n	8000c1a <__udivmoddi4+0xda>
 8000e08:	4637      	mov	r7, r6
 8000e0a:	e6e9      	b.n	8000be0 <__udivmoddi4+0xa0>

08000e0c <__aeabi_idiv0>:
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop

08000e10 <mma8452qWrite>:
 * This function writes value to address reg using the assigned peripheral address
 * hi2c : address of i2c peripheral device that will make communication between STM32 and MMA8452Q censor
 * reg : address of register whose value is set inside the censor
 * value : reg's new content
 * */
HAL_StatusTypeDef mma8452qWrite(I2C_HandleTypeDef* hi2c, uint8_t reg, uint8_t value) {
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b086      	sub	sp, #24
 8000e14:	af02      	add	r7, sp, #8
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	460b      	mov	r3, r1
 8000e1a:	70fb      	strb	r3, [r7, #3]
 8000e1c:	4613      	mov	r3, r2
 8000e1e:	70bb      	strb	r3, [r7, #2]
	uint8_t data[2];
	data[0] = reg;
 8000e20:	78fb      	ldrb	r3, [r7, #3]
 8000e22:	733b      	strb	r3, [r7, #12]
	data[1] = value;
 8000e24:	78bb      	ldrb	r3, [r7, #2]
 8000e26:	737b      	strb	r3, [r7, #13]
	return HAL_I2C_Master_Transmit(hi2c, MMA8452Q_DEVICE_ADDR, data, 2, 10);
 8000e28:	f107 020c 	add.w	r2, r7, #12
 8000e2c:	230a      	movs	r3, #10
 8000e2e:	9300      	str	r3, [sp, #0]
 8000e30:	2302      	movs	r3, #2
 8000e32:	2138      	movs	r1, #56	; 0x38
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f001 fc11 	bl	800265c <HAL_I2C_Master_Transmit>
 8000e3a:	4603      	mov	r3, r0
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	3710      	adds	r7, #16
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <mma8452qInit>:

/*
 * This function initializes all the necessary censor registers in order to read data from it
 * hi2c  : address of i2c peripheral device that will make communication between STM32 and MMA8452Q censor
 * */
HAL_StatusTypeDef mma8452qInit(I2C_HandleTypeDef* hi2c) {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
	  HAL_StatusTypeDef ret1 = mma8452qWrite(hi2c, MMA8452Q_REG_ADDR_1, 0x00); // 2g selected after 0x00 sent
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	212a      	movs	r1, #42	; 0x2a
 8000e50:	6878      	ldr	r0, [r7, #4]
 8000e52:	f7ff ffdd 	bl	8000e10 <mma8452qWrite>
 8000e56:	4603      	mov	r3, r0
 8000e58:	73fb      	strb	r3, [r7, #15]
	  HAL_StatusTypeDef ret2 = mma8452qWrite(hi2c, MMA8452Q_REG_ADDR_1, 0x01);
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	212a      	movs	r1, #42	; 0x2a
 8000e5e:	6878      	ldr	r0, [r7, #4]
 8000e60:	f7ff ffd6 	bl	8000e10 <mma8452qWrite>
 8000e64:	4603      	mov	r3, r0
 8000e66:	73bb      	strb	r3, [r7, #14]
	  HAL_StatusTypeDef ret3 = mma8452qWrite(hi2c, MMA8452Q_REG_ADDR_2, 0x00);
 8000e68:	2200      	movs	r2, #0
 8000e6a:	210e      	movs	r1, #14
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f7ff ffcf 	bl	8000e10 <mma8452qWrite>
 8000e72:	4603      	mov	r3, r0
 8000e74:	737b      	strb	r3, [r7, #13]
	  if (ret1 == HAL_OK && ret2 == HAL_OK && ret3 == HAL_OK)
 8000e76:	7bfb      	ldrb	r3, [r7, #15]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d107      	bne.n	8000e8c <mma8452qInit+0x48>
 8000e7c:	7bbb      	ldrb	r3, [r7, #14]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d104      	bne.n	8000e8c <mma8452qInit+0x48>
 8000e82:	7b7b      	ldrb	r3, [r7, #13]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d101      	bne.n	8000e8c <mma8452qInit+0x48>
		  return HAL_OK;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	e000      	b.n	8000e8e <mma8452qInit+0x4a>
	  else
		  return HAL_BUSY;
 8000e8c:	2302      	movs	r3, #2
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3710      	adds	r7, #16
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
	...

08000e98 <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2104      	movs	r1, #4
 8000ea0:	4802      	ldr	r0, [pc, #8]	; (8000eac <ST7735_Select+0x14>)
 8000ea2:	f001 fa65 	bl	8002370 <HAL_GPIO_WritePin>
}
 8000ea6:	bf00      	nop
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	40020c00 	.word	0x40020c00

08000eb0 <ST7735_Unselect>:

void ST7735_Unselect() {
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	2104      	movs	r1, #4
 8000eb8:	4802      	ldr	r0, [pc, #8]	; (8000ec4 <ST7735_Unselect+0x14>)
 8000eba:	f001 fa59 	bl	8002370 <HAL_GPIO_WritePin>
}
 8000ebe:	bf00      	nop
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	40020c00 	.word	0x40020c00

08000ec8 <ST7735_Reset>:

static void ST7735_Reset() {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ed2:	4807      	ldr	r0, [pc, #28]	; (8000ef0 <ST7735_Reset+0x28>)
 8000ed4:	f001 fa4c 	bl	8002370 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8000ed8:	2005      	movs	r0, #5
 8000eda:	f000 ff7b 	bl	8001dd4 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8000ede:	2201      	movs	r2, #1
 8000ee0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ee4:	4802      	ldr	r0, [pc, #8]	; (8000ef0 <ST7735_Reset+0x28>)
 8000ee6:	f001 fa43 	bl	8002370 <HAL_GPIO_WritePin>
}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40020000 	.word	0x40020000

08000ef4 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8000efe:	2200      	movs	r2, #0
 8000f00:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f04:	4806      	ldr	r0, [pc, #24]	; (8000f20 <ST7735_WriteCommand+0x2c>)
 8000f06:	f001 fa33 	bl	8002370 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000f0a:	1df9      	adds	r1, r7, #7
 8000f0c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f10:	2201      	movs	r2, #1
 8000f12:	4804      	ldr	r0, [pc, #16]	; (8000f24 <ST7735_WriteCommand+0x30>)
 8000f14:	f002 fb70 	bl	80035f8 <HAL_SPI_Transmit>
}
 8000f18:	bf00      	nop
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	40020800 	.word	0x40020800
 8000f24:	2000026c 	.word	0x2000026c

08000f28 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8000f32:	2201      	movs	r2, #1
 8000f34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f38:	4807      	ldr	r0, [pc, #28]	; (8000f58 <ST7735_WriteData+0x30>)
 8000f3a:	f001 fa19 	bl	8002370 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	f04f 33ff 	mov.w	r3, #4294967295
 8000f46:	6879      	ldr	r1, [r7, #4]
 8000f48:	4804      	ldr	r0, [pc, #16]	; (8000f5c <ST7735_WriteData+0x34>)
 8000f4a:	f002 fb55 	bl	80035f8 <HAL_SPI_Transmit>
}
 8000f4e:	bf00      	nop
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40020800 	.word	0x40020800
 8000f5c:	2000026c 	.word	0x2000026c

08000f60 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	1c5a      	adds	r2, r3, #1
 8000f6c:	607a      	str	r2, [r7, #4]
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 8000f72:	e034      	b.n	8000fde <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	1c5a      	adds	r2, r3, #1
 8000f78:	607a      	str	r2, [r7, #4]
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 8000f7e:	7afb      	ldrb	r3, [r7, #11]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff ffb7 	bl	8000ef4 <ST7735_WriteCommand>

        numArgs = *addr++;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	1c5a      	adds	r2, r3, #1
 8000f8a:	607a      	str	r2, [r7, #4]
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8000f90:	7abb      	ldrb	r3, [r7, #10]
 8000f92:	b29b      	uxth	r3, r3
 8000f94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f98:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 8000f9a:	7abb      	ldrb	r3, [r7, #10]
 8000f9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000fa0:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8000fa2:	7abb      	ldrb	r3, [r7, #10]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d008      	beq.n	8000fba <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8000fa8:	7abb      	ldrb	r3, [r7, #10]
 8000faa:	4619      	mov	r1, r3
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f7ff ffbb 	bl	8000f28 <ST7735_WriteData>
            addr += numArgs;
 8000fb2:	7abb      	ldrb	r3, [r7, #10]
 8000fb4:	687a      	ldr	r2, [r7, #4]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8000fba:	89bb      	ldrh	r3, [r7, #12]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d00e      	beq.n	8000fde <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	1c5a      	adds	r2, r3, #1
 8000fc4:	607a      	str	r2, [r7, #4]
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8000fca:	89bb      	ldrh	r3, [r7, #12]
 8000fcc:	2bff      	cmp	r3, #255	; 0xff
 8000fce:	d102      	bne.n	8000fd6 <ST7735_ExecuteCommandList+0x76>
 8000fd0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000fd4:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8000fd6:	89bb      	ldrh	r3, [r7, #12]
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f000 fefb 	bl	8001dd4 <HAL_Delay>
    while(numCommands--) {
 8000fde:	7bfb      	ldrb	r3, [r7, #15]
 8000fe0:	1e5a      	subs	r2, r3, #1
 8000fe2:	73fa      	strb	r2, [r7, #15]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d1c5      	bne.n	8000f74 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 8000fe8:	bf00      	nop
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 8000ff0:	b590      	push	{r4, r7, lr}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4604      	mov	r4, r0
 8000ff8:	4608      	mov	r0, r1
 8000ffa:	4611      	mov	r1, r2
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	4623      	mov	r3, r4
 8001000:	71fb      	strb	r3, [r7, #7]
 8001002:	4603      	mov	r3, r0
 8001004:	71bb      	strb	r3, [r7, #6]
 8001006:	460b      	mov	r3, r1
 8001008:	717b      	strb	r3, [r7, #5]
 800100a:	4613      	mov	r3, r2
 800100c:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 800100e:	202a      	movs	r0, #42	; 0x2a
 8001010:	f7ff ff70 	bl	8000ef4 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 8001014:	2300      	movs	r3, #0
 8001016:	733b      	strb	r3, [r7, #12]
 8001018:	79fb      	ldrb	r3, [r7, #7]
 800101a:	3302      	adds	r3, #2
 800101c:	b2db      	uxtb	r3, r3
 800101e:	737b      	strb	r3, [r7, #13]
 8001020:	2300      	movs	r3, #0
 8001022:	73bb      	strb	r3, [r7, #14]
 8001024:	797b      	ldrb	r3, [r7, #5]
 8001026:	3302      	adds	r3, #2
 8001028:	b2db      	uxtb	r3, r3
 800102a:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 800102c:	f107 030c 	add.w	r3, r7, #12
 8001030:	2104      	movs	r1, #4
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff ff78 	bl	8000f28 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8001038:	202b      	movs	r0, #43	; 0x2b
 800103a:	f7ff ff5b 	bl	8000ef4 <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 800103e:	79bb      	ldrb	r3, [r7, #6]
 8001040:	3301      	adds	r3, #1
 8001042:	b2db      	uxtb	r3, r3
 8001044:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 8001046:	793b      	ldrb	r3, [r7, #4]
 8001048:	3301      	adds	r3, #1
 800104a:	b2db      	uxtb	r3, r3
 800104c:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 800104e:	f107 030c 	add.w	r3, r7, #12
 8001052:	2104      	movs	r1, #4
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff ff67 	bl	8000f28 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 800105a:	202c      	movs	r0, #44	; 0x2c
 800105c:	f7ff ff4a 	bl	8000ef4 <ST7735_WriteCommand>
}
 8001060:	bf00      	nop
 8001062:	3714      	adds	r7, #20
 8001064:	46bd      	mov	sp, r7
 8001066:	bd90      	pop	{r4, r7, pc}

08001068 <ST7735_Init>:

void ST7735_Init() {
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
    ST7735_Select();
 800106c:	f7ff ff14 	bl	8000e98 <ST7735_Select>
    ST7735_Reset();
 8001070:	f7ff ff2a 	bl	8000ec8 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 8001074:	4806      	ldr	r0, [pc, #24]	; (8001090 <ST7735_Init+0x28>)
 8001076:	f7ff ff73 	bl	8000f60 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 800107a:	4806      	ldr	r0, [pc, #24]	; (8001094 <ST7735_Init+0x2c>)
 800107c:	f7ff ff70 	bl	8000f60 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8001080:	4805      	ldr	r0, [pc, #20]	; (8001098 <ST7735_Init+0x30>)
 8001082:	f7ff ff6d 	bl	8000f60 <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 8001086:	f7ff ff13 	bl	8000eb0 <ST7735_Unselect>
}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	08007128 	.word	0x08007128
 8001094:	08007164 	.word	0x08007164
 8001098:	08007174 	.word	0x08007174

0800109c <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 800109c:	b082      	sub	sp, #8
 800109e:	b590      	push	{r4, r7, lr}
 80010a0:	b089      	sub	sp, #36	; 0x24
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	637b      	str	r3, [r7, #52]	; 0x34
 80010a6:	4603      	mov	r3, r0
 80010a8:	80fb      	strh	r3, [r7, #6]
 80010aa:	460b      	mov	r3, r1
 80010ac:	80bb      	strh	r3, [r7, #4]
 80010ae:	4613      	mov	r3, r2
 80010b0:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 80010b2:	88fb      	ldrh	r3, [r7, #6]
 80010b4:	b2d8      	uxtb	r0, r3
 80010b6:	88bb      	ldrh	r3, [r7, #4]
 80010b8:	b2d9      	uxtb	r1, r3
 80010ba:	88fb      	ldrh	r3, [r7, #6]
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80010c2:	4413      	add	r3, r2
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	3b01      	subs	r3, #1
 80010c8:	b2dc      	uxtb	r4, r3
 80010ca:	88bb      	ldrh	r3, [r7, #4]
 80010cc:	b2da      	uxtb	r2, r3
 80010ce:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80010d2:	4413      	add	r3, r2
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	3b01      	subs	r3, #1
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	4622      	mov	r2, r4
 80010dc:	f7ff ff88 	bl	8000ff0 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 80010e0:	2300      	movs	r3, #0
 80010e2:	61fb      	str	r3, [r7, #28]
 80010e4:	e043      	b.n	800116e <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 80010e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80010e8:	78fb      	ldrb	r3, [r7, #3]
 80010ea:	3b20      	subs	r3, #32
 80010ec:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80010f0:	fb01 f303 	mul.w	r3, r1, r3
 80010f4:	4619      	mov	r1, r3
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	440b      	add	r3, r1
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	4413      	add	r3, r2
 80010fe:	881b      	ldrh	r3, [r3, #0]
 8001100:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8001102:	2300      	movs	r3, #0
 8001104:	61bb      	str	r3, [r7, #24]
 8001106:	e029      	b.n	800115c <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 8001108:	697a      	ldr	r2, [r7, #20]
 800110a:	69bb      	ldr	r3, [r7, #24]
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001114:	2b00      	cmp	r3, #0
 8001116:	d00e      	beq.n	8001136 <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8001118:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800111a:	0a1b      	lsrs	r3, r3, #8
 800111c:	b29b      	uxth	r3, r3
 800111e:	b2db      	uxtb	r3, r3
 8001120:	743b      	strb	r3, [r7, #16]
 8001122:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001124:	b2db      	uxtb	r3, r3
 8001126:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8001128:	f107 0310 	add.w	r3, r7, #16
 800112c:	2102      	movs	r1, #2
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff fefa 	bl	8000f28 <ST7735_WriteData>
 8001134:	e00f      	b.n	8001156 <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8001136:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800113a:	0a1b      	lsrs	r3, r3, #8
 800113c:	b29b      	uxth	r3, r3
 800113e:	b2db      	uxtb	r3, r3
 8001140:	733b      	strb	r3, [r7, #12]
 8001142:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001146:	b2db      	uxtb	r3, r3
 8001148:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 800114a:	f107 030c 	add.w	r3, r7, #12
 800114e:	2102      	movs	r1, #2
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff fee9 	bl	8000f28 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 8001156:	69bb      	ldr	r3, [r7, #24]
 8001158:	3301      	adds	r3, #1
 800115a:	61bb      	str	r3, [r7, #24]
 800115c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001160:	461a      	mov	r2, r3
 8001162:	69bb      	ldr	r3, [r7, #24]
 8001164:	4293      	cmp	r3, r2
 8001166:	d3cf      	bcc.n	8001108 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	3301      	adds	r3, #1
 800116c:	61fb      	str	r3, [r7, #28]
 800116e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001172:	461a      	mov	r2, r3
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	4293      	cmp	r3, r2
 8001178:	d3b5      	bcc.n	80010e6 <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 800117a:	bf00      	nop
 800117c:	3724      	adds	r7, #36	; 0x24
 800117e:	46bd      	mov	sp, r7
 8001180:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001184:	b002      	add	sp, #8
 8001186:	4770      	bx	lr

08001188 <ST7735_WriteString>:
        }
    }
}
*/

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001188:	b082      	sub	sp, #8
 800118a:	b580      	push	{r7, lr}
 800118c:	b086      	sub	sp, #24
 800118e:	af04      	add	r7, sp, #16
 8001190:	603a      	str	r2, [r7, #0]
 8001192:	617b      	str	r3, [r7, #20]
 8001194:	4603      	mov	r3, r0
 8001196:	80fb      	strh	r3, [r7, #6]
 8001198:	460b      	mov	r3, r1
 800119a:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 800119c:	f7ff fe7c 	bl	8000e98 <ST7735_Select>

    while(*str) {
 80011a0:	e02d      	b.n	80011fe <ST7735_WriteString+0x76>
        if(x + font.width >= ST7735_WIDTH) {
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	7d3a      	ldrb	r2, [r7, #20]
 80011a6:	4413      	add	r3, r2
 80011a8:	2b7f      	cmp	r3, #127	; 0x7f
 80011aa:	dd13      	ble.n	80011d4 <ST7735_WriteString+0x4c>
            x = 0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 80011b0:	7d7b      	ldrb	r3, [r7, #21]
 80011b2:	b29a      	uxth	r2, r3
 80011b4:	88bb      	ldrh	r3, [r7, #4]
 80011b6:	4413      	add	r3, r2
 80011b8:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ST7735_HEIGHT) {
 80011ba:	88bb      	ldrh	r3, [r7, #4]
 80011bc:	7d7a      	ldrb	r2, [r7, #21]
 80011be:	4413      	add	r3, r2
 80011c0:	2b9f      	cmp	r3, #159	; 0x9f
 80011c2:	dc21      	bgt.n	8001208 <ST7735_WriteString+0x80>
                break;
            }

            if(*str == ' ') {
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	2b20      	cmp	r3, #32
 80011ca:	d103      	bne.n	80011d4 <ST7735_WriteString+0x4c>
                // skip spaces in the beginning of the new line
                str++;
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	3301      	adds	r3, #1
 80011d0:	603b      	str	r3, [r7, #0]
                continue;
 80011d2:	e014      	b.n	80011fe <ST7735_WriteString+0x76>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	781a      	ldrb	r2, [r3, #0]
 80011d8:	88b9      	ldrh	r1, [r7, #4]
 80011da:	88f8      	ldrh	r0, [r7, #6]
 80011dc:	8c3b      	ldrh	r3, [r7, #32]
 80011de:	9302      	str	r3, [sp, #8]
 80011e0:	8bbb      	ldrh	r3, [r7, #28]
 80011e2:	9301      	str	r3, [sp, #4]
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	f7ff ff57 	bl	800109c <ST7735_WriteChar>
        x += font.width;
 80011ee:	7d3b      	ldrb	r3, [r7, #20]
 80011f0:	b29a      	uxth	r2, r3
 80011f2:	88fb      	ldrh	r3, [r7, #6]
 80011f4:	4413      	add	r3, r2
 80011f6:	80fb      	strh	r3, [r7, #6]
        str++;
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	3301      	adds	r3, #1
 80011fc:	603b      	str	r3, [r7, #0]
    while(*str) {
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d1cd      	bne.n	80011a2 <ST7735_WriteString+0x1a>
 8001206:	e000      	b.n	800120a <ST7735_WriteString+0x82>
                break;
 8001208:	bf00      	nop
    }

    ST7735_Unselect();
 800120a:	f7ff fe51 	bl	8000eb0 <ST7735_Unselect>
}
 800120e:	bf00      	nop
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001218:	b002      	add	sp, #8
 800121a:	4770      	bx	lr

0800121c <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 800121c:	b590      	push	{r4, r7, lr}
 800121e:	b085      	sub	sp, #20
 8001220:	af00      	add	r7, sp, #0
 8001222:	4604      	mov	r4, r0
 8001224:	4608      	mov	r0, r1
 8001226:	4611      	mov	r1, r2
 8001228:	461a      	mov	r2, r3
 800122a:	4623      	mov	r3, r4
 800122c:	80fb      	strh	r3, [r7, #6]
 800122e:	4603      	mov	r3, r0
 8001230:	80bb      	strh	r3, [r7, #4]
 8001232:	460b      	mov	r3, r1
 8001234:	807b      	strh	r3, [r7, #2]
 8001236:	4613      	mov	r3, r2
 8001238:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 800123a:	88fb      	ldrh	r3, [r7, #6]
 800123c:	2b7f      	cmp	r3, #127	; 0x7f
 800123e:	d85a      	bhi.n	80012f6 <ST7735_FillRectangle+0xda>
 8001240:	88bb      	ldrh	r3, [r7, #4]
 8001242:	2b9f      	cmp	r3, #159	; 0x9f
 8001244:	d857      	bhi.n	80012f6 <ST7735_FillRectangle+0xda>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 8001246:	88fa      	ldrh	r2, [r7, #6]
 8001248:	887b      	ldrh	r3, [r7, #2]
 800124a:	4413      	add	r3, r2
 800124c:	3b01      	subs	r3, #1
 800124e:	2b7f      	cmp	r3, #127	; 0x7f
 8001250:	dd03      	ble.n	800125a <ST7735_FillRectangle+0x3e>
 8001252:	88fb      	ldrh	r3, [r7, #6]
 8001254:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001258:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 800125a:	88ba      	ldrh	r2, [r7, #4]
 800125c:	883b      	ldrh	r3, [r7, #0]
 800125e:	4413      	add	r3, r2
 8001260:	3b01      	subs	r3, #1
 8001262:	2b9f      	cmp	r3, #159	; 0x9f
 8001264:	dd03      	ble.n	800126e <ST7735_FillRectangle+0x52>
 8001266:	88bb      	ldrh	r3, [r7, #4]
 8001268:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 800126c:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 800126e:	f7ff fe13 	bl	8000e98 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8001272:	88fb      	ldrh	r3, [r7, #6]
 8001274:	b2d8      	uxtb	r0, r3
 8001276:	88bb      	ldrh	r3, [r7, #4]
 8001278:	b2d9      	uxtb	r1, r3
 800127a:	88fb      	ldrh	r3, [r7, #6]
 800127c:	b2da      	uxtb	r2, r3
 800127e:	887b      	ldrh	r3, [r7, #2]
 8001280:	b2db      	uxtb	r3, r3
 8001282:	4413      	add	r3, r2
 8001284:	b2db      	uxtb	r3, r3
 8001286:	3b01      	subs	r3, #1
 8001288:	b2dc      	uxtb	r4, r3
 800128a:	88bb      	ldrh	r3, [r7, #4]
 800128c:	b2da      	uxtb	r2, r3
 800128e:	883b      	ldrh	r3, [r7, #0]
 8001290:	b2db      	uxtb	r3, r3
 8001292:	4413      	add	r3, r2
 8001294:	b2db      	uxtb	r3, r3
 8001296:	3b01      	subs	r3, #1
 8001298:	b2db      	uxtb	r3, r3
 800129a:	4622      	mov	r2, r4
 800129c:	f7ff fea8 	bl	8000ff0 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80012a0:	8c3b      	ldrh	r3, [r7, #32]
 80012a2:	0a1b      	lsrs	r3, r3, #8
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	733b      	strb	r3, [r7, #12]
 80012aa:	8c3b      	ldrh	r3, [r7, #32]
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80012b0:	2201      	movs	r2, #1
 80012b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012b6:	4812      	ldr	r0, [pc, #72]	; (8001300 <ST7735_FillRectangle+0xe4>)
 80012b8:	f001 f85a 	bl	8002370 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 80012bc:	883b      	ldrh	r3, [r7, #0]
 80012be:	80bb      	strh	r3, [r7, #4]
 80012c0:	e013      	b.n	80012ea <ST7735_FillRectangle+0xce>
        for(x = w; x > 0; x--) {
 80012c2:	887b      	ldrh	r3, [r7, #2]
 80012c4:	80fb      	strh	r3, [r7, #6]
 80012c6:	e00a      	b.n	80012de <ST7735_FillRectangle+0xc2>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 80012c8:	f107 010c 	add.w	r1, r7, #12
 80012cc:	f04f 33ff 	mov.w	r3, #4294967295
 80012d0:	2202      	movs	r2, #2
 80012d2:	480c      	ldr	r0, [pc, #48]	; (8001304 <ST7735_FillRectangle+0xe8>)
 80012d4:	f002 f990 	bl	80035f8 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 80012d8:	88fb      	ldrh	r3, [r7, #6]
 80012da:	3b01      	subs	r3, #1
 80012dc:	80fb      	strh	r3, [r7, #6]
 80012de:	88fb      	ldrh	r3, [r7, #6]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d1f1      	bne.n	80012c8 <ST7735_FillRectangle+0xac>
    for(y = h; y > 0; y--) {
 80012e4:	88bb      	ldrh	r3, [r7, #4]
 80012e6:	3b01      	subs	r3, #1
 80012e8:	80bb      	strh	r3, [r7, #4]
 80012ea:	88bb      	ldrh	r3, [r7, #4]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d1e8      	bne.n	80012c2 <ST7735_FillRectangle+0xa6>
        }
    }

    ST7735_Unselect();
 80012f0:	f7ff fdde 	bl	8000eb0 <ST7735_Unselect>
 80012f4:	e000      	b.n	80012f8 <ST7735_FillRectangle+0xdc>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80012f6:	bf00      	nop
}
 80012f8:	3714      	adds	r7, #20
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd90      	pop	{r4, r7, pc}
 80012fe:	bf00      	nop
 8001300:	40020800 	.word	0x40020800
 8001304:	2000026c 	.word	0x2000026c

08001308 <ST7735_FillScreen>:

void ST7735_FillScreen(uint16_t color) {
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af02      	add	r7, sp, #8
 800130e:	4603      	mov	r3, r0
 8001310:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8001312:	88fb      	ldrh	r3, [r7, #6]
 8001314:	9300      	str	r3, [sp, #0]
 8001316:	23a0      	movs	r3, #160	; 0xa0
 8001318:	2280      	movs	r2, #128	; 0x80
 800131a:	2100      	movs	r1, #0
 800131c:	2000      	movs	r0, #0
 800131e:	f7ff ff7d 	bl	800121c <ST7735_FillRectangle>
}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
	...

0800132c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001332:	f000 fcdd 	bl	8001cf0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001336:	f000 f82b 	bl	8001390 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800133a:	f000 f921 	bl	8001580 <MX_GPIO_Init>
  MX_I2C1_Init();
 800133e:	f000 f88f 	bl	8001460 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8001342:	f000 f8f3 	bl	800152c <MX_USART6_UART_Init>
  MX_SPI3_Init();
 8001346:	f000 f8b9 	bl	80014bc <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

	// put all custom initialization functions here no matter which states they belong to
	ST7735_Init();
 800134a:	f7ff fe8d 	bl	8001068 <ST7735_Init>
	mma8452qInit(&hi2c1);
 800134e:	480e      	ldr	r0, [pc, #56]	; (8001388 <main+0x5c>)
 8001350:	f7ff fd78 	bl	8000e44 <mma8452qInit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		switch (current_state) {
 8001354:	4b0d      	ldr	r3, [pc, #52]	; (800138c <main+0x60>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	2b04      	cmp	r3, #4
 800135a:	d8fb      	bhi.n	8001354 <main+0x28>
 800135c:	a201      	add	r2, pc, #4	; (adr r2, 8001364 <main+0x38>)
 800135e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001362:	bf00      	nop
 8001364:	08001379 	.word	0x08001379
 8001368:	0800137f 	.word	0x0800137f
 800136c:	08001355 	.word	0x08001355
 8001370:	08001355 	.word	0x08001355
 8001374:	08001355 	.word	0x08001355
			case welcome_mode:
				welcomeScreen();
 8001378:	f000 fba2 	bl	8001ac0 <welcomeScreen>
				break;
 800137c:	e002      	b.n	8001384 <main+0x58>
			case choose_mode:
				chooseModeScreen();
 800137e:	f000 fb79 	bl	8001a74 <chooseModeScreen>
				break;
 8001382:	bf00      	nop
		switch (current_state) {
 8001384:	e7e6      	b.n	8001354 <main+0x28>
 8001386:	bf00      	nop
 8001388:	20000218 	.word	0x20000218
 800138c:	20000208 	.word	0x20000208

08001390 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b094      	sub	sp, #80	; 0x50
 8001394:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001396:	f107 0320 	add.w	r3, r7, #32
 800139a:	2230      	movs	r2, #48	; 0x30
 800139c:	2100      	movs	r1, #0
 800139e:	4618      	mov	r0, r3
 80013a0:	f002 fefe 	bl	80041a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013a4:	f107 030c 	add.w	r3, r7, #12
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]
 80013ac:	605a      	str	r2, [r3, #4]
 80013ae:	609a      	str	r2, [r3, #8]
 80013b0:	60da      	str	r2, [r3, #12]
 80013b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013b4:	2300      	movs	r3, #0
 80013b6:	60bb      	str	r3, [r7, #8]
 80013b8:	4b27      	ldr	r3, [pc, #156]	; (8001458 <SystemClock_Config+0xc8>)
 80013ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013bc:	4a26      	ldr	r2, [pc, #152]	; (8001458 <SystemClock_Config+0xc8>)
 80013be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013c2:	6413      	str	r3, [r2, #64]	; 0x40
 80013c4:	4b24      	ldr	r3, [pc, #144]	; (8001458 <SystemClock_Config+0xc8>)
 80013c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013cc:	60bb      	str	r3, [r7, #8]
 80013ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013d0:	2300      	movs	r3, #0
 80013d2:	607b      	str	r3, [r7, #4]
 80013d4:	4b21      	ldr	r3, [pc, #132]	; (800145c <SystemClock_Config+0xcc>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a20      	ldr	r2, [pc, #128]	; (800145c <SystemClock_Config+0xcc>)
 80013da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80013de:	6013      	str	r3, [r2, #0]
 80013e0:	4b1e      	ldr	r3, [pc, #120]	; (800145c <SystemClock_Config+0xcc>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80013e8:	607b      	str	r3, [r7, #4]
 80013ea:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013ec:	2301      	movs	r3, #1
 80013ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013f4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013f6:	2302      	movs	r3, #2
 80013f8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013fa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80013fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001400:	2308      	movs	r3, #8
 8001402:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001404:	2364      	movs	r3, #100	; 0x64
 8001406:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001408:	2302      	movs	r3, #2
 800140a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800140c:	2304      	movs	r3, #4
 800140e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001410:	f107 0320 	add.w	r3, r7, #32
 8001414:	4618      	mov	r0, r3
 8001416:	f001 fc29 	bl	8002c6c <HAL_RCC_OscConfig>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001420:	f000 f96e 	bl	8001700 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001424:	230f      	movs	r3, #15
 8001426:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001428:	2302      	movs	r3, #2
 800142a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800142c:	2380      	movs	r3, #128	; 0x80
 800142e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001430:	2300      	movs	r3, #0
 8001432:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001434:	2300      	movs	r3, #0
 8001436:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001438:	f107 030c 	add.w	r3, r7, #12
 800143c:	2100      	movs	r1, #0
 800143e:	4618      	mov	r0, r3
 8001440:	f001 fe84 	bl	800314c <HAL_RCC_ClockConfig>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800144a:	f000 f959 	bl	8001700 <Error_Handler>
  }
}
 800144e:	bf00      	nop
 8001450:	3750      	adds	r7, #80	; 0x50
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	40023800 	.word	0x40023800
 800145c:	40007000 	.word	0x40007000

08001460 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001464:	4b12      	ldr	r3, [pc, #72]	; (80014b0 <MX_I2C1_Init+0x50>)
 8001466:	4a13      	ldr	r2, [pc, #76]	; (80014b4 <MX_I2C1_Init+0x54>)
 8001468:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800146a:	4b11      	ldr	r3, [pc, #68]	; (80014b0 <MX_I2C1_Init+0x50>)
 800146c:	4a12      	ldr	r2, [pc, #72]	; (80014b8 <MX_I2C1_Init+0x58>)
 800146e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001470:	4b0f      	ldr	r3, [pc, #60]	; (80014b0 <MX_I2C1_Init+0x50>)
 8001472:	2200      	movs	r2, #0
 8001474:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001476:	4b0e      	ldr	r3, [pc, #56]	; (80014b0 <MX_I2C1_Init+0x50>)
 8001478:	2200      	movs	r2, #0
 800147a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800147c:	4b0c      	ldr	r3, [pc, #48]	; (80014b0 <MX_I2C1_Init+0x50>)
 800147e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001482:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001484:	4b0a      	ldr	r3, [pc, #40]	; (80014b0 <MX_I2C1_Init+0x50>)
 8001486:	2200      	movs	r2, #0
 8001488:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800148a:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <MX_I2C1_Init+0x50>)
 800148c:	2200      	movs	r2, #0
 800148e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001490:	4b07      	ldr	r3, [pc, #28]	; (80014b0 <MX_I2C1_Init+0x50>)
 8001492:	2200      	movs	r2, #0
 8001494:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001496:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <MX_I2C1_Init+0x50>)
 8001498:	2200      	movs	r2, #0
 800149a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800149c:	4804      	ldr	r0, [pc, #16]	; (80014b0 <MX_I2C1_Init+0x50>)
 800149e:	f000 ffa5 	bl	80023ec <HAL_I2C_Init>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014a8:	f000 f92a 	bl	8001700 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014ac:	bf00      	nop
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000218 	.word	0x20000218
 80014b4:	40005400 	.word	0x40005400
 80014b8:	000186a0 	.word	0x000186a0

080014bc <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80014c0:	4b18      	ldr	r3, [pc, #96]	; (8001524 <MX_SPI3_Init+0x68>)
 80014c2:	4a19      	ldr	r2, [pc, #100]	; (8001528 <MX_SPI3_Init+0x6c>)
 80014c4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80014c6:	4b17      	ldr	r3, [pc, #92]	; (8001524 <MX_SPI3_Init+0x68>)
 80014c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014cc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_1LINE;
 80014ce:	4b15      	ldr	r3, [pc, #84]	; (8001524 <MX_SPI3_Init+0x68>)
 80014d0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80014d4:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80014d6:	4b13      	ldr	r3, [pc, #76]	; (8001524 <MX_SPI3_Init+0x68>)
 80014d8:	2200      	movs	r2, #0
 80014da:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014dc:	4b11      	ldr	r3, [pc, #68]	; (8001524 <MX_SPI3_Init+0x68>)
 80014de:	2200      	movs	r2, #0
 80014e0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014e2:	4b10      	ldr	r3, [pc, #64]	; (8001524 <MX_SPI3_Init+0x68>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80014e8:	4b0e      	ldr	r3, [pc, #56]	; (8001524 <MX_SPI3_Init+0x68>)
 80014ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014ee:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80014f0:	4b0c      	ldr	r3, [pc, #48]	; (8001524 <MX_SPI3_Init+0x68>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014f6:	4b0b      	ldr	r3, [pc, #44]	; (8001524 <MX_SPI3_Init+0x68>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80014fc:	4b09      	ldr	r3, [pc, #36]	; (8001524 <MX_SPI3_Init+0x68>)
 80014fe:	2200      	movs	r2, #0
 8001500:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001502:	4b08      	ldr	r3, [pc, #32]	; (8001524 <MX_SPI3_Init+0x68>)
 8001504:	2200      	movs	r2, #0
 8001506:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001508:	4b06      	ldr	r3, [pc, #24]	; (8001524 <MX_SPI3_Init+0x68>)
 800150a:	220a      	movs	r2, #10
 800150c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800150e:	4805      	ldr	r0, [pc, #20]	; (8001524 <MX_SPI3_Init+0x68>)
 8001510:	f002 f80e 	bl	8003530 <HAL_SPI_Init>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 800151a:	f000 f8f1 	bl	8001700 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	2000026c 	.word	0x2000026c
 8001528:	40003c00 	.word	0x40003c00

0800152c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001530:	4b11      	ldr	r3, [pc, #68]	; (8001578 <MX_USART6_UART_Init+0x4c>)
 8001532:	4a12      	ldr	r2, [pc, #72]	; (800157c <MX_USART6_UART_Init+0x50>)
 8001534:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001536:	4b10      	ldr	r3, [pc, #64]	; (8001578 <MX_USART6_UART_Init+0x4c>)
 8001538:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800153c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800153e:	4b0e      	ldr	r3, [pc, #56]	; (8001578 <MX_USART6_UART_Init+0x4c>)
 8001540:	2200      	movs	r2, #0
 8001542:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001544:	4b0c      	ldr	r3, [pc, #48]	; (8001578 <MX_USART6_UART_Init+0x4c>)
 8001546:	2200      	movs	r2, #0
 8001548:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800154a:	4b0b      	ldr	r3, [pc, #44]	; (8001578 <MX_USART6_UART_Init+0x4c>)
 800154c:	2200      	movs	r2, #0
 800154e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX;
 8001550:	4b09      	ldr	r3, [pc, #36]	; (8001578 <MX_USART6_UART_Init+0x4c>)
 8001552:	2208      	movs	r2, #8
 8001554:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001556:	4b08      	ldr	r3, [pc, #32]	; (8001578 <MX_USART6_UART_Init+0x4c>)
 8001558:	2200      	movs	r2, #0
 800155a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800155c:	4b06      	ldr	r3, [pc, #24]	; (8001578 <MX_USART6_UART_Init+0x4c>)
 800155e:	2200      	movs	r2, #0
 8001560:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001562:	4805      	ldr	r0, [pc, #20]	; (8001578 <MX_USART6_UART_Init+0x4c>)
 8001564:	f002 fa28 	bl	80039b8 <HAL_UART_Init>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800156e:	f000 f8c7 	bl	8001700 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	200002c4 	.word	0x200002c4
 800157c:	40011400 	.word	0x40011400

08001580 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b08a      	sub	sp, #40	; 0x28
 8001584:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001586:	f107 0314 	add.w	r3, r7, #20
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	605a      	str	r2, [r3, #4]
 8001590:	609a      	str	r2, [r3, #8]
 8001592:	60da      	str	r2, [r3, #12]
 8001594:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	613b      	str	r3, [r7, #16]
 800159a:	4b54      	ldr	r3, [pc, #336]	; (80016ec <MX_GPIO_Init+0x16c>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159e:	4a53      	ldr	r2, [pc, #332]	; (80016ec <MX_GPIO_Init+0x16c>)
 80015a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015a4:	6313      	str	r3, [r2, #48]	; 0x30
 80015a6:	4b51      	ldr	r3, [pc, #324]	; (80016ec <MX_GPIO_Init+0x16c>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015ae:	613b      	str	r3, [r7, #16]
 80015b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	60fb      	str	r3, [r7, #12]
 80015b6:	4b4d      	ldr	r3, [pc, #308]	; (80016ec <MX_GPIO_Init+0x16c>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ba:	4a4c      	ldr	r2, [pc, #304]	; (80016ec <MX_GPIO_Init+0x16c>)
 80015bc:	f043 0304 	orr.w	r3, r3, #4
 80015c0:	6313      	str	r3, [r2, #48]	; 0x30
 80015c2:	4b4a      	ldr	r3, [pc, #296]	; (80016ec <MX_GPIO_Init+0x16c>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c6:	f003 0304 	and.w	r3, r3, #4
 80015ca:	60fb      	str	r3, [r7, #12]
 80015cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	4b46      	ldr	r3, [pc, #280]	; (80016ec <MX_GPIO_Init+0x16c>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d6:	4a45      	ldr	r2, [pc, #276]	; (80016ec <MX_GPIO_Init+0x16c>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	6313      	str	r3, [r2, #48]	; 0x30
 80015de:	4b43      	ldr	r3, [pc, #268]	; (80016ec <MX_GPIO_Init+0x16c>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	60bb      	str	r3, [r7, #8]
 80015e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	607b      	str	r3, [r7, #4]
 80015ee:	4b3f      	ldr	r3, [pc, #252]	; (80016ec <MX_GPIO_Init+0x16c>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f2:	4a3e      	ldr	r2, [pc, #248]	; (80016ec <MX_GPIO_Init+0x16c>)
 80015f4:	f043 0308 	orr.w	r3, r3, #8
 80015f8:	6313      	str	r3, [r2, #48]	; 0x30
 80015fa:	4b3c      	ldr	r3, [pc, #240]	; (80016ec <MX_GPIO_Init+0x16c>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fe:	f003 0308 	and.w	r3, r3, #8
 8001602:	607b      	str	r3, [r7, #4]
 8001604:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	603b      	str	r3, [r7, #0]
 800160a:	4b38      	ldr	r3, [pc, #224]	; (80016ec <MX_GPIO_Init+0x16c>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	4a37      	ldr	r2, [pc, #220]	; (80016ec <MX_GPIO_Init+0x16c>)
 8001610:	f043 0302 	orr.w	r3, r3, #2
 8001614:	6313      	str	r3, [r2, #48]	; 0x30
 8001616:	4b35      	ldr	r3, [pc, #212]	; (80016ec <MX_GPIO_Init+0x16c>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	603b      	str	r3, [r7, #0]
 8001620:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISP_RST_GPIO_Port, DISP_RST_Pin, GPIO_PIN_RESET);
 8001622:	2200      	movs	r2, #0
 8001624:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001628:	4831      	ldr	r0, [pc, #196]	; (80016f0 <MX_GPIO_Init+0x170>)
 800162a:	f000 fea1 	bl	8002370 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISP_A0_DC_GPIO_Port, DISP_A0_DC_Pin, GPIO_PIN_RESET);
 800162e:	2200      	movs	r2, #0
 8001630:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001634:	482f      	ldr	r0, [pc, #188]	; (80016f4 <MX_GPIO_Init+0x174>)
 8001636:	f000 fe9b 	bl	8002370 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISP_CS_GPIO_Port, DISP_CS_Pin, GPIO_PIN_RESET);
 800163a:	2200      	movs	r2, #0
 800163c:	2104      	movs	r1, #4
 800163e:	482e      	ldr	r0, [pc, #184]	; (80016f8 <MX_GPIO_Init+0x178>)
 8001640:	f000 fe96 	bl	8002370 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : sag_Pin orta_Pin sol_Pin */
  GPIO_InitStruct.Pin = sag_Pin|orta_Pin|sol_Pin;
 8001644:	2307      	movs	r3, #7
 8001646:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001648:	4b2c      	ldr	r3, [pc, #176]	; (80016fc <MX_GPIO_Init+0x17c>)
 800164a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800164c:	2302      	movs	r3, #2
 800164e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001650:	f107 0314 	add.w	r3, r7, #20
 8001654:	4619      	mov	r1, r3
 8001656:	4827      	ldr	r0, [pc, #156]	; (80016f4 <MX_GPIO_Init+0x174>)
 8001658:	f000 fcf0 	bl	800203c <HAL_GPIO_Init>

  /*Configure GPIO pin : DISP_RST_Pin */
  GPIO_InitStruct.Pin = DISP_RST_Pin;
 800165c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001660:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001662:	2301      	movs	r3, #1
 8001664:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001666:	2300      	movs	r3, #0
 8001668:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166a:	2300      	movs	r3, #0
 800166c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISP_RST_GPIO_Port, &GPIO_InitStruct);
 800166e:	f107 0314 	add.w	r3, r7, #20
 8001672:	4619      	mov	r1, r3
 8001674:	481e      	ldr	r0, [pc, #120]	; (80016f0 <MX_GPIO_Init+0x170>)
 8001676:	f000 fce1 	bl	800203c <HAL_GPIO_Init>

  /*Configure GPIO pin : DISP_A0_DC_Pin */
  GPIO_InitStruct.Pin = DISP_A0_DC_Pin;
 800167a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800167e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001680:	2301      	movs	r3, #1
 8001682:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001684:	2300      	movs	r3, #0
 8001686:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001688:	2300      	movs	r3, #0
 800168a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISP_A0_DC_GPIO_Port, &GPIO_InitStruct);
 800168c:	f107 0314 	add.w	r3, r7, #20
 8001690:	4619      	mov	r1, r3
 8001692:	4818      	ldr	r0, [pc, #96]	; (80016f4 <MX_GPIO_Init+0x174>)
 8001694:	f000 fcd2 	bl	800203c <HAL_GPIO_Init>

  /*Configure GPIO pin : DISP_CS_Pin */
  GPIO_InitStruct.Pin = DISP_CS_Pin;
 8001698:	2304      	movs	r3, #4
 800169a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800169c:	2301      	movs	r3, #1
 800169e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a0:	2300      	movs	r3, #0
 80016a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a4:	2300      	movs	r3, #0
 80016a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISP_CS_GPIO_Port, &GPIO_InitStruct);
 80016a8:	f107 0314 	add.w	r3, r7, #20
 80016ac:	4619      	mov	r1, r3
 80016ae:	4812      	ldr	r0, [pc, #72]	; (80016f8 <MX_GPIO_Init+0x178>)
 80016b0:	f000 fcc4 	bl	800203c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80016b4:	2200      	movs	r2, #0
 80016b6:	2100      	movs	r1, #0
 80016b8:	2006      	movs	r0, #6
 80016ba:	f000 fc88 	bl	8001fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80016be:	2006      	movs	r0, #6
 80016c0:	f000 fca1 	bl	8002006 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80016c4:	2200      	movs	r2, #0
 80016c6:	2100      	movs	r1, #0
 80016c8:	2007      	movs	r0, #7
 80016ca:	f000 fc80 	bl	8001fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80016ce:	2007      	movs	r0, #7
 80016d0:	f000 fc99 	bl	8002006 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80016d4:	2200      	movs	r2, #0
 80016d6:	2100      	movs	r1, #0
 80016d8:	2008      	movs	r0, #8
 80016da:	f000 fc78 	bl	8001fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80016de:	2008      	movs	r0, #8
 80016e0:	f000 fc91 	bl	8002006 <HAL_NVIC_EnableIRQ>

}
 80016e4:	bf00      	nop
 80016e6:	3728      	adds	r7, #40	; 0x28
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40023800 	.word	0x40023800
 80016f0:	40020000 	.word	0x40020000
 80016f4:	40020800 	.word	0x40020800
 80016f8:	40020c00 	.word	0x40020c00
 80016fc:	10110000 	.word	0x10110000

08001700 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001704:	bf00      	nop
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
	...

08001710 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	607b      	str	r3, [r7, #4]
 800171a:	4b10      	ldr	r3, [pc, #64]	; (800175c <HAL_MspInit+0x4c>)
 800171c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800171e:	4a0f      	ldr	r2, [pc, #60]	; (800175c <HAL_MspInit+0x4c>)
 8001720:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001724:	6453      	str	r3, [r2, #68]	; 0x44
 8001726:	4b0d      	ldr	r3, [pc, #52]	; (800175c <HAL_MspInit+0x4c>)
 8001728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800172a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800172e:	607b      	str	r3, [r7, #4]
 8001730:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	603b      	str	r3, [r7, #0]
 8001736:	4b09      	ldr	r3, [pc, #36]	; (800175c <HAL_MspInit+0x4c>)
 8001738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173a:	4a08      	ldr	r2, [pc, #32]	; (800175c <HAL_MspInit+0x4c>)
 800173c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001740:	6413      	str	r3, [r2, #64]	; 0x40
 8001742:	4b06      	ldr	r3, [pc, #24]	; (800175c <HAL_MspInit+0x4c>)
 8001744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001746:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800174a:	603b      	str	r3, [r7, #0]
 800174c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800174e:	bf00      	nop
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	40023800 	.word	0x40023800

08001760 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b08a      	sub	sp, #40	; 0x28
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001768:	f107 0314 	add.w	r3, r7, #20
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	60da      	str	r2, [r3, #12]
 8001776:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a19      	ldr	r2, [pc, #100]	; (80017e4 <HAL_I2C_MspInit+0x84>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d12c      	bne.n	80017dc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	613b      	str	r3, [r7, #16]
 8001786:	4b18      	ldr	r3, [pc, #96]	; (80017e8 <HAL_I2C_MspInit+0x88>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	4a17      	ldr	r2, [pc, #92]	; (80017e8 <HAL_I2C_MspInit+0x88>)
 800178c:	f043 0302 	orr.w	r3, r3, #2
 8001790:	6313      	str	r3, [r2, #48]	; 0x30
 8001792:	4b15      	ldr	r3, [pc, #84]	; (80017e8 <HAL_I2C_MspInit+0x88>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	f003 0302 	and.w	r3, r3, #2
 800179a:	613b      	str	r3, [r7, #16]
 800179c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800179e:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017a4:	2312      	movs	r3, #18
 80017a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017a8:	2301      	movs	r3, #1
 80017aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ac:	2303      	movs	r3, #3
 80017ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017b0:	2304      	movs	r3, #4
 80017b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b4:	f107 0314 	add.w	r3, r7, #20
 80017b8:	4619      	mov	r1, r3
 80017ba:	480c      	ldr	r0, [pc, #48]	; (80017ec <HAL_I2C_MspInit+0x8c>)
 80017bc:	f000 fc3e 	bl	800203c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017c0:	2300      	movs	r3, #0
 80017c2:	60fb      	str	r3, [r7, #12]
 80017c4:	4b08      	ldr	r3, [pc, #32]	; (80017e8 <HAL_I2C_MspInit+0x88>)
 80017c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c8:	4a07      	ldr	r2, [pc, #28]	; (80017e8 <HAL_I2C_MspInit+0x88>)
 80017ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017ce:	6413      	str	r3, [r2, #64]	; 0x40
 80017d0:	4b05      	ldr	r3, [pc, #20]	; (80017e8 <HAL_I2C_MspInit+0x88>)
 80017d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017d8:	60fb      	str	r3, [r7, #12]
 80017da:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80017dc:	bf00      	nop
 80017de:	3728      	adds	r7, #40	; 0x28
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	40005400 	.word	0x40005400
 80017e8:	40023800 	.word	0x40023800
 80017ec:	40020400 	.word	0x40020400

080017f0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08a      	sub	sp, #40	; 0x28
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f8:	f107 0314 	add.w	r3, r7, #20
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	605a      	str	r2, [r3, #4]
 8001802:	609a      	str	r2, [r3, #8]
 8001804:	60da      	str	r2, [r3, #12]
 8001806:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a19      	ldr	r2, [pc, #100]	; (8001874 <HAL_SPI_MspInit+0x84>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d12c      	bne.n	800186c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	613b      	str	r3, [r7, #16]
 8001816:	4b18      	ldr	r3, [pc, #96]	; (8001878 <HAL_SPI_MspInit+0x88>)
 8001818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181a:	4a17      	ldr	r2, [pc, #92]	; (8001878 <HAL_SPI_MspInit+0x88>)
 800181c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001820:	6413      	str	r3, [r2, #64]	; 0x40
 8001822:	4b15      	ldr	r3, [pc, #84]	; (8001878 <HAL_SPI_MspInit+0x88>)
 8001824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001826:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800182a:	613b      	str	r3, [r7, #16]
 800182c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	60fb      	str	r3, [r7, #12]
 8001832:	4b11      	ldr	r3, [pc, #68]	; (8001878 <HAL_SPI_MspInit+0x88>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001836:	4a10      	ldr	r2, [pc, #64]	; (8001878 <HAL_SPI_MspInit+0x88>)
 8001838:	f043 0304 	orr.w	r3, r3, #4
 800183c:	6313      	str	r3, [r2, #48]	; 0x30
 800183e:	4b0e      	ldr	r3, [pc, #56]	; (8001878 <HAL_SPI_MspInit+0x88>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001842:	f003 0304 	and.w	r3, r3, #4
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 800184a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800184e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001850:	2302      	movs	r3, #2
 8001852:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001858:	2303      	movs	r3, #3
 800185a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800185c:	2306      	movs	r3, #6
 800185e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001860:	f107 0314 	add.w	r3, r7, #20
 8001864:	4619      	mov	r1, r3
 8001866:	4805      	ldr	r0, [pc, #20]	; (800187c <HAL_SPI_MspInit+0x8c>)
 8001868:	f000 fbe8 	bl	800203c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800186c:	bf00      	nop
 800186e:	3728      	adds	r7, #40	; 0x28
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40003c00 	.word	0x40003c00
 8001878:	40023800 	.word	0x40023800
 800187c:	40020800 	.word	0x40020800

08001880 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b08a      	sub	sp, #40	; 0x28
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001888:	f107 0314 	add.w	r3, r7, #20
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a19      	ldr	r2, [pc, #100]	; (8001904 <HAL_UART_MspInit+0x84>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d12c      	bne.n	80018fc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	613b      	str	r3, [r7, #16]
 80018a6:	4b18      	ldr	r3, [pc, #96]	; (8001908 <HAL_UART_MspInit+0x88>)
 80018a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018aa:	4a17      	ldr	r2, [pc, #92]	; (8001908 <HAL_UART_MspInit+0x88>)
 80018ac:	f043 0320 	orr.w	r3, r3, #32
 80018b0:	6453      	str	r3, [r2, #68]	; 0x44
 80018b2:	4b15      	ldr	r3, [pc, #84]	; (8001908 <HAL_UART_MspInit+0x88>)
 80018b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b6:	f003 0320 	and.w	r3, r3, #32
 80018ba:	613b      	str	r3, [r7, #16]
 80018bc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018be:	2300      	movs	r3, #0
 80018c0:	60fb      	str	r3, [r7, #12]
 80018c2:	4b11      	ldr	r3, [pc, #68]	; (8001908 <HAL_UART_MspInit+0x88>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c6:	4a10      	ldr	r2, [pc, #64]	; (8001908 <HAL_UART_MspInit+0x88>)
 80018c8:	f043 0301 	orr.w	r3, r3, #1
 80018cc:	6313      	str	r3, [r2, #48]	; 0x30
 80018ce:	4b0e      	ldr	r3, [pc, #56]	; (8001908 <HAL_UART_MspInit+0x88>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	60fb      	str	r3, [r7, #12]
 80018d8:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration    
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80018da:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80018de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e0:	2302      	movs	r3, #2
 80018e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e8:	2303      	movs	r3, #3
 80018ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80018ec:	2308      	movs	r3, #8
 80018ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f0:	f107 0314 	add.w	r3, r7, #20
 80018f4:	4619      	mov	r1, r3
 80018f6:	4805      	ldr	r0, [pc, #20]	; (800190c <HAL_UART_MspInit+0x8c>)
 80018f8:	f000 fba0 	bl	800203c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80018fc:	bf00      	nop
 80018fe:	3728      	adds	r7, #40	; 0x28
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	40011400 	.word	0x40011400
 8001908:	40023800 	.word	0x40023800
 800190c:	40020000 	.word	0x40020000

08001910 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001914:	bf00      	nop
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr

0800191e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800191e:	b480      	push	{r7}
 8001920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001922:	e7fe      	b.n	8001922 <HardFault_Handler+0x4>

08001924 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001928:	e7fe      	b.n	8001928 <MemManage_Handler+0x4>

0800192a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800192a:	b480      	push	{r7}
 800192c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800192e:	e7fe      	b.n	800192e <BusFault_Handler+0x4>

08001930 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001934:	e7fe      	b.n	8001934 <UsageFault_Handler+0x4>

08001936 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001936:	b480      	push	{r7}
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800193a:	bf00      	nop
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr

08001944 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr

08001952 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001952:	b480      	push	{r7}
 8001954:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001956:	bf00      	nop
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001964:	f000 fa16 	bl	8001d94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001968:	bf00      	nop
 800196a:	bd80      	pop	{r7, pc}

0800196c <EXTI0_IRQHandler>:
/**
  * @brief This function handles EXTI line0 interrupt.
  * EXTI line0 interrupt is wired to right button.
  */
void EXTI0_IRQHandler(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0)) {
 8001970:	2101      	movs	r1, #1
 8001972:	4809      	ldr	r0, [pc, #36]	; (8001998 <EXTI0_IRQHandler+0x2c>)
 8001974:	f000 fce4 	bl	8002340 <HAL_GPIO_ReadPin>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d006      	beq.n	800198c <EXTI0_IRQHandler+0x20>
		if (current_state == choose_mode) {
 800197e:	4b07      	ldr	r3, [pc, #28]	; (800199c <EXTI0_IRQHandler+0x30>)
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	2b01      	cmp	r3, #1
 8001984:	d102      	bne.n	800198c <EXTI0_IRQHandler+0x20>
			current_state = calorie_mode;
 8001986:	4b05      	ldr	r3, [pc, #20]	; (800199c <EXTI0_IRQHandler+0x30>)
 8001988:	2203      	movs	r2, #3
 800198a:	701a      	strb	r2, [r3, #0]
		}

	}

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800198c:	2001      	movs	r0, #1
 800198e:	f000 fd09 	bl	80023a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001992:	bf00      	nop
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40020800 	.word	0x40020800
 800199c:	20000208 	.word	0x20000208

080019a0 <EXTI1_IRQHandler>:
/**
  * @brief This function handles EXTI line1 interrupt.
  * EXTI line1 interrupt is wired to middle button.
  */
void EXTI1_IRQHandler(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1)) {
 80019a4:	2102      	movs	r1, #2
 80019a6:	4804      	ldr	r0, [pc, #16]	; (80019b8 <EXTI1_IRQHandler+0x18>)
 80019a8:	f000 fcca 	bl	8002340 <HAL_GPIO_ReadPin>
	  //ST7735_WriteString(0, 150, "ORTA BUTONA BASILDI", Font_7x10, ST7735_BLACK, ST7735_WHITE);
	}
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80019ac:	2002      	movs	r0, #2
 80019ae:	f000 fcf9 	bl	80023a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80019b2:	bf00      	nop
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40020800 	.word	0x40020800

080019bc <EXTI2_IRQHandler>:
/**
  * @brief This function handles EXTI line2 interrupt.
  * EXTI line2 interrupt is wired to left button.
  */
void EXTI2_IRQHandler(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2)) {
 80019c0:	2104      	movs	r1, #4
 80019c2:	4809      	ldr	r0, [pc, #36]	; (80019e8 <EXTI2_IRQHandler+0x2c>)
 80019c4:	f000 fcbc 	bl	8002340 <HAL_GPIO_ReadPin>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d006      	beq.n	80019dc <EXTI2_IRQHandler+0x20>
		if (current_state == choose_mode) {
 80019ce:	4b07      	ldr	r3, [pc, #28]	; (80019ec <EXTI2_IRQHandler+0x30>)
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d102      	bne.n	80019dc <EXTI2_IRQHandler+0x20>
			current_state = step_mode;
 80019d6:	4b05      	ldr	r3, [pc, #20]	; (80019ec <EXTI2_IRQHandler+0x30>)
 80019d8:	2202      	movs	r2, #2
 80019da:	701a      	strb	r2, [r3, #0]
		}
	}
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80019dc:	2004      	movs	r0, #4
 80019de:	f000 fce1 	bl	80023a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	40020800 	.word	0x40020800
 80019ec:	20000208 	.word	0x20000208

080019f0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80019f8:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <_sbrk+0x50>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d102      	bne.n	8001a06 <_sbrk+0x16>
		heap_end = &end;
 8001a00:	4b0f      	ldr	r3, [pc, #60]	; (8001a40 <_sbrk+0x50>)
 8001a02:	4a10      	ldr	r2, [pc, #64]	; (8001a44 <_sbrk+0x54>)
 8001a04:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001a06:	4b0e      	ldr	r3, [pc, #56]	; (8001a40 <_sbrk+0x50>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001a0c:	4b0c      	ldr	r3, [pc, #48]	; (8001a40 <_sbrk+0x50>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	4413      	add	r3, r2
 8001a14:	466a      	mov	r2, sp
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d907      	bls.n	8001a2a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001a1a:	f002 fb97 	bl	800414c <__errno>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	230c      	movs	r3, #12
 8001a22:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001a24:	f04f 33ff 	mov.w	r3, #4294967295
 8001a28:	e006      	b.n	8001a38 <_sbrk+0x48>
	}

	heap_end += incr;
 8001a2a:	4b05      	ldr	r3, [pc, #20]	; (8001a40 <_sbrk+0x50>)
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4413      	add	r3, r2
 8001a32:	4a03      	ldr	r2, [pc, #12]	; (8001a40 <_sbrk+0x50>)
 8001a34:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001a36:	68fb      	ldr	r3, [r7, #12]
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3710      	adds	r7, #16
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	2000020c 	.word	0x2000020c
 8001a44:	20000310 	.word	0x20000310

08001a48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a4c:	4b08      	ldr	r3, [pc, #32]	; (8001a70 <SystemInit+0x28>)
 8001a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a52:	4a07      	ldr	r2, [pc, #28]	; (8001a70 <SystemInit+0x28>)
 8001a54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001a5c:	4b04      	ldr	r3, [pc, #16]	; (8001a70 <SystemInit+0x28>)
 8001a5e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a62:	609a      	str	r2, [r3, #8]
#endif
}
 8001a64:	bf00      	nop
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	e000ed00 	.word	0xe000ed00

08001a74 <chooseModeScreen>:
 *      Author: hizirov
 */

#include "states/choose_mode.h"

void chooseModeScreen() {
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af04      	add	r7, sp, #16
	ST7735_WriteString(0, 50, "  Step Mode (L) ", TEXT_FONT_CHS_MODE, TEXT_COLOR_CHS_MODE, TEXT_BACKGROUND_COLOR_CHS_MODE);
 8001a7a:	4b0e      	ldr	r3, [pc, #56]	; (8001ab4 <chooseModeScreen+0x40>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	9202      	str	r2, [sp, #8]
 8001a80:	221f      	movs	r2, #31
 8001a82:	9201      	str	r2, [sp, #4]
 8001a84:	685a      	ldr	r2, [r3, #4]
 8001a86:	9200      	str	r2, [sp, #0]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a0b      	ldr	r2, [pc, #44]	; (8001ab8 <chooseModeScreen+0x44>)
 8001a8c:	2132      	movs	r1, #50	; 0x32
 8001a8e:	2000      	movs	r0, #0
 8001a90:	f7ff fb7a 	bl	8001188 <ST7735_WriteString>
	ST7735_WriteString(0, 100, " Calorie Mode (R)", TEXT_FONT_CHS_MODE, TEXT_COLOR_CHS_MODE, TEXT_BACKGROUND_COLOR_CHS_MODE);
 8001a94:	4b07      	ldr	r3, [pc, #28]	; (8001ab4 <chooseModeScreen+0x40>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	9202      	str	r2, [sp, #8]
 8001a9a:	221f      	movs	r2, #31
 8001a9c:	9201      	str	r2, [sp, #4]
 8001a9e:	685a      	ldr	r2, [r3, #4]
 8001aa0:	9200      	str	r2, [sp, #0]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a05      	ldr	r2, [pc, #20]	; (8001abc <chooseModeScreen+0x48>)
 8001aa6:	2164      	movs	r1, #100	; 0x64
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	f7ff fb6d 	bl	8001188 <ST7735_WriteString>

}
 8001aae:	bf00      	nop
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	20000000 	.word	0x20000000
 8001ab8:	08005c18 	.word	0x08005c18
 8001abc:	08005c2c 	.word	0x08005c2c

08001ac0 <welcomeScreen>:
extern state current_state;
/*
 * Fills opening screen in a fancy way:)
 * current_state : its value is changed here so that the next state can be executed.
 * */
void welcomeScreen() {
 8001ac0:	b590      	push	{r4, r7, lr}
 8001ac2:	b08f      	sub	sp, #60	; 0x3c
 8001ac4:	af04      	add	r7, sp, #16
	char text1[] = " Wrist Band ";
 8001ac6:	4b71      	ldr	r3, [pc, #452]	; (8001c8c <welcomeScreen+0x1cc>)
 8001ac8:	f107 0410 	add.w	r4, r7, #16
 8001acc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ace:	c407      	stmia	r4!, {r0, r1, r2}
 8001ad0:	7023      	strb	r3, [r4, #0]
	char text2[] = "Hosgeldiniz ";
 8001ad2:	4b6f      	ldr	r3, [pc, #444]	; (8001c90 <welcomeScreen+0x1d0>)
 8001ad4:	463c      	mov	r4, r7
 8001ad6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ad8:	c407      	stmia	r4!, {r0, r1, r2}
 8001ada:	7023      	strb	r3, [r4, #0]
	ST7735_FillScreen(BACKGROUND_COLOR_WLC_MODE);
 8001adc:	2000      	movs	r0, #0
 8001ade:	f7ff fc13 	bl	8001308 <ST7735_FillScreen>

	for (int i = 0; i < strlen(text1); ++i) {
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ae6:	e020      	b.n	8001b2a <welcomeScreen+0x6a>
		text1[i] = '\0';
 8001ae8:	f107 0210 	add.w	r2, r7, #16
 8001aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aee:	4413      	add	r3, r2
 8001af0:	2200      	movs	r2, #0
 8001af2:	701a      	strb	r2, [r3, #0]
		ST7735_WriteString(0, 50, text1, TEXT_FONT_WLC_MODE, TEXT_COLOR_WLC_MODE, TEXT_BACKGROUND_COLOR_WLC_MODE);
 8001af4:	4b67      	ldr	r3, [pc, #412]	; (8001c94 <welcomeScreen+0x1d4>)
 8001af6:	f107 0110 	add.w	r1, r7, #16
 8001afa:	2200      	movs	r2, #0
 8001afc:	9202      	str	r2, [sp, #8]
 8001afe:	221f      	movs	r2, #31
 8001b00:	9201      	str	r2, [sp, #4]
 8001b02:	685a      	ldr	r2, [r3, #4]
 8001b04:	9200      	str	r2, [sp, #0]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	460a      	mov	r2, r1
 8001b0a:	2132      	movs	r1, #50	; 0x32
 8001b0c:	2000      	movs	r0, #0
 8001b0e:	f7ff fb3b 	bl	8001188 <ST7735_WriteString>
		HAL_Delay(50);
 8001b12:	2032      	movs	r0, #50	; 0x32
 8001b14:	f000 f95e 	bl	8001dd4 <HAL_Delay>
		strcpy(text1, " Wrist Band ");
 8001b18:	4b5c      	ldr	r3, [pc, #368]	; (8001c8c <welcomeScreen+0x1cc>)
 8001b1a:	f107 0410 	add.w	r4, r7, #16
 8001b1e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b20:	c407      	stmia	r4!, {r0, r1, r2}
 8001b22:	7023      	strb	r3, [r4, #0]
	for (int i = 0; i < strlen(text1); ++i) {
 8001b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b26:	3301      	adds	r3, #1
 8001b28:	627b      	str	r3, [r7, #36]	; 0x24
 8001b2a:	f107 0310 	add.w	r3, r7, #16
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7fe fb52 	bl	80001d8 <strlen>
 8001b34:	4602      	mov	r2, r0
 8001b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d8d5      	bhi.n	8001ae8 <welcomeScreen+0x28>
	}

	HAL_Delay(250);
 8001b3c:	20fa      	movs	r0, #250	; 0xfa
 8001b3e:	f000 f949 	bl	8001dd4 <HAL_Delay>

	for (int i = 0; i < strlen(text2); ++i) {
 8001b42:	2300      	movs	r3, #0
 8001b44:	623b      	str	r3, [r7, #32]
 8001b46:	e01d      	b.n	8001b84 <welcomeScreen+0xc4>
		text2[i] = '\0';
 8001b48:	463a      	mov	r2, r7
 8001b4a:	6a3b      	ldr	r3, [r7, #32]
 8001b4c:	4413      	add	r3, r2
 8001b4e:	2200      	movs	r2, #0
 8001b50:	701a      	strb	r2, [r3, #0]
		ST7735_WriteString(0, 80, text2, TEXT_FONT_WLC_MODE, TEXT_COLOR_WLC_MODE, TEXT_BACKGROUND_COLOR_WLC_MODE);
 8001b52:	4b50      	ldr	r3, [pc, #320]	; (8001c94 <welcomeScreen+0x1d4>)
 8001b54:	4639      	mov	r1, r7
 8001b56:	2200      	movs	r2, #0
 8001b58:	9202      	str	r2, [sp, #8]
 8001b5a:	221f      	movs	r2, #31
 8001b5c:	9201      	str	r2, [sp, #4]
 8001b5e:	685a      	ldr	r2, [r3, #4]
 8001b60:	9200      	str	r2, [sp, #0]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	460a      	mov	r2, r1
 8001b66:	2150      	movs	r1, #80	; 0x50
 8001b68:	2000      	movs	r0, #0
 8001b6a:	f7ff fb0d 	bl	8001188 <ST7735_WriteString>
		HAL_Delay(50);
 8001b6e:	2032      	movs	r0, #50	; 0x32
 8001b70:	f000 f930 	bl	8001dd4 <HAL_Delay>
		strcpy(text2, "Hosgeldiniz ");
 8001b74:	4b46      	ldr	r3, [pc, #280]	; (8001c90 <welcomeScreen+0x1d0>)
 8001b76:	463c      	mov	r4, r7
 8001b78:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b7a:	c407      	stmia	r4!, {r0, r1, r2}
 8001b7c:	7023      	strb	r3, [r4, #0]
	for (int i = 0; i < strlen(text2); ++i) {
 8001b7e:	6a3b      	ldr	r3, [r7, #32]
 8001b80:	3301      	adds	r3, #1
 8001b82:	623b      	str	r3, [r7, #32]
 8001b84:	463b      	mov	r3, r7
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7fe fb26 	bl	80001d8 <strlen>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	6a3b      	ldr	r3, [r7, #32]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d8d9      	bhi.n	8001b48 <welcomeScreen+0x88>
	}

	HAL_Delay(1000);
 8001b94:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b98:	f000 f91c 	bl	8001dd4 <HAL_Delay>

	ST7735_FillScreen(BACKGROUND_COLOR_WLC_MODE);
 8001b9c:	2000      	movs	r0, #0
 8001b9e:	f7ff fbb3 	bl	8001308 <ST7735_FillScreen>
	ST7735_WriteString(0, 60, text1, TEXT_FONT_WLC_MODE, TEXT_COLOR_WLC_MODE, TEXT_BACKGROUND_COLOR_WLC_MODE);
 8001ba2:	4b3c      	ldr	r3, [pc, #240]	; (8001c94 <welcomeScreen+0x1d4>)
 8001ba4:	f107 0110 	add.w	r1, r7, #16
 8001ba8:	2200      	movs	r2, #0
 8001baa:	9202      	str	r2, [sp, #8]
 8001bac:	221f      	movs	r2, #31
 8001bae:	9201      	str	r2, [sp, #4]
 8001bb0:	685a      	ldr	r2, [r3, #4]
 8001bb2:	9200      	str	r2, [sp, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	460a      	mov	r2, r1
 8001bb8:	213c      	movs	r1, #60	; 0x3c
 8001bba:	2000      	movs	r0, #0
 8001bbc:	f7ff fae4 	bl	8001188 <ST7735_WriteString>
	ST7735_WriteString(0, 80, text2, TEXT_FONT_WLC_MODE, TEXT_COLOR_WLC_MODE, TEXT_BACKGROUND_COLOR_WLC_MODE);
 8001bc0:	4b34      	ldr	r3, [pc, #208]	; (8001c94 <welcomeScreen+0x1d4>)
 8001bc2:	4639      	mov	r1, r7
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	9202      	str	r2, [sp, #8]
 8001bc8:	221f      	movs	r2, #31
 8001bca:	9201      	str	r2, [sp, #4]
 8001bcc:	685a      	ldr	r2, [r3, #4]
 8001bce:	9200      	str	r2, [sp, #0]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	460a      	mov	r2, r1
 8001bd4:	2150      	movs	r1, #80	; 0x50
 8001bd6:	2000      	movs	r0, #0
 8001bd8:	f7ff fad6 	bl	8001188 <ST7735_WriteString>
	HAL_Delay(250);
 8001bdc:	20fa      	movs	r0, #250	; 0xfa
 8001bde:	f000 f8f9 	bl	8001dd4 <HAL_Delay>

	ST7735_FillScreen(BACKGROUND_COLOR_WLC_MODE);
 8001be2:	2000      	movs	r0, #0
 8001be4:	f7ff fb90 	bl	8001308 <ST7735_FillScreen>
	ST7735_WriteString(0, 60, text1, TEXT_FONT_WLC_MODE, TEXT_COLOR_WLC_MODE, TEXT_BACKGROUND_COLOR_WLC_MODE);
 8001be8:	4b2a      	ldr	r3, [pc, #168]	; (8001c94 <welcomeScreen+0x1d4>)
 8001bea:	f107 0110 	add.w	r1, r7, #16
 8001bee:	2200      	movs	r2, #0
 8001bf0:	9202      	str	r2, [sp, #8]
 8001bf2:	221f      	movs	r2, #31
 8001bf4:	9201      	str	r2, [sp, #4]
 8001bf6:	685a      	ldr	r2, [r3, #4]
 8001bf8:	9200      	str	r2, [sp, #0]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	460a      	mov	r2, r1
 8001bfe:	213c      	movs	r1, #60	; 0x3c
 8001c00:	2000      	movs	r0, #0
 8001c02:	f7ff fac1 	bl	8001188 <ST7735_WriteString>
	ST7735_WriteString(0, 80, text2, TEXT_FONT_WLC_MODE, TEXT_COLOR_WLC_MODE, TEXT_BACKGROUND_COLOR_WLC_MODE);
 8001c06:	4b23      	ldr	r3, [pc, #140]	; (8001c94 <welcomeScreen+0x1d4>)
 8001c08:	4639      	mov	r1, r7
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	9202      	str	r2, [sp, #8]
 8001c0e:	221f      	movs	r2, #31
 8001c10:	9201      	str	r2, [sp, #4]
 8001c12:	685a      	ldr	r2, [r3, #4]
 8001c14:	9200      	str	r2, [sp, #0]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	460a      	mov	r2, r1
 8001c1a:	2150      	movs	r1, #80	; 0x50
 8001c1c:	2000      	movs	r0, #0
 8001c1e:	f7ff fab3 	bl	8001188 <ST7735_WriteString>
	HAL_Delay(250);
 8001c22:	20fa      	movs	r0, #250	; 0xfa
 8001c24:	f000 f8d6 	bl	8001dd4 <HAL_Delay>

	ST7735_FillScreen(BACKGROUND_COLOR_WLC_MODE);
 8001c28:	2000      	movs	r0, #0
 8001c2a:	f7ff fb6d 	bl	8001308 <ST7735_FillScreen>
	ST7735_WriteString(0, 60, text1, TEXT_FONT_WLC_MODE, TEXT_COLOR_WLC_MODE, TEXT_BACKGROUND_COLOR_WLC_MODE);
 8001c2e:	4b19      	ldr	r3, [pc, #100]	; (8001c94 <welcomeScreen+0x1d4>)
 8001c30:	f107 0110 	add.w	r1, r7, #16
 8001c34:	2200      	movs	r2, #0
 8001c36:	9202      	str	r2, [sp, #8]
 8001c38:	221f      	movs	r2, #31
 8001c3a:	9201      	str	r2, [sp, #4]
 8001c3c:	685a      	ldr	r2, [r3, #4]
 8001c3e:	9200      	str	r2, [sp, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	460a      	mov	r2, r1
 8001c44:	213c      	movs	r1, #60	; 0x3c
 8001c46:	2000      	movs	r0, #0
 8001c48:	f7ff fa9e 	bl	8001188 <ST7735_WriteString>
	ST7735_WriteString(0, 80, text2, TEXT_FONT_WLC_MODE, TEXT_COLOR_WLC_MODE, TEXT_BACKGROUND_COLOR_WLC_MODE);
 8001c4c:	4b11      	ldr	r3, [pc, #68]	; (8001c94 <welcomeScreen+0x1d4>)
 8001c4e:	4639      	mov	r1, r7
 8001c50:	2200      	movs	r2, #0
 8001c52:	9202      	str	r2, [sp, #8]
 8001c54:	221f      	movs	r2, #31
 8001c56:	9201      	str	r2, [sp, #4]
 8001c58:	685a      	ldr	r2, [r3, #4]
 8001c5a:	9200      	str	r2, [sp, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	460a      	mov	r2, r1
 8001c60:	2150      	movs	r1, #80	; 0x50
 8001c62:	2000      	movs	r0, #0
 8001c64:	f7ff fa90 	bl	8001188 <ST7735_WriteString>
	HAL_Delay(250);
 8001c68:	20fa      	movs	r0, #250	; 0xfa
 8001c6a:	f000 f8b3 	bl	8001dd4 <HAL_Delay>

	current_state = choose_mode;
 8001c6e:	4b0a      	ldr	r3, [pc, #40]	; (8001c98 <welcomeScreen+0x1d8>)
 8001c70:	2201      	movs	r2, #1
 8001c72:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1000);
 8001c74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c78:	f000 f8ac 	bl	8001dd4 <HAL_Delay>

	ST7735_FillScreen(BACKGROUND_COLOR_WLC_MODE);
 8001c7c:	2000      	movs	r0, #0
 8001c7e:	f7ff fb43 	bl	8001308 <ST7735_FillScreen>
}
 8001c82:	bf00      	nop
 8001c84:	372c      	adds	r7, #44	; 0x2c
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd90      	pop	{r4, r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	08005c40 	.word	0x08005c40
 8001c90:	08005c50 	.word	0x08005c50
 8001c94:	20000008 	.word	0x20000008
 8001c98:	20000208 	.word	0x20000208

08001c9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cd4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001ca0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001ca2:	e003      	b.n	8001cac <LoopCopyDataInit>

08001ca4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001ca4:	4b0c      	ldr	r3, [pc, #48]	; (8001cd8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001ca6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001ca8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001caa:	3104      	adds	r1, #4

08001cac <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001cac:	480b      	ldr	r0, [pc, #44]	; (8001cdc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001cae:	4b0c      	ldr	r3, [pc, #48]	; (8001ce0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001cb0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001cb2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001cb4:	d3f6      	bcc.n	8001ca4 <CopyDataInit>
  ldr  r2, =_sbss
 8001cb6:	4a0b      	ldr	r2, [pc, #44]	; (8001ce4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001cb8:	e002      	b.n	8001cc0 <LoopFillZerobss>

08001cba <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001cba:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001cbc:	f842 3b04 	str.w	r3, [r2], #4

08001cc0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001cc0:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001cc2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001cc4:	d3f9      	bcc.n	8001cba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001cc6:	f7ff febf 	bl	8001a48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cca:	f002 fa45 	bl	8004158 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cce:	f7ff fb2d 	bl	800132c <main>
  bx  lr    
 8001cd2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001cd4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001cd8:	080073f0 	.word	0x080073f0
  ldr  r0, =_sdata
 8001cdc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001ce0:	200001ec 	.word	0x200001ec
  ldr  r2, =_sbss
 8001ce4:	200001ec 	.word	0x200001ec
  ldr  r3, = _ebss
 8001ce8:	2000030c 	.word	0x2000030c

08001cec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cec:	e7fe      	b.n	8001cec <ADC_IRQHandler>
	...

08001cf0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cf4:	4b0e      	ldr	r3, [pc, #56]	; (8001d30 <HAL_Init+0x40>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a0d      	ldr	r2, [pc, #52]	; (8001d30 <HAL_Init+0x40>)
 8001cfa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cfe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d00:	4b0b      	ldr	r3, [pc, #44]	; (8001d30 <HAL_Init+0x40>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a0a      	ldr	r2, [pc, #40]	; (8001d30 <HAL_Init+0x40>)
 8001d06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d0a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d0c:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <HAL_Init+0x40>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a07      	ldr	r2, [pc, #28]	; (8001d30 <HAL_Init+0x40>)
 8001d12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d16:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d18:	2003      	movs	r0, #3
 8001d1a:	f000 f94d 	bl	8001fb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d1e:	2000      	movs	r0, #0
 8001d20:	f000 f808 	bl	8001d34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d24:	f7ff fcf4 	bl	8001710 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	40023c00 	.word	0x40023c00

08001d34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d3c:	4b12      	ldr	r3, [pc, #72]	; (8001d88 <HAL_InitTick+0x54>)
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	4b12      	ldr	r3, [pc, #72]	; (8001d8c <HAL_InitTick+0x58>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	4619      	mov	r1, r3
 8001d46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d52:	4618      	mov	r0, r3
 8001d54:	f000 f965 	bl	8002022 <HAL_SYSTICK_Config>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e00e      	b.n	8001d80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2b0f      	cmp	r3, #15
 8001d66:	d80a      	bhi.n	8001d7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d68:	2200      	movs	r2, #0
 8001d6a:	6879      	ldr	r1, [r7, #4]
 8001d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d70:	f000 f92d 	bl	8001fce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d74:	4a06      	ldr	r2, [pc, #24]	; (8001d90 <HAL_InitTick+0x5c>)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	e000      	b.n	8001d80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3708      	adds	r7, #8
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	20000010 	.word	0x20000010
 8001d8c:	20000018 	.word	0x20000018
 8001d90:	20000014 	.word	0x20000014

08001d94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d98:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <HAL_IncTick+0x20>)
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	4b06      	ldr	r3, [pc, #24]	; (8001db8 <HAL_IncTick+0x24>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4413      	add	r3, r2
 8001da4:	4a04      	ldr	r2, [pc, #16]	; (8001db8 <HAL_IncTick+0x24>)
 8001da6:	6013      	str	r3, [r2, #0]
}
 8001da8:	bf00      	nop
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	20000018 	.word	0x20000018
 8001db8:	20000304 	.word	0x20000304

08001dbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  return uwTick;
 8001dc0:	4b03      	ldr	r3, [pc, #12]	; (8001dd0 <HAL_GetTick+0x14>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	20000304 	.word	0x20000304

08001dd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ddc:	f7ff ffee 	bl	8001dbc <HAL_GetTick>
 8001de0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dec:	d005      	beq.n	8001dfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dee:	4b09      	ldr	r3, [pc, #36]	; (8001e14 <HAL_Delay+0x40>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	461a      	mov	r2, r3
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	4413      	add	r3, r2
 8001df8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001dfa:	bf00      	nop
 8001dfc:	f7ff ffde 	bl	8001dbc <HAL_GetTick>
 8001e00:	4602      	mov	r2, r0
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	68fa      	ldr	r2, [r7, #12]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d8f7      	bhi.n	8001dfc <HAL_Delay+0x28>
  {
  }
}
 8001e0c:	bf00      	nop
 8001e0e:	3710      	adds	r7, #16
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	20000018 	.word	0x20000018

08001e18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b085      	sub	sp, #20
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f003 0307 	and.w	r3, r3, #7
 8001e26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e28:	4b0c      	ldr	r3, [pc, #48]	; (8001e5c <__NVIC_SetPriorityGrouping+0x44>)
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e2e:	68ba      	ldr	r2, [r7, #8]
 8001e30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e34:	4013      	ands	r3, r2
 8001e36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e4a:	4a04      	ldr	r2, [pc, #16]	; (8001e5c <__NVIC_SetPriorityGrouping+0x44>)
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	60d3      	str	r3, [r2, #12]
}
 8001e50:	bf00      	nop
 8001e52:	3714      	adds	r7, #20
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr
 8001e5c:	e000ed00 	.word	0xe000ed00

08001e60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e64:	4b04      	ldr	r3, [pc, #16]	; (8001e78 <__NVIC_GetPriorityGrouping+0x18>)
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	0a1b      	lsrs	r3, r3, #8
 8001e6a:	f003 0307 	and.w	r3, r3, #7
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	e000ed00 	.word	0xe000ed00

08001e7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	4603      	mov	r3, r0
 8001e84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	db0b      	blt.n	8001ea6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e8e:	79fb      	ldrb	r3, [r7, #7]
 8001e90:	f003 021f 	and.w	r2, r3, #31
 8001e94:	4907      	ldr	r1, [pc, #28]	; (8001eb4 <__NVIC_EnableIRQ+0x38>)
 8001e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9a:	095b      	lsrs	r3, r3, #5
 8001e9c:	2001      	movs	r0, #1
 8001e9e:	fa00 f202 	lsl.w	r2, r0, r2
 8001ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ea6:	bf00      	nop
 8001ea8:	370c      	adds	r7, #12
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	e000e100 	.word	0xe000e100

08001eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	6039      	str	r1, [r7, #0]
 8001ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	db0a      	blt.n	8001ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	b2da      	uxtb	r2, r3
 8001ed0:	490c      	ldr	r1, [pc, #48]	; (8001f04 <__NVIC_SetPriority+0x4c>)
 8001ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed6:	0112      	lsls	r2, r2, #4
 8001ed8:	b2d2      	uxtb	r2, r2
 8001eda:	440b      	add	r3, r1
 8001edc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ee0:	e00a      	b.n	8001ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	b2da      	uxtb	r2, r3
 8001ee6:	4908      	ldr	r1, [pc, #32]	; (8001f08 <__NVIC_SetPriority+0x50>)
 8001ee8:	79fb      	ldrb	r3, [r7, #7]
 8001eea:	f003 030f 	and.w	r3, r3, #15
 8001eee:	3b04      	subs	r3, #4
 8001ef0:	0112      	lsls	r2, r2, #4
 8001ef2:	b2d2      	uxtb	r2, r2
 8001ef4:	440b      	add	r3, r1
 8001ef6:	761a      	strb	r2, [r3, #24]
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	e000e100 	.word	0xe000e100
 8001f08:	e000ed00 	.word	0xe000ed00

08001f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b089      	sub	sp, #36	; 0x24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f003 0307 	and.w	r3, r3, #7
 8001f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	f1c3 0307 	rsb	r3, r3, #7
 8001f26:	2b04      	cmp	r3, #4
 8001f28:	bf28      	it	cs
 8001f2a:	2304      	movcs	r3, #4
 8001f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	3304      	adds	r3, #4
 8001f32:	2b06      	cmp	r3, #6
 8001f34:	d902      	bls.n	8001f3c <NVIC_EncodePriority+0x30>
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	3b03      	subs	r3, #3
 8001f3a:	e000      	b.n	8001f3e <NVIC_EncodePriority+0x32>
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f40:	f04f 32ff 	mov.w	r2, #4294967295
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4a:	43da      	mvns	r2, r3
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	401a      	ands	r2, r3
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f54:	f04f 31ff 	mov.w	r1, #4294967295
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5e:	43d9      	mvns	r1, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f64:	4313      	orrs	r3, r2
         );
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3724      	adds	r7, #36	; 0x24
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
	...

08001f74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	3b01      	subs	r3, #1
 8001f80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f84:	d301      	bcc.n	8001f8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f86:	2301      	movs	r3, #1
 8001f88:	e00f      	b.n	8001faa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f8a:	4a0a      	ldr	r2, [pc, #40]	; (8001fb4 <SysTick_Config+0x40>)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f92:	210f      	movs	r1, #15
 8001f94:	f04f 30ff 	mov.w	r0, #4294967295
 8001f98:	f7ff ff8e 	bl	8001eb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f9c:	4b05      	ldr	r3, [pc, #20]	; (8001fb4 <SysTick_Config+0x40>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fa2:	4b04      	ldr	r3, [pc, #16]	; (8001fb4 <SysTick_Config+0x40>)
 8001fa4:	2207      	movs	r2, #7
 8001fa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fa8:	2300      	movs	r3, #0
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	e000e010 	.word	0xe000e010

08001fb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f7ff ff29 	bl	8001e18 <__NVIC_SetPriorityGrouping>
}
 8001fc6:	bf00      	nop
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b086      	sub	sp, #24
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	60b9      	str	r1, [r7, #8]
 8001fd8:	607a      	str	r2, [r7, #4]
 8001fda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fe0:	f7ff ff3e 	bl	8001e60 <__NVIC_GetPriorityGrouping>
 8001fe4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	68b9      	ldr	r1, [r7, #8]
 8001fea:	6978      	ldr	r0, [r7, #20]
 8001fec:	f7ff ff8e 	bl	8001f0c <NVIC_EncodePriority>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ff6:	4611      	mov	r1, r2
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7ff ff5d 	bl	8001eb8 <__NVIC_SetPriority>
}
 8001ffe:	bf00      	nop
 8002000:	3718      	adds	r7, #24
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}

08002006 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b082      	sub	sp, #8
 800200a:	af00      	add	r7, sp, #0
 800200c:	4603      	mov	r3, r0
 800200e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002014:	4618      	mov	r0, r3
 8002016:	f7ff ff31 	bl	8001e7c <__NVIC_EnableIRQ>
}
 800201a:	bf00      	nop
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b082      	sub	sp, #8
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7ff ffa2 	bl	8001f74 <SysTick_Config>
 8002030:	4603      	mov	r3, r0
}
 8002032:	4618      	mov	r0, r3
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
	...

0800203c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800203c:	b480      	push	{r7}
 800203e:	b089      	sub	sp, #36	; 0x24
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002046:	2300      	movs	r3, #0
 8002048:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800204a:	2300      	movs	r3, #0
 800204c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800204e:	2300      	movs	r3, #0
 8002050:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002052:	2300      	movs	r3, #0
 8002054:	61fb      	str	r3, [r7, #28]
 8002056:	e159      	b.n	800230c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002058:	2201      	movs	r2, #1
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	697a      	ldr	r2, [r7, #20]
 8002068:	4013      	ands	r3, r2
 800206a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800206c:	693a      	ldr	r2, [r7, #16]
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	429a      	cmp	r2, r3
 8002072:	f040 8148 	bne.w	8002306 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d00b      	beq.n	8002096 <HAL_GPIO_Init+0x5a>
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	2b02      	cmp	r3, #2
 8002084:	d007      	beq.n	8002096 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800208a:	2b11      	cmp	r3, #17
 800208c:	d003      	beq.n	8002096 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	2b12      	cmp	r3, #18
 8002094:	d130      	bne.n	80020f8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	2203      	movs	r2, #3
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	43db      	mvns	r3, r3
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	4013      	ands	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	68da      	ldr	r2, [r3, #12]
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ba:	69ba      	ldr	r2, [r7, #24]
 80020bc:	4313      	orrs	r3, r2
 80020be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020cc:	2201      	movs	r2, #1
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	fa02 f303 	lsl.w	r3, r2, r3
 80020d4:	43db      	mvns	r3, r3
 80020d6:	69ba      	ldr	r2, [r7, #24]
 80020d8:	4013      	ands	r3, r2
 80020da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	091b      	lsrs	r3, r3, #4
 80020e2:	f003 0201 	and.w	r2, r3, #1
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	2203      	movs	r2, #3
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	43db      	mvns	r3, r3
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	4013      	ands	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	fa02 f303 	lsl.w	r3, r2, r3
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	4313      	orrs	r3, r2
 8002120:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	2b02      	cmp	r3, #2
 800212e:	d003      	beq.n	8002138 <HAL_GPIO_Init+0xfc>
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	2b12      	cmp	r3, #18
 8002136:	d123      	bne.n	8002180 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	08da      	lsrs	r2, r3, #3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	3208      	adds	r2, #8
 8002140:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002144:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	f003 0307 	and.w	r3, r3, #7
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	220f      	movs	r2, #15
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	43db      	mvns	r3, r3
 8002156:	69ba      	ldr	r2, [r7, #24]
 8002158:	4013      	ands	r3, r2
 800215a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	691a      	ldr	r2, [r3, #16]
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	f003 0307 	and.w	r3, r3, #7
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	fa02 f303 	lsl.w	r3, r2, r3
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	4313      	orrs	r3, r2
 8002170:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	08da      	lsrs	r2, r3, #3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	3208      	adds	r2, #8
 800217a:	69b9      	ldr	r1, [r7, #24]
 800217c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	005b      	lsls	r3, r3, #1
 800218a:	2203      	movs	r2, #3
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	43db      	mvns	r3, r3
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	4013      	ands	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f003 0203 	and.w	r2, r3, #3
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021bc:	2b00      	cmp	r3, #0
 80021be:	f000 80a2 	beq.w	8002306 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021c2:	2300      	movs	r3, #0
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	4b56      	ldr	r3, [pc, #344]	; (8002320 <HAL_GPIO_Init+0x2e4>)
 80021c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ca:	4a55      	ldr	r2, [pc, #340]	; (8002320 <HAL_GPIO_Init+0x2e4>)
 80021cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021d0:	6453      	str	r3, [r2, #68]	; 0x44
 80021d2:	4b53      	ldr	r3, [pc, #332]	; (8002320 <HAL_GPIO_Init+0x2e4>)
 80021d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021da:	60fb      	str	r3, [r7, #12]
 80021dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021de:	4a51      	ldr	r2, [pc, #324]	; (8002324 <HAL_GPIO_Init+0x2e8>)
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	089b      	lsrs	r3, r3, #2
 80021e4:	3302      	adds	r3, #2
 80021e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	f003 0303 	and.w	r3, r3, #3
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	220f      	movs	r2, #15
 80021f6:	fa02 f303 	lsl.w	r3, r2, r3
 80021fa:	43db      	mvns	r3, r3
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	4013      	ands	r3, r2
 8002200:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a48      	ldr	r2, [pc, #288]	; (8002328 <HAL_GPIO_Init+0x2ec>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d019      	beq.n	800223e <HAL_GPIO_Init+0x202>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a47      	ldr	r2, [pc, #284]	; (800232c <HAL_GPIO_Init+0x2f0>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d013      	beq.n	800223a <HAL_GPIO_Init+0x1fe>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a46      	ldr	r2, [pc, #280]	; (8002330 <HAL_GPIO_Init+0x2f4>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d00d      	beq.n	8002236 <HAL_GPIO_Init+0x1fa>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a45      	ldr	r2, [pc, #276]	; (8002334 <HAL_GPIO_Init+0x2f8>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d007      	beq.n	8002232 <HAL_GPIO_Init+0x1f6>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a44      	ldr	r2, [pc, #272]	; (8002338 <HAL_GPIO_Init+0x2fc>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d101      	bne.n	800222e <HAL_GPIO_Init+0x1f2>
 800222a:	2304      	movs	r3, #4
 800222c:	e008      	b.n	8002240 <HAL_GPIO_Init+0x204>
 800222e:	2307      	movs	r3, #7
 8002230:	e006      	b.n	8002240 <HAL_GPIO_Init+0x204>
 8002232:	2303      	movs	r3, #3
 8002234:	e004      	b.n	8002240 <HAL_GPIO_Init+0x204>
 8002236:	2302      	movs	r3, #2
 8002238:	e002      	b.n	8002240 <HAL_GPIO_Init+0x204>
 800223a:	2301      	movs	r3, #1
 800223c:	e000      	b.n	8002240 <HAL_GPIO_Init+0x204>
 800223e:	2300      	movs	r3, #0
 8002240:	69fa      	ldr	r2, [r7, #28]
 8002242:	f002 0203 	and.w	r2, r2, #3
 8002246:	0092      	lsls	r2, r2, #2
 8002248:	4093      	lsls	r3, r2
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	4313      	orrs	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002250:	4934      	ldr	r1, [pc, #208]	; (8002324 <HAL_GPIO_Init+0x2e8>)
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	089b      	lsrs	r3, r3, #2
 8002256:	3302      	adds	r3, #2
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800225e:	4b37      	ldr	r3, [pc, #220]	; (800233c <HAL_GPIO_Init+0x300>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	43db      	mvns	r3, r3
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	4013      	ands	r3, r2
 800226c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d003      	beq.n	8002282 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	4313      	orrs	r3, r2
 8002280:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002282:	4a2e      	ldr	r2, [pc, #184]	; (800233c <HAL_GPIO_Init+0x300>)
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002288:	4b2c      	ldr	r3, [pc, #176]	; (800233c <HAL_GPIO_Init+0x300>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	43db      	mvns	r3, r3
 8002292:	69ba      	ldr	r2, [r7, #24]
 8002294:	4013      	ands	r3, r2
 8002296:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d003      	beq.n	80022ac <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022ac:	4a23      	ldr	r2, [pc, #140]	; (800233c <HAL_GPIO_Init+0x300>)
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022b2:	4b22      	ldr	r3, [pc, #136]	; (800233c <HAL_GPIO_Init+0x300>)
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	43db      	mvns	r3, r3
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	4013      	ands	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d003      	beq.n	80022d6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80022ce:	69ba      	ldr	r2, [r7, #24]
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	4313      	orrs	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022d6:	4a19      	ldr	r2, [pc, #100]	; (800233c <HAL_GPIO_Init+0x300>)
 80022d8:	69bb      	ldr	r3, [r7, #24]
 80022da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022dc:	4b17      	ldr	r3, [pc, #92]	; (800233c <HAL_GPIO_Init+0x300>)
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	43db      	mvns	r3, r3
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	4013      	ands	r3, r2
 80022ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d003      	beq.n	8002300 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002300:	4a0e      	ldr	r2, [pc, #56]	; (800233c <HAL_GPIO_Init+0x300>)
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	3301      	adds	r3, #1
 800230a:	61fb      	str	r3, [r7, #28]
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	2b0f      	cmp	r3, #15
 8002310:	f67f aea2 	bls.w	8002058 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002314:	bf00      	nop
 8002316:	3724      	adds	r7, #36	; 0x24
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr
 8002320:	40023800 	.word	0x40023800
 8002324:	40013800 	.word	0x40013800
 8002328:	40020000 	.word	0x40020000
 800232c:	40020400 	.word	0x40020400
 8002330:	40020800 	.word	0x40020800
 8002334:	40020c00 	.word	0x40020c00
 8002338:	40021000 	.word	0x40021000
 800233c:	40013c00 	.word	0x40013c00

08002340 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002340:	b480      	push	{r7}
 8002342:	b085      	sub	sp, #20
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	460b      	mov	r3, r1
 800234a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	691a      	ldr	r2, [r3, #16]
 8002350:	887b      	ldrh	r3, [r7, #2]
 8002352:	4013      	ands	r3, r2
 8002354:	2b00      	cmp	r3, #0
 8002356:	d002      	beq.n	800235e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002358:	2301      	movs	r3, #1
 800235a:	73fb      	strb	r3, [r7, #15]
 800235c:	e001      	b.n	8002362 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800235e:	2300      	movs	r3, #0
 8002360:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002362:	7bfb      	ldrb	r3, [r7, #15]
}
 8002364:	4618      	mov	r0, r3
 8002366:	3714      	adds	r7, #20
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr

08002370 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	460b      	mov	r3, r1
 800237a:	807b      	strh	r3, [r7, #2]
 800237c:	4613      	mov	r3, r2
 800237e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002380:	787b      	ldrb	r3, [r7, #1]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d003      	beq.n	800238e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002386:	887a      	ldrh	r2, [r7, #2]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800238c:	e003      	b.n	8002396 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800238e:	887b      	ldrh	r3, [r7, #2]
 8002390:	041a      	lsls	r2, r3, #16
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	619a      	str	r2, [r3, #24]
}
 8002396:	bf00      	nop
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
	...

080023a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4603      	mov	r3, r0
 80023ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80023ae:	4b08      	ldr	r3, [pc, #32]	; (80023d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023b0:	695a      	ldr	r2, [r3, #20]
 80023b2:	88fb      	ldrh	r3, [r7, #6]
 80023b4:	4013      	ands	r3, r2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d006      	beq.n	80023c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023ba:	4a05      	ldr	r2, [pc, #20]	; (80023d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023bc:	88fb      	ldrh	r3, [r7, #6]
 80023be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023c0:	88fb      	ldrh	r3, [r7, #6]
 80023c2:	4618      	mov	r0, r3
 80023c4:	f000 f806 	bl	80023d4 <HAL_GPIO_EXTI_Callback>
  }
}
 80023c8:	bf00      	nop
 80023ca:	3708      	adds	r7, #8
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	40013c00 	.word	0x40013c00

080023d4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	4603      	mov	r3, r0
 80023dc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80023de:	bf00      	nop
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
	...

080023ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d101      	bne.n	80023fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e11f      	b.n	800263e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002404:	b2db      	uxtb	r3, r3
 8002406:	2b00      	cmp	r3, #0
 8002408:	d106      	bne.n	8002418 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f7ff f9a4 	bl	8001760 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2224      	movs	r2, #36	; 0x24
 800241c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f022 0201 	bic.w	r2, r2, #1
 800242e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800243e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800244e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002450:	f001 f846 	bl	80034e0 <HAL_RCC_GetPCLK1Freq>
 8002454:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	4a7b      	ldr	r2, [pc, #492]	; (8002648 <HAL_I2C_Init+0x25c>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d807      	bhi.n	8002470 <HAL_I2C_Init+0x84>
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	4a7a      	ldr	r2, [pc, #488]	; (800264c <HAL_I2C_Init+0x260>)
 8002464:	4293      	cmp	r3, r2
 8002466:	bf94      	ite	ls
 8002468:	2301      	movls	r3, #1
 800246a:	2300      	movhi	r3, #0
 800246c:	b2db      	uxtb	r3, r3
 800246e:	e006      	b.n	800247e <HAL_I2C_Init+0x92>
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	4a77      	ldr	r2, [pc, #476]	; (8002650 <HAL_I2C_Init+0x264>)
 8002474:	4293      	cmp	r3, r2
 8002476:	bf94      	ite	ls
 8002478:	2301      	movls	r3, #1
 800247a:	2300      	movhi	r3, #0
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e0db      	b.n	800263e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	4a72      	ldr	r2, [pc, #456]	; (8002654 <HAL_I2C_Init+0x268>)
 800248a:	fba2 2303 	umull	r2, r3, r2, r3
 800248e:	0c9b      	lsrs	r3, r3, #18
 8002490:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	68ba      	ldr	r2, [r7, #8]
 80024a2:	430a      	orrs	r2, r1
 80024a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	6a1b      	ldr	r3, [r3, #32]
 80024ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	4a64      	ldr	r2, [pc, #400]	; (8002648 <HAL_I2C_Init+0x25c>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d802      	bhi.n	80024c0 <HAL_I2C_Init+0xd4>
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	3301      	adds	r3, #1
 80024be:	e009      	b.n	80024d4 <HAL_I2C_Init+0xe8>
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80024c6:	fb02 f303 	mul.w	r3, r2, r3
 80024ca:	4a63      	ldr	r2, [pc, #396]	; (8002658 <HAL_I2C_Init+0x26c>)
 80024cc:	fba2 2303 	umull	r2, r3, r2, r3
 80024d0:	099b      	lsrs	r3, r3, #6
 80024d2:	3301      	adds	r3, #1
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	6812      	ldr	r2, [r2, #0]
 80024d8:	430b      	orrs	r3, r1
 80024da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	69db      	ldr	r3, [r3, #28]
 80024e2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80024e6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	4956      	ldr	r1, [pc, #344]	; (8002648 <HAL_I2C_Init+0x25c>)
 80024f0:	428b      	cmp	r3, r1
 80024f2:	d80d      	bhi.n	8002510 <HAL_I2C_Init+0x124>
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	1e59      	subs	r1, r3, #1
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8002502:	3301      	adds	r3, #1
 8002504:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002508:	2b04      	cmp	r3, #4
 800250a:	bf38      	it	cc
 800250c:	2304      	movcc	r3, #4
 800250e:	e04f      	b.n	80025b0 <HAL_I2C_Init+0x1c4>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d111      	bne.n	800253c <HAL_I2C_Init+0x150>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	1e58      	subs	r0, r3, #1
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6859      	ldr	r1, [r3, #4]
 8002520:	460b      	mov	r3, r1
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	440b      	add	r3, r1
 8002526:	fbb0 f3f3 	udiv	r3, r0, r3
 800252a:	3301      	adds	r3, #1
 800252c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002530:	2b00      	cmp	r3, #0
 8002532:	bf0c      	ite	eq
 8002534:	2301      	moveq	r3, #1
 8002536:	2300      	movne	r3, #0
 8002538:	b2db      	uxtb	r3, r3
 800253a:	e012      	b.n	8002562 <HAL_I2C_Init+0x176>
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	1e58      	subs	r0, r3, #1
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6859      	ldr	r1, [r3, #4]
 8002544:	460b      	mov	r3, r1
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	440b      	add	r3, r1
 800254a:	0099      	lsls	r1, r3, #2
 800254c:	440b      	add	r3, r1
 800254e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002552:	3301      	adds	r3, #1
 8002554:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002558:	2b00      	cmp	r3, #0
 800255a:	bf0c      	ite	eq
 800255c:	2301      	moveq	r3, #1
 800255e:	2300      	movne	r3, #0
 8002560:	b2db      	uxtb	r3, r3
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <HAL_I2C_Init+0x17e>
 8002566:	2301      	movs	r3, #1
 8002568:	e022      	b.n	80025b0 <HAL_I2C_Init+0x1c4>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d10e      	bne.n	8002590 <HAL_I2C_Init+0x1a4>
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	1e58      	subs	r0, r3, #1
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6859      	ldr	r1, [r3, #4]
 800257a:	460b      	mov	r3, r1
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	440b      	add	r3, r1
 8002580:	fbb0 f3f3 	udiv	r3, r0, r3
 8002584:	3301      	adds	r3, #1
 8002586:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800258a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800258e:	e00f      	b.n	80025b0 <HAL_I2C_Init+0x1c4>
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	1e58      	subs	r0, r3, #1
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6859      	ldr	r1, [r3, #4]
 8002598:	460b      	mov	r3, r1
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	440b      	add	r3, r1
 800259e:	0099      	lsls	r1, r3, #2
 80025a0:	440b      	add	r3, r1
 80025a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80025a6:	3301      	adds	r3, #1
 80025a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80025b0:	6879      	ldr	r1, [r7, #4]
 80025b2:	6809      	ldr	r1, [r1, #0]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	69da      	ldr	r2, [r3, #28]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6a1b      	ldr	r3, [r3, #32]
 80025ca:	431a      	orrs	r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	430a      	orrs	r2, r1
 80025d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80025de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	6911      	ldr	r1, [r2, #16]
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	68d2      	ldr	r2, [r2, #12]
 80025ea:	4311      	orrs	r1, r2
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	6812      	ldr	r2, [r2, #0]
 80025f0:	430b      	orrs	r3, r1
 80025f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	695a      	ldr	r2, [r3, #20]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	699b      	ldr	r3, [r3, #24]
 8002606:	431a      	orrs	r2, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	430a      	orrs	r2, r1
 800260e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f042 0201 	orr.w	r2, r2, #1
 800261e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2220      	movs	r2, #32
 800262a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3710      	adds	r7, #16
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	000186a0 	.word	0x000186a0
 800264c:	001e847f 	.word	0x001e847f
 8002650:	003d08ff 	.word	0x003d08ff
 8002654:	431bde83 	.word	0x431bde83
 8002658:	10624dd3 	.word	0x10624dd3

0800265c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b088      	sub	sp, #32
 8002660:	af02      	add	r7, sp, #8
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	607a      	str	r2, [r7, #4]
 8002666:	461a      	mov	r2, r3
 8002668:	460b      	mov	r3, r1
 800266a:	817b      	strh	r3, [r7, #10]
 800266c:	4613      	mov	r3, r2
 800266e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002670:	f7ff fba4 	bl	8001dbc <HAL_GetTick>
 8002674:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800267c:	b2db      	uxtb	r3, r3
 800267e:	2b20      	cmp	r3, #32
 8002680:	f040 80e0 	bne.w	8002844 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	9300      	str	r3, [sp, #0]
 8002688:	2319      	movs	r3, #25
 800268a:	2201      	movs	r2, #1
 800268c:	4970      	ldr	r1, [pc, #448]	; (8002850 <HAL_I2C_Master_Transmit+0x1f4>)
 800268e:	68f8      	ldr	r0, [r7, #12]
 8002690:	f000 f964 	bl	800295c <I2C_WaitOnFlagUntilTimeout>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800269a:	2302      	movs	r3, #2
 800269c:	e0d3      	b.n	8002846 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d101      	bne.n	80026ac <HAL_I2C_Master_Transmit+0x50>
 80026a8:	2302      	movs	r3, #2
 80026aa:	e0cc      	b.n	8002846 <HAL_I2C_Master_Transmit+0x1ea>
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d007      	beq.n	80026d2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f042 0201 	orr.w	r2, r2, #1
 80026d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2221      	movs	r2, #33	; 0x21
 80026e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2210      	movs	r2, #16
 80026ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2200      	movs	r2, #0
 80026f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	893a      	ldrh	r2, [r7, #8]
 8002702:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002708:	b29a      	uxth	r2, r3
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	4a50      	ldr	r2, [pc, #320]	; (8002854 <HAL_I2C_Master_Transmit+0x1f8>)
 8002712:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002714:	8979      	ldrh	r1, [r7, #10]
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	6a3a      	ldr	r2, [r7, #32]
 800271a:	68f8      	ldr	r0, [r7, #12]
 800271c:	f000 f89c 	bl	8002858 <I2C_MasterRequestWrite>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d001      	beq.n	800272a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e08d      	b.n	8002846 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800272a:	2300      	movs	r3, #0
 800272c:	613b      	str	r3, [r7, #16]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	695b      	ldr	r3, [r3, #20]
 8002734:	613b      	str	r3, [r7, #16]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	699b      	ldr	r3, [r3, #24]
 800273c:	613b      	str	r3, [r7, #16]
 800273e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002740:	e066      	b.n	8002810 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002742:	697a      	ldr	r2, [r7, #20]
 8002744:	6a39      	ldr	r1, [r7, #32]
 8002746:	68f8      	ldr	r0, [r7, #12]
 8002748:	f000 f9de 	bl	8002b08 <I2C_WaitOnTXEFlagUntilTimeout>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d00d      	beq.n	800276e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002756:	2b04      	cmp	r3, #4
 8002758:	d107      	bne.n	800276a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002768:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e06b      	b.n	8002846 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002772:	781a      	ldrb	r2, [r3, #0]
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277e:	1c5a      	adds	r2, r3, #1
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002788:	b29b      	uxth	r3, r3
 800278a:	3b01      	subs	r3, #1
 800278c:	b29a      	uxth	r2, r3
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002796:	3b01      	subs	r3, #1
 8002798:	b29a      	uxth	r2, r3
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	695b      	ldr	r3, [r3, #20]
 80027a4:	f003 0304 	and.w	r3, r3, #4
 80027a8:	2b04      	cmp	r3, #4
 80027aa:	d11b      	bne.n	80027e4 <HAL_I2C_Master_Transmit+0x188>
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d017      	beq.n	80027e4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b8:	781a      	ldrb	r2, [r3, #0]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c4:	1c5a      	adds	r2, r3, #1
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	3b01      	subs	r3, #1
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027dc:	3b01      	subs	r3, #1
 80027de:	b29a      	uxth	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027e4:	697a      	ldr	r2, [r7, #20]
 80027e6:	6a39      	ldr	r1, [r7, #32]
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f000 f9ce 	bl	8002b8a <I2C_WaitOnBTFFlagUntilTimeout>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d00d      	beq.n	8002810 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f8:	2b04      	cmp	r3, #4
 80027fa:	d107      	bne.n	800280c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800280a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e01a      	b.n	8002846 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002814:	2b00      	cmp	r3, #0
 8002816:	d194      	bne.n	8002742 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002826:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2220      	movs	r2, #32
 800282c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2200      	movs	r2, #0
 8002834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2200      	movs	r2, #0
 800283c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002840:	2300      	movs	r3, #0
 8002842:	e000      	b.n	8002846 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002844:	2302      	movs	r3, #2
  }
}
 8002846:	4618      	mov	r0, r3
 8002848:	3718      	adds	r7, #24
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	00100002 	.word	0x00100002
 8002854:	ffff0000 	.word	0xffff0000

08002858 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b088      	sub	sp, #32
 800285c:	af02      	add	r7, sp, #8
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	607a      	str	r2, [r7, #4]
 8002862:	603b      	str	r3, [r7, #0]
 8002864:	460b      	mov	r3, r1
 8002866:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800286c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	2b08      	cmp	r3, #8
 8002872:	d006      	beq.n	8002882 <I2C_MasterRequestWrite+0x2a>
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d003      	beq.n	8002882 <I2C_MasterRequestWrite+0x2a>
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002880:	d108      	bne.n	8002894 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002890:	601a      	str	r2, [r3, #0]
 8002892:	e00b      	b.n	80028ac <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002898:	2b12      	cmp	r3, #18
 800289a:	d107      	bne.n	80028ac <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028aa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80028b8:	68f8      	ldr	r0, [r7, #12]
 80028ba:	f000 f84f 	bl	800295c <I2C_WaitOnFlagUntilTimeout>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d00c      	beq.n	80028de <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d003      	beq.n	80028da <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028d8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e035      	b.n	800294a <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	691b      	ldr	r3, [r3, #16]
 80028e2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80028e6:	d108      	bne.n	80028fa <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80028e8:	897b      	ldrh	r3, [r7, #10]
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	461a      	mov	r2, r3
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80028f6:	611a      	str	r2, [r3, #16]
 80028f8:	e01b      	b.n	8002932 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80028fa:	897b      	ldrh	r3, [r7, #10]
 80028fc:	11db      	asrs	r3, r3, #7
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	f003 0306 	and.w	r3, r3, #6
 8002904:	b2db      	uxtb	r3, r3
 8002906:	f063 030f 	orn	r3, r3, #15
 800290a:	b2da      	uxtb	r2, r3
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	490f      	ldr	r1, [pc, #60]	; (8002954 <I2C_MasterRequestWrite+0xfc>)
 8002918:	68f8      	ldr	r0, [r7, #12]
 800291a:	f000 f876 	bl	8002a0a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e010      	b.n	800294a <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002928:	897b      	ldrh	r3, [r7, #10]
 800292a:	b2da      	uxtb	r2, r3
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	4908      	ldr	r1, [pc, #32]	; (8002958 <I2C_MasterRequestWrite+0x100>)
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f000 f866 	bl	8002a0a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e000      	b.n	800294a <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3718      	adds	r7, #24
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	00010008 	.word	0x00010008
 8002958:	00010002 	.word	0x00010002

0800295c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	603b      	str	r3, [r7, #0]
 8002968:	4613      	mov	r3, r2
 800296a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800296c:	e025      	b.n	80029ba <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002974:	d021      	beq.n	80029ba <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002976:	f7ff fa21 	bl	8001dbc <HAL_GetTick>
 800297a:	4602      	mov	r2, r0
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	683a      	ldr	r2, [r7, #0]
 8002982:	429a      	cmp	r2, r3
 8002984:	d302      	bcc.n	800298c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d116      	bne.n	80029ba <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2200      	movs	r2, #0
 8002990:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2220      	movs	r2, #32
 8002996:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2200      	movs	r2, #0
 800299e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a6:	f043 0220 	orr.w	r2, r3, #32
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e023      	b.n	8002a02 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	0c1b      	lsrs	r3, r3, #16
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d10d      	bne.n	80029e0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	695b      	ldr	r3, [r3, #20]
 80029ca:	43da      	mvns	r2, r3
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	4013      	ands	r3, r2
 80029d0:	b29b      	uxth	r3, r3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	bf0c      	ite	eq
 80029d6:	2301      	moveq	r3, #1
 80029d8:	2300      	movne	r3, #0
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	461a      	mov	r2, r3
 80029de:	e00c      	b.n	80029fa <I2C_WaitOnFlagUntilTimeout+0x9e>
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	43da      	mvns	r2, r3
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	4013      	ands	r3, r2
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	bf0c      	ite	eq
 80029f2:	2301      	moveq	r3, #1
 80029f4:	2300      	movne	r3, #0
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	461a      	mov	r2, r3
 80029fa:	79fb      	ldrb	r3, [r7, #7]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d0b6      	beq.n	800296e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3710      	adds	r7, #16
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b084      	sub	sp, #16
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	60f8      	str	r0, [r7, #12]
 8002a12:	60b9      	str	r1, [r7, #8]
 8002a14:	607a      	str	r2, [r7, #4]
 8002a16:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a18:	e051      	b.n	8002abe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	695b      	ldr	r3, [r3, #20]
 8002a20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a28:	d123      	bne.n	8002a72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a38:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002a42:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2200      	movs	r2, #0
 8002a48:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2220      	movs	r2, #32
 8002a4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5e:	f043 0204 	orr.w	r2, r3, #4
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e046      	b.n	8002b00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a78:	d021      	beq.n	8002abe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a7a:	f7ff f99f 	bl	8001dbc <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d302      	bcc.n	8002a90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d116      	bne.n	8002abe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2200      	movs	r2, #0
 8002a94:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2220      	movs	r2, #32
 8002a9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aaa:	f043 0220 	orr.w	r2, r3, #32
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e020      	b.n	8002b00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	0c1b      	lsrs	r3, r3, #16
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d10c      	bne.n	8002ae2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	695b      	ldr	r3, [r3, #20]
 8002ace:	43da      	mvns	r2, r3
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	bf14      	ite	ne
 8002ada:	2301      	movne	r3, #1
 8002adc:	2300      	moveq	r3, #0
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	e00b      	b.n	8002afa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	699b      	ldr	r3, [r3, #24]
 8002ae8:	43da      	mvns	r2, r3
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	4013      	ands	r3, r2
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	bf14      	ite	ne
 8002af4:	2301      	movne	r3, #1
 8002af6:	2300      	moveq	r3, #0
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d18d      	bne.n	8002a1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3710      	adds	r7, #16
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	60f8      	str	r0, [r7, #12]
 8002b10:	60b9      	str	r1, [r7, #8]
 8002b12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b14:	e02d      	b.n	8002b72 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002b16:	68f8      	ldr	r0, [r7, #12]
 8002b18:	f000 f878 	bl	8002c0c <I2C_IsAcknowledgeFailed>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d001      	beq.n	8002b26 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e02d      	b.n	8002b82 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b2c:	d021      	beq.n	8002b72 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b2e:	f7ff f945 	bl	8001dbc <HAL_GetTick>
 8002b32:	4602      	mov	r2, r0
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	68ba      	ldr	r2, [r7, #8]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d302      	bcc.n	8002b44 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d116      	bne.n	8002b72 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2200      	movs	r2, #0
 8002b48:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2220      	movs	r2, #32
 8002b4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5e:	f043 0220 	orr.w	r2, r3, #32
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e007      	b.n	8002b82 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	695b      	ldr	r3, [r3, #20]
 8002b78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b7c:	2b80      	cmp	r3, #128	; 0x80
 8002b7e:	d1ca      	bne.n	8002b16 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3710      	adds	r7, #16
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}

08002b8a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b8a:	b580      	push	{r7, lr}
 8002b8c:	b084      	sub	sp, #16
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	60f8      	str	r0, [r7, #12]
 8002b92:	60b9      	str	r1, [r7, #8]
 8002b94:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b96:	e02d      	b.n	8002bf4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002b98:	68f8      	ldr	r0, [r7, #12]
 8002b9a:	f000 f837 	bl	8002c0c <I2C_IsAcknowledgeFailed>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d001      	beq.n	8002ba8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e02d      	b.n	8002c04 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bae:	d021      	beq.n	8002bf4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bb0:	f7ff f904 	bl	8001dbc <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	68ba      	ldr	r2, [r7, #8]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d302      	bcc.n	8002bc6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d116      	bne.n	8002bf4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2220      	movs	r2, #32
 8002bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be0:	f043 0220 	orr.w	r2, r3, #32
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e007      	b.n	8002c04 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	695b      	ldr	r3, [r3, #20]
 8002bfa:	f003 0304 	and.w	r3, r3, #4
 8002bfe:	2b04      	cmp	r3, #4
 8002c00:	d1ca      	bne.n	8002b98 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3710      	adds	r7, #16
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	695b      	ldr	r3, [r3, #20]
 8002c1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c22:	d11b      	bne.n	8002c5c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c2c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2220      	movs	r2, #32
 8002c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c48:	f043 0204 	orr.w	r2, r3, #4
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e000      	b.n	8002c5e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002c5c:	2300      	movs	r3, #0
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
	...

08002c6c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b086      	sub	sp, #24
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d101      	bne.n	8002c7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e25b      	b.n	8003136 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0301 	and.w	r3, r3, #1
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d075      	beq.n	8002d76 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c8a:	4ba3      	ldr	r3, [pc, #652]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f003 030c 	and.w	r3, r3, #12
 8002c92:	2b04      	cmp	r3, #4
 8002c94:	d00c      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c96:	4ba0      	ldr	r3, [pc, #640]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c9e:	2b08      	cmp	r3, #8
 8002ca0:	d112      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ca2:	4b9d      	ldr	r3, [pc, #628]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002caa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cae:	d10b      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cb0:	4b99      	ldr	r3, [pc, #612]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d05b      	beq.n	8002d74 <HAL_RCC_OscConfig+0x108>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d157      	bne.n	8002d74 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e236      	b.n	8003136 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cd0:	d106      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x74>
 8002cd2:	4b91      	ldr	r3, [pc, #580]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a90      	ldr	r2, [pc, #576]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002cd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cdc:	6013      	str	r3, [r2, #0]
 8002cde:	e01d      	b.n	8002d1c <HAL_RCC_OscConfig+0xb0>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ce8:	d10c      	bne.n	8002d04 <HAL_RCC_OscConfig+0x98>
 8002cea:	4b8b      	ldr	r3, [pc, #556]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a8a      	ldr	r2, [pc, #552]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002cf0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cf4:	6013      	str	r3, [r2, #0]
 8002cf6:	4b88      	ldr	r3, [pc, #544]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a87      	ldr	r2, [pc, #540]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002cfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d00:	6013      	str	r3, [r2, #0]
 8002d02:	e00b      	b.n	8002d1c <HAL_RCC_OscConfig+0xb0>
 8002d04:	4b84      	ldr	r3, [pc, #528]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a83      	ldr	r2, [pc, #524]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002d0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d0e:	6013      	str	r3, [r2, #0]
 8002d10:	4b81      	ldr	r3, [pc, #516]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a80      	ldr	r2, [pc, #512]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002d16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d013      	beq.n	8002d4c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d24:	f7ff f84a 	bl	8001dbc <HAL_GetTick>
 8002d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d2a:	e008      	b.n	8002d3e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d2c:	f7ff f846 	bl	8001dbc <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	2b64      	cmp	r3, #100	; 0x64
 8002d38:	d901      	bls.n	8002d3e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e1fb      	b.n	8003136 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d3e:	4b76      	ldr	r3, [pc, #472]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d0f0      	beq.n	8002d2c <HAL_RCC_OscConfig+0xc0>
 8002d4a:	e014      	b.n	8002d76 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d4c:	f7ff f836 	bl	8001dbc <HAL_GetTick>
 8002d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d52:	e008      	b.n	8002d66 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d54:	f7ff f832 	bl	8001dbc <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	2b64      	cmp	r3, #100	; 0x64
 8002d60:	d901      	bls.n	8002d66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e1e7      	b.n	8003136 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d66:	4b6c      	ldr	r3, [pc, #432]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1f0      	bne.n	8002d54 <HAL_RCC_OscConfig+0xe8>
 8002d72:	e000      	b.n	8002d76 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d063      	beq.n	8002e4a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d82:	4b65      	ldr	r3, [pc, #404]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f003 030c 	and.w	r3, r3, #12
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00b      	beq.n	8002da6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d8e:	4b62      	ldr	r3, [pc, #392]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d96:	2b08      	cmp	r3, #8
 8002d98:	d11c      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d9a:	4b5f      	ldr	r3, [pc, #380]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d116      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002da6:	4b5c      	ldr	r3, [pc, #368]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d005      	beq.n	8002dbe <HAL_RCC_OscConfig+0x152>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d001      	beq.n	8002dbe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e1bb      	b.n	8003136 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dbe:	4b56      	ldr	r3, [pc, #344]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	00db      	lsls	r3, r3, #3
 8002dcc:	4952      	ldr	r1, [pc, #328]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dd2:	e03a      	b.n	8002e4a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d020      	beq.n	8002e1e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ddc:	4b4f      	ldr	r3, [pc, #316]	; (8002f1c <HAL_RCC_OscConfig+0x2b0>)
 8002dde:	2201      	movs	r2, #1
 8002de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002de2:	f7fe ffeb 	bl	8001dbc <HAL_GetTick>
 8002de6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002de8:	e008      	b.n	8002dfc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dea:	f7fe ffe7 	bl	8001dbc <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d901      	bls.n	8002dfc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	e19c      	b.n	8003136 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dfc:	4b46      	ldr	r3, [pc, #280]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0302 	and.w	r3, r3, #2
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d0f0      	beq.n	8002dea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e08:	4b43      	ldr	r3, [pc, #268]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	00db      	lsls	r3, r3, #3
 8002e16:	4940      	ldr	r1, [pc, #256]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	600b      	str	r3, [r1, #0]
 8002e1c:	e015      	b.n	8002e4a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e1e:	4b3f      	ldr	r3, [pc, #252]	; (8002f1c <HAL_RCC_OscConfig+0x2b0>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e24:	f7fe ffca 	bl	8001dbc <HAL_GetTick>
 8002e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e2a:	e008      	b.n	8002e3e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e2c:	f7fe ffc6 	bl	8001dbc <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d901      	bls.n	8002e3e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e17b      	b.n	8003136 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e3e:	4b36      	ldr	r3, [pc, #216]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d1f0      	bne.n	8002e2c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 0308 	and.w	r3, r3, #8
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d030      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	695b      	ldr	r3, [r3, #20]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d016      	beq.n	8002e8c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e5e:	4b30      	ldr	r3, [pc, #192]	; (8002f20 <HAL_RCC_OscConfig+0x2b4>)
 8002e60:	2201      	movs	r2, #1
 8002e62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e64:	f7fe ffaa 	bl	8001dbc <HAL_GetTick>
 8002e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e6a:	e008      	b.n	8002e7e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e6c:	f7fe ffa6 	bl	8001dbc <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e15b      	b.n	8003136 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e7e:	4b26      	ldr	r3, [pc, #152]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002e80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e82:	f003 0302 	and.w	r3, r3, #2
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d0f0      	beq.n	8002e6c <HAL_RCC_OscConfig+0x200>
 8002e8a:	e015      	b.n	8002eb8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e8c:	4b24      	ldr	r3, [pc, #144]	; (8002f20 <HAL_RCC_OscConfig+0x2b4>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e92:	f7fe ff93 	bl	8001dbc <HAL_GetTick>
 8002e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e98:	e008      	b.n	8002eac <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e9a:	f7fe ff8f 	bl	8001dbc <HAL_GetTick>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d901      	bls.n	8002eac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e144      	b.n	8003136 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002eac:	4b1a      	ldr	r3, [pc, #104]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002eae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eb0:	f003 0302 	and.w	r3, r3, #2
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d1f0      	bne.n	8002e9a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0304 	and.w	r3, r3, #4
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	f000 80a0 	beq.w	8003006 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eca:	4b13      	ldr	r3, [pc, #76]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d10f      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	60bb      	str	r3, [r7, #8]
 8002eda:	4b0f      	ldr	r3, [pc, #60]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ede:	4a0e      	ldr	r2, [pc, #56]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002ee0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ee4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ee6:	4b0c      	ldr	r3, [pc, #48]	; (8002f18 <HAL_RCC_OscConfig+0x2ac>)
 8002ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eee:	60bb      	str	r3, [r7, #8]
 8002ef0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ef6:	4b0b      	ldr	r3, [pc, #44]	; (8002f24 <HAL_RCC_OscConfig+0x2b8>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d121      	bne.n	8002f46 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f02:	4b08      	ldr	r3, [pc, #32]	; (8002f24 <HAL_RCC_OscConfig+0x2b8>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a07      	ldr	r2, [pc, #28]	; (8002f24 <HAL_RCC_OscConfig+0x2b8>)
 8002f08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f0e:	f7fe ff55 	bl	8001dbc <HAL_GetTick>
 8002f12:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f14:	e011      	b.n	8002f3a <HAL_RCC_OscConfig+0x2ce>
 8002f16:	bf00      	nop
 8002f18:	40023800 	.word	0x40023800
 8002f1c:	42470000 	.word	0x42470000
 8002f20:	42470e80 	.word	0x42470e80
 8002f24:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f28:	f7fe ff48 	bl	8001dbc <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e0fd      	b.n	8003136 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f3a:	4b81      	ldr	r3, [pc, #516]	; (8003140 <HAL_RCC_OscConfig+0x4d4>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d0f0      	beq.n	8002f28 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d106      	bne.n	8002f5c <HAL_RCC_OscConfig+0x2f0>
 8002f4e:	4b7d      	ldr	r3, [pc, #500]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 8002f50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f52:	4a7c      	ldr	r2, [pc, #496]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 8002f54:	f043 0301 	orr.w	r3, r3, #1
 8002f58:	6713      	str	r3, [r2, #112]	; 0x70
 8002f5a:	e01c      	b.n	8002f96 <HAL_RCC_OscConfig+0x32a>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	2b05      	cmp	r3, #5
 8002f62:	d10c      	bne.n	8002f7e <HAL_RCC_OscConfig+0x312>
 8002f64:	4b77      	ldr	r3, [pc, #476]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 8002f66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f68:	4a76      	ldr	r2, [pc, #472]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 8002f6a:	f043 0304 	orr.w	r3, r3, #4
 8002f6e:	6713      	str	r3, [r2, #112]	; 0x70
 8002f70:	4b74      	ldr	r3, [pc, #464]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 8002f72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f74:	4a73      	ldr	r2, [pc, #460]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 8002f76:	f043 0301 	orr.w	r3, r3, #1
 8002f7a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f7c:	e00b      	b.n	8002f96 <HAL_RCC_OscConfig+0x32a>
 8002f7e:	4b71      	ldr	r3, [pc, #452]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 8002f80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f82:	4a70      	ldr	r2, [pc, #448]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 8002f84:	f023 0301 	bic.w	r3, r3, #1
 8002f88:	6713      	str	r3, [r2, #112]	; 0x70
 8002f8a:	4b6e      	ldr	r3, [pc, #440]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 8002f8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f8e:	4a6d      	ldr	r2, [pc, #436]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 8002f90:	f023 0304 	bic.w	r3, r3, #4
 8002f94:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d015      	beq.n	8002fca <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f9e:	f7fe ff0d 	bl	8001dbc <HAL_GetTick>
 8002fa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fa4:	e00a      	b.n	8002fbc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fa6:	f7fe ff09 	bl	8001dbc <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d901      	bls.n	8002fbc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	e0bc      	b.n	8003136 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fbc:	4b61      	ldr	r3, [pc, #388]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 8002fbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc0:	f003 0302 	and.w	r3, r3, #2
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d0ee      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x33a>
 8002fc8:	e014      	b.n	8002ff4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fca:	f7fe fef7 	bl	8001dbc <HAL_GetTick>
 8002fce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fd0:	e00a      	b.n	8002fe8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fd2:	f7fe fef3 	bl	8001dbc <HAL_GetTick>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d901      	bls.n	8002fe8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	e0a6      	b.n	8003136 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fe8:	4b56      	ldr	r3, [pc, #344]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 8002fea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fec:	f003 0302 	and.w	r3, r3, #2
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d1ee      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ff4:	7dfb      	ldrb	r3, [r7, #23]
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d105      	bne.n	8003006 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ffa:	4b52      	ldr	r3, [pc, #328]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 8002ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffe:	4a51      	ldr	r2, [pc, #324]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 8003000:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003004:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	699b      	ldr	r3, [r3, #24]
 800300a:	2b00      	cmp	r3, #0
 800300c:	f000 8092 	beq.w	8003134 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003010:	4b4c      	ldr	r3, [pc, #304]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f003 030c 	and.w	r3, r3, #12
 8003018:	2b08      	cmp	r3, #8
 800301a:	d05c      	beq.n	80030d6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	699b      	ldr	r3, [r3, #24]
 8003020:	2b02      	cmp	r3, #2
 8003022:	d141      	bne.n	80030a8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003024:	4b48      	ldr	r3, [pc, #288]	; (8003148 <HAL_RCC_OscConfig+0x4dc>)
 8003026:	2200      	movs	r2, #0
 8003028:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800302a:	f7fe fec7 	bl	8001dbc <HAL_GetTick>
 800302e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003030:	e008      	b.n	8003044 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003032:	f7fe fec3 	bl	8001dbc <HAL_GetTick>
 8003036:	4602      	mov	r2, r0
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	2b02      	cmp	r3, #2
 800303e:	d901      	bls.n	8003044 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	e078      	b.n	8003136 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003044:	4b3f      	ldr	r3, [pc, #252]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d1f0      	bne.n	8003032 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	69da      	ldr	r2, [r3, #28]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a1b      	ldr	r3, [r3, #32]
 8003058:	431a      	orrs	r2, r3
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800305e:	019b      	lsls	r3, r3, #6
 8003060:	431a      	orrs	r2, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003066:	085b      	lsrs	r3, r3, #1
 8003068:	3b01      	subs	r3, #1
 800306a:	041b      	lsls	r3, r3, #16
 800306c:	431a      	orrs	r2, r3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003072:	061b      	lsls	r3, r3, #24
 8003074:	4933      	ldr	r1, [pc, #204]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 8003076:	4313      	orrs	r3, r2
 8003078:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800307a:	4b33      	ldr	r3, [pc, #204]	; (8003148 <HAL_RCC_OscConfig+0x4dc>)
 800307c:	2201      	movs	r2, #1
 800307e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003080:	f7fe fe9c 	bl	8001dbc <HAL_GetTick>
 8003084:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003086:	e008      	b.n	800309a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003088:	f7fe fe98 	bl	8001dbc <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	2b02      	cmp	r3, #2
 8003094:	d901      	bls.n	800309a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e04d      	b.n	8003136 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800309a:	4b2a      	ldr	r3, [pc, #168]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d0f0      	beq.n	8003088 <HAL_RCC_OscConfig+0x41c>
 80030a6:	e045      	b.n	8003134 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030a8:	4b27      	ldr	r3, [pc, #156]	; (8003148 <HAL_RCC_OscConfig+0x4dc>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ae:	f7fe fe85 	bl	8001dbc <HAL_GetTick>
 80030b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030b4:	e008      	b.n	80030c8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030b6:	f7fe fe81 	bl	8001dbc <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d901      	bls.n	80030c8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80030c4:	2303      	movs	r3, #3
 80030c6:	e036      	b.n	8003136 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030c8:	4b1e      	ldr	r3, [pc, #120]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d1f0      	bne.n	80030b6 <HAL_RCC_OscConfig+0x44a>
 80030d4:	e02e      	b.n	8003134 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	699b      	ldr	r3, [r3, #24]
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d101      	bne.n	80030e2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e029      	b.n	8003136 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80030e2:	4b18      	ldr	r3, [pc, #96]	; (8003144 <HAL_RCC_OscConfig+0x4d8>)
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	69db      	ldr	r3, [r3, #28]
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d11c      	bne.n	8003130 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003100:	429a      	cmp	r2, r3
 8003102:	d115      	bne.n	8003130 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003104:	68fa      	ldr	r2, [r7, #12]
 8003106:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800310a:	4013      	ands	r3, r2
 800310c:	687a      	ldr	r2, [r7, #4]
 800310e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003110:	4293      	cmp	r3, r2
 8003112:	d10d      	bne.n	8003130 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800311e:	429a      	cmp	r2, r3
 8003120:	d106      	bne.n	8003130 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800312c:	429a      	cmp	r2, r3
 800312e:	d001      	beq.n	8003134 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e000      	b.n	8003136 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003134:	2300      	movs	r3, #0
}
 8003136:	4618      	mov	r0, r3
 8003138:	3718      	adds	r7, #24
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	40007000 	.word	0x40007000
 8003144:	40023800 	.word	0x40023800
 8003148:	42470060 	.word	0x42470060

0800314c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d101      	bne.n	8003160 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e0cc      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003160:	4b68      	ldr	r3, [pc, #416]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 030f 	and.w	r3, r3, #15
 8003168:	683a      	ldr	r2, [r7, #0]
 800316a:	429a      	cmp	r2, r3
 800316c:	d90c      	bls.n	8003188 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800316e:	4b65      	ldr	r3, [pc, #404]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 8003170:	683a      	ldr	r2, [r7, #0]
 8003172:	b2d2      	uxtb	r2, r2
 8003174:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003176:	4b63      	ldr	r3, [pc, #396]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 030f 	and.w	r3, r3, #15
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	429a      	cmp	r2, r3
 8003182:	d001      	beq.n	8003188 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e0b8      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0302 	and.w	r3, r3, #2
 8003190:	2b00      	cmp	r3, #0
 8003192:	d020      	beq.n	80031d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0304 	and.w	r3, r3, #4
 800319c:	2b00      	cmp	r3, #0
 800319e:	d005      	beq.n	80031ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031a0:	4b59      	ldr	r3, [pc, #356]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	4a58      	ldr	r2, [pc, #352]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0308 	and.w	r3, r3, #8
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d005      	beq.n	80031c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031b8:	4b53      	ldr	r3, [pc, #332]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	4a52      	ldr	r2, [pc, #328]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031c4:	4b50      	ldr	r3, [pc, #320]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	494d      	ldr	r1, [pc, #308]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0301 	and.w	r3, r3, #1
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d044      	beq.n	800326c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d107      	bne.n	80031fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ea:	4b47      	ldr	r3, [pc, #284]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d119      	bne.n	800322a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e07f      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d003      	beq.n	800320a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003206:	2b03      	cmp	r3, #3
 8003208:	d107      	bne.n	800321a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800320a:	4b3f      	ldr	r3, [pc, #252]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d109      	bne.n	800322a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e06f      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800321a:	4b3b      	ldr	r3, [pc, #236]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d101      	bne.n	800322a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e067      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800322a:	4b37      	ldr	r3, [pc, #220]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f023 0203 	bic.w	r2, r3, #3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	4934      	ldr	r1, [pc, #208]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 8003238:	4313      	orrs	r3, r2
 800323a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800323c:	f7fe fdbe 	bl	8001dbc <HAL_GetTick>
 8003240:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003242:	e00a      	b.n	800325a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003244:	f7fe fdba 	bl	8001dbc <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003252:	4293      	cmp	r3, r2
 8003254:	d901      	bls.n	800325a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e04f      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800325a:	4b2b      	ldr	r3, [pc, #172]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f003 020c 	and.w	r2, r3, #12
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	429a      	cmp	r2, r3
 800326a:	d1eb      	bne.n	8003244 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800326c:	4b25      	ldr	r3, [pc, #148]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 030f 	and.w	r3, r3, #15
 8003274:	683a      	ldr	r2, [r7, #0]
 8003276:	429a      	cmp	r2, r3
 8003278:	d20c      	bcs.n	8003294 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800327a:	4b22      	ldr	r3, [pc, #136]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 800327c:	683a      	ldr	r2, [r7, #0]
 800327e:	b2d2      	uxtb	r2, r2
 8003280:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003282:	4b20      	ldr	r3, [pc, #128]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 030f 	and.w	r3, r3, #15
 800328a:	683a      	ldr	r2, [r7, #0]
 800328c:	429a      	cmp	r2, r3
 800328e:	d001      	beq.n	8003294 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e032      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0304 	and.w	r3, r3, #4
 800329c:	2b00      	cmp	r3, #0
 800329e:	d008      	beq.n	80032b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032a0:	4b19      	ldr	r3, [pc, #100]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	4916      	ldr	r1, [pc, #88]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80032ae:	4313      	orrs	r3, r2
 80032b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0308 	and.w	r3, r3, #8
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d009      	beq.n	80032d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032be:	4b12      	ldr	r3, [pc, #72]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	691b      	ldr	r3, [r3, #16]
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	490e      	ldr	r1, [pc, #56]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80032d2:	f000 f821 	bl	8003318 <HAL_RCC_GetSysClockFreq>
 80032d6:	4601      	mov	r1, r0
 80032d8:	4b0b      	ldr	r3, [pc, #44]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	091b      	lsrs	r3, r3, #4
 80032de:	f003 030f 	and.w	r3, r3, #15
 80032e2:	4a0a      	ldr	r2, [pc, #40]	; (800330c <HAL_RCC_ClockConfig+0x1c0>)
 80032e4:	5cd3      	ldrb	r3, [r2, r3]
 80032e6:	fa21 f303 	lsr.w	r3, r1, r3
 80032ea:	4a09      	ldr	r2, [pc, #36]	; (8003310 <HAL_RCC_ClockConfig+0x1c4>)
 80032ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80032ee:	4b09      	ldr	r3, [pc, #36]	; (8003314 <HAL_RCC_ClockConfig+0x1c8>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7fe fd1e 	bl	8001d34 <HAL_InitTick>

  return HAL_OK;
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3710      	adds	r7, #16
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	40023c00 	.word	0x40023c00
 8003308:	40023800 	.word	0x40023800
 800330c:	080071a0 	.word	0x080071a0
 8003310:	20000010 	.word	0x20000010
 8003314:	20000014 	.word	0x20000014

08003318 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800331a:	b085      	sub	sp, #20
 800331c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800331e:	2300      	movs	r3, #0
 8003320:	607b      	str	r3, [r7, #4]
 8003322:	2300      	movs	r3, #0
 8003324:	60fb      	str	r3, [r7, #12]
 8003326:	2300      	movs	r3, #0
 8003328:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800332a:	2300      	movs	r3, #0
 800332c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800332e:	4b63      	ldr	r3, [pc, #396]	; (80034bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	f003 030c 	and.w	r3, r3, #12
 8003336:	2b04      	cmp	r3, #4
 8003338:	d007      	beq.n	800334a <HAL_RCC_GetSysClockFreq+0x32>
 800333a:	2b08      	cmp	r3, #8
 800333c:	d008      	beq.n	8003350 <HAL_RCC_GetSysClockFreq+0x38>
 800333e:	2b00      	cmp	r3, #0
 8003340:	f040 80b4 	bne.w	80034ac <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003344:	4b5e      	ldr	r3, [pc, #376]	; (80034c0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003346:	60bb      	str	r3, [r7, #8]
       break;
 8003348:	e0b3      	b.n	80034b2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800334a:	4b5e      	ldr	r3, [pc, #376]	; (80034c4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800334c:	60bb      	str	r3, [r7, #8]
      break;
 800334e:	e0b0      	b.n	80034b2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003350:	4b5a      	ldr	r3, [pc, #360]	; (80034bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003358:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800335a:	4b58      	ldr	r3, [pc, #352]	; (80034bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d04a      	beq.n	80033fc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003366:	4b55      	ldr	r3, [pc, #340]	; (80034bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	099b      	lsrs	r3, r3, #6
 800336c:	f04f 0400 	mov.w	r4, #0
 8003370:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003374:	f04f 0200 	mov.w	r2, #0
 8003378:	ea03 0501 	and.w	r5, r3, r1
 800337c:	ea04 0602 	and.w	r6, r4, r2
 8003380:	4629      	mov	r1, r5
 8003382:	4632      	mov	r2, r6
 8003384:	f04f 0300 	mov.w	r3, #0
 8003388:	f04f 0400 	mov.w	r4, #0
 800338c:	0154      	lsls	r4, r2, #5
 800338e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003392:	014b      	lsls	r3, r1, #5
 8003394:	4619      	mov	r1, r3
 8003396:	4622      	mov	r2, r4
 8003398:	1b49      	subs	r1, r1, r5
 800339a:	eb62 0206 	sbc.w	r2, r2, r6
 800339e:	f04f 0300 	mov.w	r3, #0
 80033a2:	f04f 0400 	mov.w	r4, #0
 80033a6:	0194      	lsls	r4, r2, #6
 80033a8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80033ac:	018b      	lsls	r3, r1, #6
 80033ae:	1a5b      	subs	r3, r3, r1
 80033b0:	eb64 0402 	sbc.w	r4, r4, r2
 80033b4:	f04f 0100 	mov.w	r1, #0
 80033b8:	f04f 0200 	mov.w	r2, #0
 80033bc:	00e2      	lsls	r2, r4, #3
 80033be:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80033c2:	00d9      	lsls	r1, r3, #3
 80033c4:	460b      	mov	r3, r1
 80033c6:	4614      	mov	r4, r2
 80033c8:	195b      	adds	r3, r3, r5
 80033ca:	eb44 0406 	adc.w	r4, r4, r6
 80033ce:	f04f 0100 	mov.w	r1, #0
 80033d2:	f04f 0200 	mov.w	r2, #0
 80033d6:	0262      	lsls	r2, r4, #9
 80033d8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80033dc:	0259      	lsls	r1, r3, #9
 80033de:	460b      	mov	r3, r1
 80033e0:	4614      	mov	r4, r2
 80033e2:	4618      	mov	r0, r3
 80033e4:	4621      	mov	r1, r4
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f04f 0400 	mov.w	r4, #0
 80033ec:	461a      	mov	r2, r3
 80033ee:	4623      	mov	r3, r4
 80033f0:	f7fd fb8e 	bl	8000b10 <__aeabi_uldivmod>
 80033f4:	4603      	mov	r3, r0
 80033f6:	460c      	mov	r4, r1
 80033f8:	60fb      	str	r3, [r7, #12]
 80033fa:	e049      	b.n	8003490 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033fc:	4b2f      	ldr	r3, [pc, #188]	; (80034bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	099b      	lsrs	r3, r3, #6
 8003402:	f04f 0400 	mov.w	r4, #0
 8003406:	f240 11ff 	movw	r1, #511	; 0x1ff
 800340a:	f04f 0200 	mov.w	r2, #0
 800340e:	ea03 0501 	and.w	r5, r3, r1
 8003412:	ea04 0602 	and.w	r6, r4, r2
 8003416:	4629      	mov	r1, r5
 8003418:	4632      	mov	r2, r6
 800341a:	f04f 0300 	mov.w	r3, #0
 800341e:	f04f 0400 	mov.w	r4, #0
 8003422:	0154      	lsls	r4, r2, #5
 8003424:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003428:	014b      	lsls	r3, r1, #5
 800342a:	4619      	mov	r1, r3
 800342c:	4622      	mov	r2, r4
 800342e:	1b49      	subs	r1, r1, r5
 8003430:	eb62 0206 	sbc.w	r2, r2, r6
 8003434:	f04f 0300 	mov.w	r3, #0
 8003438:	f04f 0400 	mov.w	r4, #0
 800343c:	0194      	lsls	r4, r2, #6
 800343e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003442:	018b      	lsls	r3, r1, #6
 8003444:	1a5b      	subs	r3, r3, r1
 8003446:	eb64 0402 	sbc.w	r4, r4, r2
 800344a:	f04f 0100 	mov.w	r1, #0
 800344e:	f04f 0200 	mov.w	r2, #0
 8003452:	00e2      	lsls	r2, r4, #3
 8003454:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003458:	00d9      	lsls	r1, r3, #3
 800345a:	460b      	mov	r3, r1
 800345c:	4614      	mov	r4, r2
 800345e:	195b      	adds	r3, r3, r5
 8003460:	eb44 0406 	adc.w	r4, r4, r6
 8003464:	f04f 0100 	mov.w	r1, #0
 8003468:	f04f 0200 	mov.w	r2, #0
 800346c:	02a2      	lsls	r2, r4, #10
 800346e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003472:	0299      	lsls	r1, r3, #10
 8003474:	460b      	mov	r3, r1
 8003476:	4614      	mov	r4, r2
 8003478:	4618      	mov	r0, r3
 800347a:	4621      	mov	r1, r4
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	f04f 0400 	mov.w	r4, #0
 8003482:	461a      	mov	r2, r3
 8003484:	4623      	mov	r3, r4
 8003486:	f7fd fb43 	bl	8000b10 <__aeabi_uldivmod>
 800348a:	4603      	mov	r3, r0
 800348c:	460c      	mov	r4, r1
 800348e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003490:	4b0a      	ldr	r3, [pc, #40]	; (80034bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	0c1b      	lsrs	r3, r3, #16
 8003496:	f003 0303 	and.w	r3, r3, #3
 800349a:	3301      	adds	r3, #1
 800349c:	005b      	lsls	r3, r3, #1
 800349e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80034a8:	60bb      	str	r3, [r7, #8]
      break;
 80034aa:	e002      	b.n	80034b2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034ac:	4b04      	ldr	r3, [pc, #16]	; (80034c0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80034ae:	60bb      	str	r3, [r7, #8]
      break;
 80034b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034b2:	68bb      	ldr	r3, [r7, #8]
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3714      	adds	r7, #20
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034bc:	40023800 	.word	0x40023800
 80034c0:	00f42400 	.word	0x00f42400
 80034c4:	007a1200 	.word	0x007a1200

080034c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034cc:	4b03      	ldr	r3, [pc, #12]	; (80034dc <HAL_RCC_GetHCLKFreq+0x14>)
 80034ce:	681b      	ldr	r3, [r3, #0]
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	20000010 	.word	0x20000010

080034e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80034e4:	f7ff fff0 	bl	80034c8 <HAL_RCC_GetHCLKFreq>
 80034e8:	4601      	mov	r1, r0
 80034ea:	4b05      	ldr	r3, [pc, #20]	; (8003500 <HAL_RCC_GetPCLK1Freq+0x20>)
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	0a9b      	lsrs	r3, r3, #10
 80034f0:	f003 0307 	and.w	r3, r3, #7
 80034f4:	4a03      	ldr	r2, [pc, #12]	; (8003504 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034f6:	5cd3      	ldrb	r3, [r2, r3]
 80034f8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	40023800 	.word	0x40023800
 8003504:	080071b0 	.word	0x080071b0

08003508 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800350c:	f7ff ffdc 	bl	80034c8 <HAL_RCC_GetHCLKFreq>
 8003510:	4601      	mov	r1, r0
 8003512:	4b05      	ldr	r3, [pc, #20]	; (8003528 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	0b5b      	lsrs	r3, r3, #13
 8003518:	f003 0307 	and.w	r3, r3, #7
 800351c:	4a03      	ldr	r2, [pc, #12]	; (800352c <HAL_RCC_GetPCLK2Freq+0x24>)
 800351e:	5cd3      	ldrb	r3, [r2, r3]
 8003520:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003524:	4618      	mov	r0, r3
 8003526:	bd80      	pop	{r7, pc}
 8003528:	40023800 	.word	0x40023800
 800352c:	080071b0 	.word	0x080071b0

08003530 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b082      	sub	sp, #8
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d101      	bne.n	8003542 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e056      	b.n	80035f0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2200      	movs	r2, #0
 8003546:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800354e:	b2db      	uxtb	r3, r3
 8003550:	2b00      	cmp	r3, #0
 8003552:	d106      	bne.n	8003562 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f7fe f947 	bl	80017f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2202      	movs	r2, #2
 8003566:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003578:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685a      	ldr	r2, [r3, #4]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	431a      	orrs	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	431a      	orrs	r2, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	431a      	orrs	r2, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	695b      	ldr	r3, [r3, #20]
 8003594:	431a      	orrs	r2, r3
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	699b      	ldr	r3, [r3, #24]
 800359a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800359e:	431a      	orrs	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	69db      	ldr	r3, [r3, #28]
 80035a4:	431a      	orrs	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a1b      	ldr	r3, [r3, #32]
 80035aa:	ea42 0103 	orr.w	r1, r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	0c1b      	lsrs	r3, r3, #16
 80035c0:	f003 0104 	and.w	r1, r3, #4
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	430a      	orrs	r2, r1
 80035ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	69da      	ldr	r2, [r3, #28]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2200      	movs	r2, #0
 80035e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80035ee:	2300      	movs	r3, #0
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3708      	adds	r7, #8
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}

080035f8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b088      	sub	sp, #32
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	603b      	str	r3, [r7, #0]
 8003604:	4613      	mov	r3, r2
 8003606:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003608:	2300      	movs	r3, #0
 800360a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003612:	2b01      	cmp	r3, #1
 8003614:	d101      	bne.n	800361a <HAL_SPI_Transmit+0x22>
 8003616:	2302      	movs	r3, #2
 8003618:	e11e      	b.n	8003858 <HAL_SPI_Transmit+0x260>
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2201      	movs	r2, #1
 800361e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003622:	f7fe fbcb 	bl	8001dbc <HAL_GetTick>
 8003626:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003628:	88fb      	ldrh	r3, [r7, #6]
 800362a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003632:	b2db      	uxtb	r3, r3
 8003634:	2b01      	cmp	r3, #1
 8003636:	d002      	beq.n	800363e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003638:	2302      	movs	r3, #2
 800363a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800363c:	e103      	b.n	8003846 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d002      	beq.n	800364a <HAL_SPI_Transmit+0x52>
 8003644:	88fb      	ldrh	r3, [r7, #6]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d102      	bne.n	8003650 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800364e:	e0fa      	b.n	8003846 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2203      	movs	r2, #3
 8003654:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2200      	movs	r2, #0
 800365c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	68ba      	ldr	r2, [r7, #8]
 8003662:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	88fa      	ldrh	r2, [r7, #6]
 8003668:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	88fa      	ldrh	r2, [r7, #6]
 800366e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2200      	movs	r2, #0
 8003674:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2200      	movs	r2, #0
 800367a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2200      	movs	r2, #0
 8003686:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003696:	d107      	bne.n	80036a8 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80036a6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036b2:	2b40      	cmp	r3, #64	; 0x40
 80036b4:	d007      	beq.n	80036c6 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80036c4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036ce:	d14b      	bne.n	8003768 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d002      	beq.n	80036de <HAL_SPI_Transmit+0xe6>
 80036d8:	8afb      	ldrh	r3, [r7, #22]
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d13e      	bne.n	800375c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e2:	881a      	ldrh	r2, [r3, #0]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ee:	1c9a      	adds	r2, r3, #2
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	3b01      	subs	r3, #1
 80036fc:	b29a      	uxth	r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003702:	e02b      	b.n	800375c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	2b02      	cmp	r3, #2
 8003710:	d112      	bne.n	8003738 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003716:	881a      	ldrh	r2, [r3, #0]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003722:	1c9a      	adds	r2, r3, #2
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800372c:	b29b      	uxth	r3, r3
 800372e:	3b01      	subs	r3, #1
 8003730:	b29a      	uxth	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	86da      	strh	r2, [r3, #54]	; 0x36
 8003736:	e011      	b.n	800375c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003738:	f7fe fb40 	bl	8001dbc <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	69bb      	ldr	r3, [r7, #24]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	429a      	cmp	r2, r3
 8003746:	d803      	bhi.n	8003750 <HAL_SPI_Transmit+0x158>
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800374e:	d102      	bne.n	8003756 <HAL_SPI_Transmit+0x15e>
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d102      	bne.n	800375c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	77fb      	strb	r3, [r7, #31]
          goto error;
 800375a:	e074      	b.n	8003846 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003760:	b29b      	uxth	r3, r3
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1ce      	bne.n	8003704 <HAL_SPI_Transmit+0x10c>
 8003766:	e04c      	b.n	8003802 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d002      	beq.n	8003776 <HAL_SPI_Transmit+0x17e>
 8003770:	8afb      	ldrh	r3, [r7, #22]
 8003772:	2b01      	cmp	r3, #1
 8003774:	d140      	bne.n	80037f8 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	330c      	adds	r3, #12
 8003780:	7812      	ldrb	r2, [r2, #0]
 8003782:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003788:	1c5a      	adds	r2, r3, #1
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003792:	b29b      	uxth	r3, r3
 8003794:	3b01      	subs	r3, #1
 8003796:	b29a      	uxth	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800379c:	e02c      	b.n	80037f8 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f003 0302 	and.w	r3, r3, #2
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d113      	bne.n	80037d4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	330c      	adds	r3, #12
 80037b6:	7812      	ldrb	r2, [r2, #0]
 80037b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037be:	1c5a      	adds	r2, r3, #1
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	3b01      	subs	r3, #1
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	86da      	strh	r2, [r3, #54]	; 0x36
 80037d2:	e011      	b.n	80037f8 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037d4:	f7fe faf2 	bl	8001dbc <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	69bb      	ldr	r3, [r7, #24]
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	683a      	ldr	r2, [r7, #0]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d803      	bhi.n	80037ec <HAL_SPI_Transmit+0x1f4>
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ea:	d102      	bne.n	80037f2 <HAL_SPI_Transmit+0x1fa>
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d102      	bne.n	80037f8 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80037f6:	e026      	b.n	8003846 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d1cd      	bne.n	800379e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003802:	69ba      	ldr	r2, [r7, #24]
 8003804:	6839      	ldr	r1, [r7, #0]
 8003806:	68f8      	ldr	r0, [r7, #12]
 8003808:	f000 f894 	bl	8003934 <SPI_EndRxTxTransaction>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d002      	beq.n	8003818 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2220      	movs	r2, #32
 8003816:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d10a      	bne.n	8003836 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003820:	2300      	movs	r3, #0
 8003822:	613b      	str	r3, [r7, #16]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	613b      	str	r3, [r7, #16]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	613b      	str	r3, [r7, #16]
 8003834:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800383a:	2b00      	cmp	r3, #0
 800383c:	d002      	beq.n	8003844 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	77fb      	strb	r3, [r7, #31]
 8003842:	e000      	b.n	8003846 <HAL_SPI_Transmit+0x24e>
  }

error:
 8003844:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2201      	movs	r2, #1
 800384a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2200      	movs	r2, #0
 8003852:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003856:	7ffb      	ldrb	r3, [r7, #31]
}
 8003858:	4618      	mov	r0, r3
 800385a:	3720      	adds	r7, #32
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	603b      	str	r3, [r7, #0]
 800386c:	4613      	mov	r3, r2
 800386e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003870:	e04c      	b.n	800390c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003878:	d048      	beq.n	800390c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800387a:	f7fe fa9f 	bl	8001dbc <HAL_GetTick>
 800387e:	4602      	mov	r2, r0
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	1ad3      	subs	r3, r2, r3
 8003884:	683a      	ldr	r2, [r7, #0]
 8003886:	429a      	cmp	r2, r3
 8003888:	d902      	bls.n	8003890 <SPI_WaitFlagStateUntilTimeout+0x30>
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d13d      	bne.n	800390c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	685a      	ldr	r2, [r3, #4]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800389e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038a8:	d111      	bne.n	80038ce <SPI_WaitFlagStateUntilTimeout+0x6e>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038b2:	d004      	beq.n	80038be <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038bc:	d107      	bne.n	80038ce <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038cc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038d6:	d10f      	bne.n	80038f8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80038e6:	601a      	str	r2, [r3, #0]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038f6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2200      	movs	r2, #0
 8003904:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003908:	2303      	movs	r3, #3
 800390a:	e00f      	b.n	800392c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	689a      	ldr	r2, [r3, #8]
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	4013      	ands	r3, r2
 8003916:	68ba      	ldr	r2, [r7, #8]
 8003918:	429a      	cmp	r2, r3
 800391a:	bf0c      	ite	eq
 800391c:	2301      	moveq	r3, #1
 800391e:	2300      	movne	r3, #0
 8003920:	b2db      	uxtb	r3, r3
 8003922:	461a      	mov	r2, r3
 8003924:	79fb      	ldrb	r3, [r7, #7]
 8003926:	429a      	cmp	r2, r3
 8003928:	d1a3      	bne.n	8003872 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800392a:	2300      	movs	r3, #0
}
 800392c:	4618      	mov	r0, r3
 800392e:	3710      	adds	r7, #16
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}

08003934 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b088      	sub	sp, #32
 8003938:	af02      	add	r7, sp, #8
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003940:	4b1b      	ldr	r3, [pc, #108]	; (80039b0 <SPI_EndRxTxTransaction+0x7c>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a1b      	ldr	r2, [pc, #108]	; (80039b4 <SPI_EndRxTxTransaction+0x80>)
 8003946:	fba2 2303 	umull	r2, r3, r2, r3
 800394a:	0d5b      	lsrs	r3, r3, #21
 800394c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003950:	fb02 f303 	mul.w	r3, r2, r3
 8003954:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800395e:	d112      	bne.n	8003986 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	9300      	str	r3, [sp, #0]
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	2200      	movs	r2, #0
 8003968:	2180      	movs	r1, #128	; 0x80
 800396a:	68f8      	ldr	r0, [r7, #12]
 800396c:	f7ff ff78 	bl	8003860 <SPI_WaitFlagStateUntilTimeout>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d016      	beq.n	80039a4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800397a:	f043 0220 	orr.w	r2, r3, #32
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e00f      	b.n	80039a6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d00a      	beq.n	80039a2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	3b01      	subs	r3, #1
 8003990:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800399c:	2b80      	cmp	r3, #128	; 0x80
 800399e:	d0f2      	beq.n	8003986 <SPI_EndRxTxTransaction+0x52>
 80039a0:	e000      	b.n	80039a4 <SPI_EndRxTxTransaction+0x70>
        break;
 80039a2:	bf00      	nop
  }

  return HAL_OK;
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3718      	adds	r7, #24
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	20000010 	.word	0x20000010
 80039b4:	165e9f81 	.word	0x165e9f81

080039b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e03f      	b.n	8003a4a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d106      	bne.n	80039e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f7fd ff4e 	bl	8001880 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2224      	movs	r2, #36	; 0x24
 80039e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	68da      	ldr	r2, [r3, #12]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f000 f829 	bl	8003a54 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	691a      	ldr	r2, [r3, #16]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	695a      	ldr	r2, [r3, #20]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	68da      	ldr	r2, [r3, #12]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2220      	movs	r2, #32
 8003a3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2220      	movs	r2, #32
 8003a44:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3708      	adds	r7, #8
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
	...

08003a54 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a58:	b085      	sub	sp, #20
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	691b      	ldr	r3, [r3, #16]
 8003a64:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	68da      	ldr	r2, [r3, #12]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	430a      	orrs	r2, r1
 8003a72:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689a      	ldr	r2, [r3, #8]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	691b      	ldr	r3, [r3, #16]
 8003a7c:	431a      	orrs	r2, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	695b      	ldr	r3, [r3, #20]
 8003a82:	431a      	orrs	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	69db      	ldr	r3, [r3, #28]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003a96:	f023 030c 	bic.w	r3, r3, #12
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	6812      	ldr	r2, [r2, #0]
 8003a9e:	68f9      	ldr	r1, [r7, #12]
 8003aa0:	430b      	orrs	r3, r1
 8003aa2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	695b      	ldr	r3, [r3, #20]
 8003aaa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	699a      	ldr	r2, [r3, #24]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	69db      	ldr	r3, [r3, #28]
 8003abe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ac2:	f040 818b 	bne.w	8003ddc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4ac1      	ldr	r2, [pc, #772]	; (8003dd0 <UART_SetConfig+0x37c>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d005      	beq.n	8003adc <UART_SetConfig+0x88>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4abf      	ldr	r2, [pc, #764]	; (8003dd4 <UART_SetConfig+0x380>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	f040 80bd 	bne.w	8003c56 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003adc:	f7ff fd14 	bl	8003508 <HAL_RCC_GetPCLK2Freq>
 8003ae0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	461d      	mov	r5, r3
 8003ae6:	f04f 0600 	mov.w	r6, #0
 8003aea:	46a8      	mov	r8, r5
 8003aec:	46b1      	mov	r9, r6
 8003aee:	eb18 0308 	adds.w	r3, r8, r8
 8003af2:	eb49 0409 	adc.w	r4, r9, r9
 8003af6:	4698      	mov	r8, r3
 8003af8:	46a1      	mov	r9, r4
 8003afa:	eb18 0805 	adds.w	r8, r8, r5
 8003afe:	eb49 0906 	adc.w	r9, r9, r6
 8003b02:	f04f 0100 	mov.w	r1, #0
 8003b06:	f04f 0200 	mov.w	r2, #0
 8003b0a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003b0e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003b12:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003b16:	4688      	mov	r8, r1
 8003b18:	4691      	mov	r9, r2
 8003b1a:	eb18 0005 	adds.w	r0, r8, r5
 8003b1e:	eb49 0106 	adc.w	r1, r9, r6
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	461d      	mov	r5, r3
 8003b28:	f04f 0600 	mov.w	r6, #0
 8003b2c:	196b      	adds	r3, r5, r5
 8003b2e:	eb46 0406 	adc.w	r4, r6, r6
 8003b32:	461a      	mov	r2, r3
 8003b34:	4623      	mov	r3, r4
 8003b36:	f7fc ffeb 	bl	8000b10 <__aeabi_uldivmod>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	460c      	mov	r4, r1
 8003b3e:	461a      	mov	r2, r3
 8003b40:	4ba5      	ldr	r3, [pc, #660]	; (8003dd8 <UART_SetConfig+0x384>)
 8003b42:	fba3 2302 	umull	r2, r3, r3, r2
 8003b46:	095b      	lsrs	r3, r3, #5
 8003b48:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	461d      	mov	r5, r3
 8003b50:	f04f 0600 	mov.w	r6, #0
 8003b54:	46a9      	mov	r9, r5
 8003b56:	46b2      	mov	sl, r6
 8003b58:	eb19 0309 	adds.w	r3, r9, r9
 8003b5c:	eb4a 040a 	adc.w	r4, sl, sl
 8003b60:	4699      	mov	r9, r3
 8003b62:	46a2      	mov	sl, r4
 8003b64:	eb19 0905 	adds.w	r9, r9, r5
 8003b68:	eb4a 0a06 	adc.w	sl, sl, r6
 8003b6c:	f04f 0100 	mov.w	r1, #0
 8003b70:	f04f 0200 	mov.w	r2, #0
 8003b74:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003b78:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003b7c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003b80:	4689      	mov	r9, r1
 8003b82:	4692      	mov	sl, r2
 8003b84:	eb19 0005 	adds.w	r0, r9, r5
 8003b88:	eb4a 0106 	adc.w	r1, sl, r6
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	461d      	mov	r5, r3
 8003b92:	f04f 0600 	mov.w	r6, #0
 8003b96:	196b      	adds	r3, r5, r5
 8003b98:	eb46 0406 	adc.w	r4, r6, r6
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	4623      	mov	r3, r4
 8003ba0:	f7fc ffb6 	bl	8000b10 <__aeabi_uldivmod>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	460c      	mov	r4, r1
 8003ba8:	461a      	mov	r2, r3
 8003baa:	4b8b      	ldr	r3, [pc, #556]	; (8003dd8 <UART_SetConfig+0x384>)
 8003bac:	fba3 1302 	umull	r1, r3, r3, r2
 8003bb0:	095b      	lsrs	r3, r3, #5
 8003bb2:	2164      	movs	r1, #100	; 0x64
 8003bb4:	fb01 f303 	mul.w	r3, r1, r3
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	00db      	lsls	r3, r3, #3
 8003bbc:	3332      	adds	r3, #50	; 0x32
 8003bbe:	4a86      	ldr	r2, [pc, #536]	; (8003dd8 <UART_SetConfig+0x384>)
 8003bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc4:	095b      	lsrs	r3, r3, #5
 8003bc6:	005b      	lsls	r3, r3, #1
 8003bc8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003bcc:	4498      	add	r8, r3
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	461d      	mov	r5, r3
 8003bd2:	f04f 0600 	mov.w	r6, #0
 8003bd6:	46a9      	mov	r9, r5
 8003bd8:	46b2      	mov	sl, r6
 8003bda:	eb19 0309 	adds.w	r3, r9, r9
 8003bde:	eb4a 040a 	adc.w	r4, sl, sl
 8003be2:	4699      	mov	r9, r3
 8003be4:	46a2      	mov	sl, r4
 8003be6:	eb19 0905 	adds.w	r9, r9, r5
 8003bea:	eb4a 0a06 	adc.w	sl, sl, r6
 8003bee:	f04f 0100 	mov.w	r1, #0
 8003bf2:	f04f 0200 	mov.w	r2, #0
 8003bf6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003bfa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003bfe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003c02:	4689      	mov	r9, r1
 8003c04:	4692      	mov	sl, r2
 8003c06:	eb19 0005 	adds.w	r0, r9, r5
 8003c0a:	eb4a 0106 	adc.w	r1, sl, r6
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	461d      	mov	r5, r3
 8003c14:	f04f 0600 	mov.w	r6, #0
 8003c18:	196b      	adds	r3, r5, r5
 8003c1a:	eb46 0406 	adc.w	r4, r6, r6
 8003c1e:	461a      	mov	r2, r3
 8003c20:	4623      	mov	r3, r4
 8003c22:	f7fc ff75 	bl	8000b10 <__aeabi_uldivmod>
 8003c26:	4603      	mov	r3, r0
 8003c28:	460c      	mov	r4, r1
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	4b6a      	ldr	r3, [pc, #424]	; (8003dd8 <UART_SetConfig+0x384>)
 8003c2e:	fba3 1302 	umull	r1, r3, r3, r2
 8003c32:	095b      	lsrs	r3, r3, #5
 8003c34:	2164      	movs	r1, #100	; 0x64
 8003c36:	fb01 f303 	mul.w	r3, r1, r3
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	00db      	lsls	r3, r3, #3
 8003c3e:	3332      	adds	r3, #50	; 0x32
 8003c40:	4a65      	ldr	r2, [pc, #404]	; (8003dd8 <UART_SetConfig+0x384>)
 8003c42:	fba2 2303 	umull	r2, r3, r2, r3
 8003c46:	095b      	lsrs	r3, r3, #5
 8003c48:	f003 0207 	and.w	r2, r3, #7
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4442      	add	r2, r8
 8003c52:	609a      	str	r2, [r3, #8]
 8003c54:	e26f      	b.n	8004136 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003c56:	f7ff fc43 	bl	80034e0 <HAL_RCC_GetPCLK1Freq>
 8003c5a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	461d      	mov	r5, r3
 8003c60:	f04f 0600 	mov.w	r6, #0
 8003c64:	46a8      	mov	r8, r5
 8003c66:	46b1      	mov	r9, r6
 8003c68:	eb18 0308 	adds.w	r3, r8, r8
 8003c6c:	eb49 0409 	adc.w	r4, r9, r9
 8003c70:	4698      	mov	r8, r3
 8003c72:	46a1      	mov	r9, r4
 8003c74:	eb18 0805 	adds.w	r8, r8, r5
 8003c78:	eb49 0906 	adc.w	r9, r9, r6
 8003c7c:	f04f 0100 	mov.w	r1, #0
 8003c80:	f04f 0200 	mov.w	r2, #0
 8003c84:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003c88:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003c8c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003c90:	4688      	mov	r8, r1
 8003c92:	4691      	mov	r9, r2
 8003c94:	eb18 0005 	adds.w	r0, r8, r5
 8003c98:	eb49 0106 	adc.w	r1, r9, r6
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	461d      	mov	r5, r3
 8003ca2:	f04f 0600 	mov.w	r6, #0
 8003ca6:	196b      	adds	r3, r5, r5
 8003ca8:	eb46 0406 	adc.w	r4, r6, r6
 8003cac:	461a      	mov	r2, r3
 8003cae:	4623      	mov	r3, r4
 8003cb0:	f7fc ff2e 	bl	8000b10 <__aeabi_uldivmod>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	460c      	mov	r4, r1
 8003cb8:	461a      	mov	r2, r3
 8003cba:	4b47      	ldr	r3, [pc, #284]	; (8003dd8 <UART_SetConfig+0x384>)
 8003cbc:	fba3 2302 	umull	r2, r3, r3, r2
 8003cc0:	095b      	lsrs	r3, r3, #5
 8003cc2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	461d      	mov	r5, r3
 8003cca:	f04f 0600 	mov.w	r6, #0
 8003cce:	46a9      	mov	r9, r5
 8003cd0:	46b2      	mov	sl, r6
 8003cd2:	eb19 0309 	adds.w	r3, r9, r9
 8003cd6:	eb4a 040a 	adc.w	r4, sl, sl
 8003cda:	4699      	mov	r9, r3
 8003cdc:	46a2      	mov	sl, r4
 8003cde:	eb19 0905 	adds.w	r9, r9, r5
 8003ce2:	eb4a 0a06 	adc.w	sl, sl, r6
 8003ce6:	f04f 0100 	mov.w	r1, #0
 8003cea:	f04f 0200 	mov.w	r2, #0
 8003cee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003cf2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003cf6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003cfa:	4689      	mov	r9, r1
 8003cfc:	4692      	mov	sl, r2
 8003cfe:	eb19 0005 	adds.w	r0, r9, r5
 8003d02:	eb4a 0106 	adc.w	r1, sl, r6
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	461d      	mov	r5, r3
 8003d0c:	f04f 0600 	mov.w	r6, #0
 8003d10:	196b      	adds	r3, r5, r5
 8003d12:	eb46 0406 	adc.w	r4, r6, r6
 8003d16:	461a      	mov	r2, r3
 8003d18:	4623      	mov	r3, r4
 8003d1a:	f7fc fef9 	bl	8000b10 <__aeabi_uldivmod>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	460c      	mov	r4, r1
 8003d22:	461a      	mov	r2, r3
 8003d24:	4b2c      	ldr	r3, [pc, #176]	; (8003dd8 <UART_SetConfig+0x384>)
 8003d26:	fba3 1302 	umull	r1, r3, r3, r2
 8003d2a:	095b      	lsrs	r3, r3, #5
 8003d2c:	2164      	movs	r1, #100	; 0x64
 8003d2e:	fb01 f303 	mul.w	r3, r1, r3
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	00db      	lsls	r3, r3, #3
 8003d36:	3332      	adds	r3, #50	; 0x32
 8003d38:	4a27      	ldr	r2, [pc, #156]	; (8003dd8 <UART_SetConfig+0x384>)
 8003d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d3e:	095b      	lsrs	r3, r3, #5
 8003d40:	005b      	lsls	r3, r3, #1
 8003d42:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003d46:	4498      	add	r8, r3
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	461d      	mov	r5, r3
 8003d4c:	f04f 0600 	mov.w	r6, #0
 8003d50:	46a9      	mov	r9, r5
 8003d52:	46b2      	mov	sl, r6
 8003d54:	eb19 0309 	adds.w	r3, r9, r9
 8003d58:	eb4a 040a 	adc.w	r4, sl, sl
 8003d5c:	4699      	mov	r9, r3
 8003d5e:	46a2      	mov	sl, r4
 8003d60:	eb19 0905 	adds.w	r9, r9, r5
 8003d64:	eb4a 0a06 	adc.w	sl, sl, r6
 8003d68:	f04f 0100 	mov.w	r1, #0
 8003d6c:	f04f 0200 	mov.w	r2, #0
 8003d70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d74:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003d78:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003d7c:	4689      	mov	r9, r1
 8003d7e:	4692      	mov	sl, r2
 8003d80:	eb19 0005 	adds.w	r0, r9, r5
 8003d84:	eb4a 0106 	adc.w	r1, sl, r6
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	461d      	mov	r5, r3
 8003d8e:	f04f 0600 	mov.w	r6, #0
 8003d92:	196b      	adds	r3, r5, r5
 8003d94:	eb46 0406 	adc.w	r4, r6, r6
 8003d98:	461a      	mov	r2, r3
 8003d9a:	4623      	mov	r3, r4
 8003d9c:	f7fc feb8 	bl	8000b10 <__aeabi_uldivmod>
 8003da0:	4603      	mov	r3, r0
 8003da2:	460c      	mov	r4, r1
 8003da4:	461a      	mov	r2, r3
 8003da6:	4b0c      	ldr	r3, [pc, #48]	; (8003dd8 <UART_SetConfig+0x384>)
 8003da8:	fba3 1302 	umull	r1, r3, r3, r2
 8003dac:	095b      	lsrs	r3, r3, #5
 8003dae:	2164      	movs	r1, #100	; 0x64
 8003db0:	fb01 f303 	mul.w	r3, r1, r3
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	00db      	lsls	r3, r3, #3
 8003db8:	3332      	adds	r3, #50	; 0x32
 8003dba:	4a07      	ldr	r2, [pc, #28]	; (8003dd8 <UART_SetConfig+0x384>)
 8003dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc0:	095b      	lsrs	r3, r3, #5
 8003dc2:	f003 0207 	and.w	r2, r3, #7
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4442      	add	r2, r8
 8003dcc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8003dce:	e1b2      	b.n	8004136 <UART_SetConfig+0x6e2>
 8003dd0:	40011000 	.word	0x40011000
 8003dd4:	40011400 	.word	0x40011400
 8003dd8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4ad7      	ldr	r2, [pc, #860]	; (8004140 <UART_SetConfig+0x6ec>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d005      	beq.n	8003df2 <UART_SetConfig+0x39e>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4ad6      	ldr	r2, [pc, #856]	; (8004144 <UART_SetConfig+0x6f0>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	f040 80d1 	bne.w	8003f94 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003df2:	f7ff fb89 	bl	8003508 <HAL_RCC_GetPCLK2Freq>
 8003df6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	469a      	mov	sl, r3
 8003dfc:	f04f 0b00 	mov.w	fp, #0
 8003e00:	46d0      	mov	r8, sl
 8003e02:	46d9      	mov	r9, fp
 8003e04:	eb18 0308 	adds.w	r3, r8, r8
 8003e08:	eb49 0409 	adc.w	r4, r9, r9
 8003e0c:	4698      	mov	r8, r3
 8003e0e:	46a1      	mov	r9, r4
 8003e10:	eb18 080a 	adds.w	r8, r8, sl
 8003e14:	eb49 090b 	adc.w	r9, r9, fp
 8003e18:	f04f 0100 	mov.w	r1, #0
 8003e1c:	f04f 0200 	mov.w	r2, #0
 8003e20:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003e24:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003e28:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003e2c:	4688      	mov	r8, r1
 8003e2e:	4691      	mov	r9, r2
 8003e30:	eb1a 0508 	adds.w	r5, sl, r8
 8003e34:	eb4b 0609 	adc.w	r6, fp, r9
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	f04f 0200 	mov.w	r2, #0
 8003e42:	f04f 0300 	mov.w	r3, #0
 8003e46:	f04f 0400 	mov.w	r4, #0
 8003e4a:	0094      	lsls	r4, r2, #2
 8003e4c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003e50:	008b      	lsls	r3, r1, #2
 8003e52:	461a      	mov	r2, r3
 8003e54:	4623      	mov	r3, r4
 8003e56:	4628      	mov	r0, r5
 8003e58:	4631      	mov	r1, r6
 8003e5a:	f7fc fe59 	bl	8000b10 <__aeabi_uldivmod>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	460c      	mov	r4, r1
 8003e62:	461a      	mov	r2, r3
 8003e64:	4bb8      	ldr	r3, [pc, #736]	; (8004148 <UART_SetConfig+0x6f4>)
 8003e66:	fba3 2302 	umull	r2, r3, r3, r2
 8003e6a:	095b      	lsrs	r3, r3, #5
 8003e6c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	469b      	mov	fp, r3
 8003e74:	f04f 0c00 	mov.w	ip, #0
 8003e78:	46d9      	mov	r9, fp
 8003e7a:	46e2      	mov	sl, ip
 8003e7c:	eb19 0309 	adds.w	r3, r9, r9
 8003e80:	eb4a 040a 	adc.w	r4, sl, sl
 8003e84:	4699      	mov	r9, r3
 8003e86:	46a2      	mov	sl, r4
 8003e88:	eb19 090b 	adds.w	r9, r9, fp
 8003e8c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003e90:	f04f 0100 	mov.w	r1, #0
 8003e94:	f04f 0200 	mov.w	r2, #0
 8003e98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e9c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003ea0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003ea4:	4689      	mov	r9, r1
 8003ea6:	4692      	mov	sl, r2
 8003ea8:	eb1b 0509 	adds.w	r5, fp, r9
 8003eac:	eb4c 060a 	adc.w	r6, ip, sl
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	f04f 0200 	mov.w	r2, #0
 8003eba:	f04f 0300 	mov.w	r3, #0
 8003ebe:	f04f 0400 	mov.w	r4, #0
 8003ec2:	0094      	lsls	r4, r2, #2
 8003ec4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003ec8:	008b      	lsls	r3, r1, #2
 8003eca:	461a      	mov	r2, r3
 8003ecc:	4623      	mov	r3, r4
 8003ece:	4628      	mov	r0, r5
 8003ed0:	4631      	mov	r1, r6
 8003ed2:	f7fc fe1d 	bl	8000b10 <__aeabi_uldivmod>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	460c      	mov	r4, r1
 8003eda:	461a      	mov	r2, r3
 8003edc:	4b9a      	ldr	r3, [pc, #616]	; (8004148 <UART_SetConfig+0x6f4>)
 8003ede:	fba3 1302 	umull	r1, r3, r3, r2
 8003ee2:	095b      	lsrs	r3, r3, #5
 8003ee4:	2164      	movs	r1, #100	; 0x64
 8003ee6:	fb01 f303 	mul.w	r3, r1, r3
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	011b      	lsls	r3, r3, #4
 8003eee:	3332      	adds	r3, #50	; 0x32
 8003ef0:	4a95      	ldr	r2, [pc, #596]	; (8004148 <UART_SetConfig+0x6f4>)
 8003ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ef6:	095b      	lsrs	r3, r3, #5
 8003ef8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003efc:	4498      	add	r8, r3
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	469b      	mov	fp, r3
 8003f02:	f04f 0c00 	mov.w	ip, #0
 8003f06:	46d9      	mov	r9, fp
 8003f08:	46e2      	mov	sl, ip
 8003f0a:	eb19 0309 	adds.w	r3, r9, r9
 8003f0e:	eb4a 040a 	adc.w	r4, sl, sl
 8003f12:	4699      	mov	r9, r3
 8003f14:	46a2      	mov	sl, r4
 8003f16:	eb19 090b 	adds.w	r9, r9, fp
 8003f1a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003f1e:	f04f 0100 	mov.w	r1, #0
 8003f22:	f04f 0200 	mov.w	r2, #0
 8003f26:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f2a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003f2e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003f32:	4689      	mov	r9, r1
 8003f34:	4692      	mov	sl, r2
 8003f36:	eb1b 0509 	adds.w	r5, fp, r9
 8003f3a:	eb4c 060a 	adc.w	r6, ip, sl
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	4619      	mov	r1, r3
 8003f44:	f04f 0200 	mov.w	r2, #0
 8003f48:	f04f 0300 	mov.w	r3, #0
 8003f4c:	f04f 0400 	mov.w	r4, #0
 8003f50:	0094      	lsls	r4, r2, #2
 8003f52:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003f56:	008b      	lsls	r3, r1, #2
 8003f58:	461a      	mov	r2, r3
 8003f5a:	4623      	mov	r3, r4
 8003f5c:	4628      	mov	r0, r5
 8003f5e:	4631      	mov	r1, r6
 8003f60:	f7fc fdd6 	bl	8000b10 <__aeabi_uldivmod>
 8003f64:	4603      	mov	r3, r0
 8003f66:	460c      	mov	r4, r1
 8003f68:	461a      	mov	r2, r3
 8003f6a:	4b77      	ldr	r3, [pc, #476]	; (8004148 <UART_SetConfig+0x6f4>)
 8003f6c:	fba3 1302 	umull	r1, r3, r3, r2
 8003f70:	095b      	lsrs	r3, r3, #5
 8003f72:	2164      	movs	r1, #100	; 0x64
 8003f74:	fb01 f303 	mul.w	r3, r1, r3
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	011b      	lsls	r3, r3, #4
 8003f7c:	3332      	adds	r3, #50	; 0x32
 8003f7e:	4a72      	ldr	r2, [pc, #456]	; (8004148 <UART_SetConfig+0x6f4>)
 8003f80:	fba2 2303 	umull	r2, r3, r2, r3
 8003f84:	095b      	lsrs	r3, r3, #5
 8003f86:	f003 020f 	and.w	r2, r3, #15
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4442      	add	r2, r8
 8003f90:	609a      	str	r2, [r3, #8]
 8003f92:	e0d0      	b.n	8004136 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f94:	f7ff faa4 	bl	80034e0 <HAL_RCC_GetPCLK1Freq>
 8003f98:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	469a      	mov	sl, r3
 8003f9e:	f04f 0b00 	mov.w	fp, #0
 8003fa2:	46d0      	mov	r8, sl
 8003fa4:	46d9      	mov	r9, fp
 8003fa6:	eb18 0308 	adds.w	r3, r8, r8
 8003faa:	eb49 0409 	adc.w	r4, r9, r9
 8003fae:	4698      	mov	r8, r3
 8003fb0:	46a1      	mov	r9, r4
 8003fb2:	eb18 080a 	adds.w	r8, r8, sl
 8003fb6:	eb49 090b 	adc.w	r9, r9, fp
 8003fba:	f04f 0100 	mov.w	r1, #0
 8003fbe:	f04f 0200 	mov.w	r2, #0
 8003fc2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003fc6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003fca:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003fce:	4688      	mov	r8, r1
 8003fd0:	4691      	mov	r9, r2
 8003fd2:	eb1a 0508 	adds.w	r5, sl, r8
 8003fd6:	eb4b 0609 	adc.w	r6, fp, r9
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	4619      	mov	r1, r3
 8003fe0:	f04f 0200 	mov.w	r2, #0
 8003fe4:	f04f 0300 	mov.w	r3, #0
 8003fe8:	f04f 0400 	mov.w	r4, #0
 8003fec:	0094      	lsls	r4, r2, #2
 8003fee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003ff2:	008b      	lsls	r3, r1, #2
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	4623      	mov	r3, r4
 8003ff8:	4628      	mov	r0, r5
 8003ffa:	4631      	mov	r1, r6
 8003ffc:	f7fc fd88 	bl	8000b10 <__aeabi_uldivmod>
 8004000:	4603      	mov	r3, r0
 8004002:	460c      	mov	r4, r1
 8004004:	461a      	mov	r2, r3
 8004006:	4b50      	ldr	r3, [pc, #320]	; (8004148 <UART_SetConfig+0x6f4>)
 8004008:	fba3 2302 	umull	r2, r3, r3, r2
 800400c:	095b      	lsrs	r3, r3, #5
 800400e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	469b      	mov	fp, r3
 8004016:	f04f 0c00 	mov.w	ip, #0
 800401a:	46d9      	mov	r9, fp
 800401c:	46e2      	mov	sl, ip
 800401e:	eb19 0309 	adds.w	r3, r9, r9
 8004022:	eb4a 040a 	adc.w	r4, sl, sl
 8004026:	4699      	mov	r9, r3
 8004028:	46a2      	mov	sl, r4
 800402a:	eb19 090b 	adds.w	r9, r9, fp
 800402e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004032:	f04f 0100 	mov.w	r1, #0
 8004036:	f04f 0200 	mov.w	r2, #0
 800403a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800403e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004042:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004046:	4689      	mov	r9, r1
 8004048:	4692      	mov	sl, r2
 800404a:	eb1b 0509 	adds.w	r5, fp, r9
 800404e:	eb4c 060a 	adc.w	r6, ip, sl
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	4619      	mov	r1, r3
 8004058:	f04f 0200 	mov.w	r2, #0
 800405c:	f04f 0300 	mov.w	r3, #0
 8004060:	f04f 0400 	mov.w	r4, #0
 8004064:	0094      	lsls	r4, r2, #2
 8004066:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800406a:	008b      	lsls	r3, r1, #2
 800406c:	461a      	mov	r2, r3
 800406e:	4623      	mov	r3, r4
 8004070:	4628      	mov	r0, r5
 8004072:	4631      	mov	r1, r6
 8004074:	f7fc fd4c 	bl	8000b10 <__aeabi_uldivmod>
 8004078:	4603      	mov	r3, r0
 800407a:	460c      	mov	r4, r1
 800407c:	461a      	mov	r2, r3
 800407e:	4b32      	ldr	r3, [pc, #200]	; (8004148 <UART_SetConfig+0x6f4>)
 8004080:	fba3 1302 	umull	r1, r3, r3, r2
 8004084:	095b      	lsrs	r3, r3, #5
 8004086:	2164      	movs	r1, #100	; 0x64
 8004088:	fb01 f303 	mul.w	r3, r1, r3
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	011b      	lsls	r3, r3, #4
 8004090:	3332      	adds	r3, #50	; 0x32
 8004092:	4a2d      	ldr	r2, [pc, #180]	; (8004148 <UART_SetConfig+0x6f4>)
 8004094:	fba2 2303 	umull	r2, r3, r2, r3
 8004098:	095b      	lsrs	r3, r3, #5
 800409a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800409e:	4498      	add	r8, r3
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	469b      	mov	fp, r3
 80040a4:	f04f 0c00 	mov.w	ip, #0
 80040a8:	46d9      	mov	r9, fp
 80040aa:	46e2      	mov	sl, ip
 80040ac:	eb19 0309 	adds.w	r3, r9, r9
 80040b0:	eb4a 040a 	adc.w	r4, sl, sl
 80040b4:	4699      	mov	r9, r3
 80040b6:	46a2      	mov	sl, r4
 80040b8:	eb19 090b 	adds.w	r9, r9, fp
 80040bc:	eb4a 0a0c 	adc.w	sl, sl, ip
 80040c0:	f04f 0100 	mov.w	r1, #0
 80040c4:	f04f 0200 	mov.w	r2, #0
 80040c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80040cc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80040d0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80040d4:	4689      	mov	r9, r1
 80040d6:	4692      	mov	sl, r2
 80040d8:	eb1b 0509 	adds.w	r5, fp, r9
 80040dc:	eb4c 060a 	adc.w	r6, ip, sl
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	4619      	mov	r1, r3
 80040e6:	f04f 0200 	mov.w	r2, #0
 80040ea:	f04f 0300 	mov.w	r3, #0
 80040ee:	f04f 0400 	mov.w	r4, #0
 80040f2:	0094      	lsls	r4, r2, #2
 80040f4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80040f8:	008b      	lsls	r3, r1, #2
 80040fa:	461a      	mov	r2, r3
 80040fc:	4623      	mov	r3, r4
 80040fe:	4628      	mov	r0, r5
 8004100:	4631      	mov	r1, r6
 8004102:	f7fc fd05 	bl	8000b10 <__aeabi_uldivmod>
 8004106:	4603      	mov	r3, r0
 8004108:	460c      	mov	r4, r1
 800410a:	461a      	mov	r2, r3
 800410c:	4b0e      	ldr	r3, [pc, #56]	; (8004148 <UART_SetConfig+0x6f4>)
 800410e:	fba3 1302 	umull	r1, r3, r3, r2
 8004112:	095b      	lsrs	r3, r3, #5
 8004114:	2164      	movs	r1, #100	; 0x64
 8004116:	fb01 f303 	mul.w	r3, r1, r3
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	011b      	lsls	r3, r3, #4
 800411e:	3332      	adds	r3, #50	; 0x32
 8004120:	4a09      	ldr	r2, [pc, #36]	; (8004148 <UART_SetConfig+0x6f4>)
 8004122:	fba2 2303 	umull	r2, r3, r2, r3
 8004126:	095b      	lsrs	r3, r3, #5
 8004128:	f003 020f 	and.w	r2, r3, #15
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4442      	add	r2, r8
 8004132:	609a      	str	r2, [r3, #8]
}
 8004134:	e7ff      	b.n	8004136 <UART_SetConfig+0x6e2>
 8004136:	bf00      	nop
 8004138:	3714      	adds	r7, #20
 800413a:	46bd      	mov	sp, r7
 800413c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004140:	40011000 	.word	0x40011000
 8004144:	40011400 	.word	0x40011400
 8004148:	51eb851f 	.word	0x51eb851f

0800414c <__errno>:
 800414c:	4b01      	ldr	r3, [pc, #4]	; (8004154 <__errno+0x8>)
 800414e:	6818      	ldr	r0, [r3, #0]
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	2000001c 	.word	0x2000001c

08004158 <__libc_init_array>:
 8004158:	b570      	push	{r4, r5, r6, lr}
 800415a:	4e0d      	ldr	r6, [pc, #52]	; (8004190 <__libc_init_array+0x38>)
 800415c:	4c0d      	ldr	r4, [pc, #52]	; (8004194 <__libc_init_array+0x3c>)
 800415e:	1ba4      	subs	r4, r4, r6
 8004160:	10a4      	asrs	r4, r4, #2
 8004162:	2500      	movs	r5, #0
 8004164:	42a5      	cmp	r5, r4
 8004166:	d109      	bne.n	800417c <__libc_init_array+0x24>
 8004168:	4e0b      	ldr	r6, [pc, #44]	; (8004198 <__libc_init_array+0x40>)
 800416a:	4c0c      	ldr	r4, [pc, #48]	; (800419c <__libc_init_array+0x44>)
 800416c:	f001 fd46 	bl	8005bfc <_init>
 8004170:	1ba4      	subs	r4, r4, r6
 8004172:	10a4      	asrs	r4, r4, #2
 8004174:	2500      	movs	r5, #0
 8004176:	42a5      	cmp	r5, r4
 8004178:	d105      	bne.n	8004186 <__libc_init_array+0x2e>
 800417a:	bd70      	pop	{r4, r5, r6, pc}
 800417c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004180:	4798      	blx	r3
 8004182:	3501      	adds	r5, #1
 8004184:	e7ee      	b.n	8004164 <__libc_init_array+0xc>
 8004186:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800418a:	4798      	blx	r3
 800418c:	3501      	adds	r5, #1
 800418e:	e7f2      	b.n	8004176 <__libc_init_array+0x1e>
 8004190:	080073e8 	.word	0x080073e8
 8004194:	080073e8 	.word	0x080073e8
 8004198:	080073e8 	.word	0x080073e8
 800419c:	080073ec 	.word	0x080073ec

080041a0 <memset>:
 80041a0:	4402      	add	r2, r0
 80041a2:	4603      	mov	r3, r0
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d100      	bne.n	80041aa <memset+0xa>
 80041a8:	4770      	bx	lr
 80041aa:	f803 1b01 	strb.w	r1, [r3], #1
 80041ae:	e7f9      	b.n	80041a4 <memset+0x4>

080041b0 <__cvt>:
 80041b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041b4:	ec55 4b10 	vmov	r4, r5, d0
 80041b8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80041ba:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80041be:	2d00      	cmp	r5, #0
 80041c0:	460e      	mov	r6, r1
 80041c2:	4691      	mov	r9, r2
 80041c4:	4619      	mov	r1, r3
 80041c6:	bfb8      	it	lt
 80041c8:	4622      	movlt	r2, r4
 80041ca:	462b      	mov	r3, r5
 80041cc:	f027 0720 	bic.w	r7, r7, #32
 80041d0:	bfbb      	ittet	lt
 80041d2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80041d6:	461d      	movlt	r5, r3
 80041d8:	2300      	movge	r3, #0
 80041da:	232d      	movlt	r3, #45	; 0x2d
 80041dc:	bfb8      	it	lt
 80041de:	4614      	movlt	r4, r2
 80041e0:	2f46      	cmp	r7, #70	; 0x46
 80041e2:	700b      	strb	r3, [r1, #0]
 80041e4:	d004      	beq.n	80041f0 <__cvt+0x40>
 80041e6:	2f45      	cmp	r7, #69	; 0x45
 80041e8:	d100      	bne.n	80041ec <__cvt+0x3c>
 80041ea:	3601      	adds	r6, #1
 80041ec:	2102      	movs	r1, #2
 80041ee:	e000      	b.n	80041f2 <__cvt+0x42>
 80041f0:	2103      	movs	r1, #3
 80041f2:	ab03      	add	r3, sp, #12
 80041f4:	9301      	str	r3, [sp, #4]
 80041f6:	ab02      	add	r3, sp, #8
 80041f8:	9300      	str	r3, [sp, #0]
 80041fa:	4632      	mov	r2, r6
 80041fc:	4653      	mov	r3, sl
 80041fe:	ec45 4b10 	vmov	d0, r4, r5
 8004202:	f000 fbad 	bl	8004960 <_dtoa_r>
 8004206:	2f47      	cmp	r7, #71	; 0x47
 8004208:	4680      	mov	r8, r0
 800420a:	d102      	bne.n	8004212 <__cvt+0x62>
 800420c:	f019 0f01 	tst.w	r9, #1
 8004210:	d026      	beq.n	8004260 <__cvt+0xb0>
 8004212:	2f46      	cmp	r7, #70	; 0x46
 8004214:	eb08 0906 	add.w	r9, r8, r6
 8004218:	d111      	bne.n	800423e <__cvt+0x8e>
 800421a:	f898 3000 	ldrb.w	r3, [r8]
 800421e:	2b30      	cmp	r3, #48	; 0x30
 8004220:	d10a      	bne.n	8004238 <__cvt+0x88>
 8004222:	2200      	movs	r2, #0
 8004224:	2300      	movs	r3, #0
 8004226:	4620      	mov	r0, r4
 8004228:	4629      	mov	r1, r5
 800422a:	f7fc fc01 	bl	8000a30 <__aeabi_dcmpeq>
 800422e:	b918      	cbnz	r0, 8004238 <__cvt+0x88>
 8004230:	f1c6 0601 	rsb	r6, r6, #1
 8004234:	f8ca 6000 	str.w	r6, [sl]
 8004238:	f8da 3000 	ldr.w	r3, [sl]
 800423c:	4499      	add	r9, r3
 800423e:	2200      	movs	r2, #0
 8004240:	2300      	movs	r3, #0
 8004242:	4620      	mov	r0, r4
 8004244:	4629      	mov	r1, r5
 8004246:	f7fc fbf3 	bl	8000a30 <__aeabi_dcmpeq>
 800424a:	b938      	cbnz	r0, 800425c <__cvt+0xac>
 800424c:	2230      	movs	r2, #48	; 0x30
 800424e:	9b03      	ldr	r3, [sp, #12]
 8004250:	454b      	cmp	r3, r9
 8004252:	d205      	bcs.n	8004260 <__cvt+0xb0>
 8004254:	1c59      	adds	r1, r3, #1
 8004256:	9103      	str	r1, [sp, #12]
 8004258:	701a      	strb	r2, [r3, #0]
 800425a:	e7f8      	b.n	800424e <__cvt+0x9e>
 800425c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004260:	9b03      	ldr	r3, [sp, #12]
 8004262:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004264:	eba3 0308 	sub.w	r3, r3, r8
 8004268:	4640      	mov	r0, r8
 800426a:	6013      	str	r3, [r2, #0]
 800426c:	b004      	add	sp, #16
 800426e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004272 <__exponent>:
 8004272:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004274:	2900      	cmp	r1, #0
 8004276:	4604      	mov	r4, r0
 8004278:	bfba      	itte	lt
 800427a:	4249      	neglt	r1, r1
 800427c:	232d      	movlt	r3, #45	; 0x2d
 800427e:	232b      	movge	r3, #43	; 0x2b
 8004280:	2909      	cmp	r1, #9
 8004282:	f804 2b02 	strb.w	r2, [r4], #2
 8004286:	7043      	strb	r3, [r0, #1]
 8004288:	dd20      	ble.n	80042cc <__exponent+0x5a>
 800428a:	f10d 0307 	add.w	r3, sp, #7
 800428e:	461f      	mov	r7, r3
 8004290:	260a      	movs	r6, #10
 8004292:	fb91 f5f6 	sdiv	r5, r1, r6
 8004296:	fb06 1115 	mls	r1, r6, r5, r1
 800429a:	3130      	adds	r1, #48	; 0x30
 800429c:	2d09      	cmp	r5, #9
 800429e:	f803 1c01 	strb.w	r1, [r3, #-1]
 80042a2:	f103 32ff 	add.w	r2, r3, #4294967295
 80042a6:	4629      	mov	r1, r5
 80042a8:	dc09      	bgt.n	80042be <__exponent+0x4c>
 80042aa:	3130      	adds	r1, #48	; 0x30
 80042ac:	3b02      	subs	r3, #2
 80042ae:	f802 1c01 	strb.w	r1, [r2, #-1]
 80042b2:	42bb      	cmp	r3, r7
 80042b4:	4622      	mov	r2, r4
 80042b6:	d304      	bcc.n	80042c2 <__exponent+0x50>
 80042b8:	1a10      	subs	r0, r2, r0
 80042ba:	b003      	add	sp, #12
 80042bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042be:	4613      	mov	r3, r2
 80042c0:	e7e7      	b.n	8004292 <__exponent+0x20>
 80042c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042c6:	f804 2b01 	strb.w	r2, [r4], #1
 80042ca:	e7f2      	b.n	80042b2 <__exponent+0x40>
 80042cc:	2330      	movs	r3, #48	; 0x30
 80042ce:	4419      	add	r1, r3
 80042d0:	7083      	strb	r3, [r0, #2]
 80042d2:	1d02      	adds	r2, r0, #4
 80042d4:	70c1      	strb	r1, [r0, #3]
 80042d6:	e7ef      	b.n	80042b8 <__exponent+0x46>

080042d8 <_printf_float>:
 80042d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042dc:	b08d      	sub	sp, #52	; 0x34
 80042de:	460c      	mov	r4, r1
 80042e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80042e4:	4616      	mov	r6, r2
 80042e6:	461f      	mov	r7, r3
 80042e8:	4605      	mov	r5, r0
 80042ea:	f001 f8f1 	bl	80054d0 <_localeconv_r>
 80042ee:	6803      	ldr	r3, [r0, #0]
 80042f0:	9304      	str	r3, [sp, #16]
 80042f2:	4618      	mov	r0, r3
 80042f4:	f7fb ff70 	bl	80001d8 <strlen>
 80042f8:	2300      	movs	r3, #0
 80042fa:	930a      	str	r3, [sp, #40]	; 0x28
 80042fc:	f8d8 3000 	ldr.w	r3, [r8]
 8004300:	9005      	str	r0, [sp, #20]
 8004302:	3307      	adds	r3, #7
 8004304:	f023 0307 	bic.w	r3, r3, #7
 8004308:	f103 0208 	add.w	r2, r3, #8
 800430c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004310:	f8d4 b000 	ldr.w	fp, [r4]
 8004314:	f8c8 2000 	str.w	r2, [r8]
 8004318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800431c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004320:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004324:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004328:	9307      	str	r3, [sp, #28]
 800432a:	f8cd 8018 	str.w	r8, [sp, #24]
 800432e:	f04f 32ff 	mov.w	r2, #4294967295
 8004332:	4ba7      	ldr	r3, [pc, #668]	; (80045d0 <_printf_float+0x2f8>)
 8004334:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004338:	f7fc fbac 	bl	8000a94 <__aeabi_dcmpun>
 800433c:	bb70      	cbnz	r0, 800439c <_printf_float+0xc4>
 800433e:	f04f 32ff 	mov.w	r2, #4294967295
 8004342:	4ba3      	ldr	r3, [pc, #652]	; (80045d0 <_printf_float+0x2f8>)
 8004344:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004348:	f7fc fb86 	bl	8000a58 <__aeabi_dcmple>
 800434c:	bb30      	cbnz	r0, 800439c <_printf_float+0xc4>
 800434e:	2200      	movs	r2, #0
 8004350:	2300      	movs	r3, #0
 8004352:	4640      	mov	r0, r8
 8004354:	4649      	mov	r1, r9
 8004356:	f7fc fb75 	bl	8000a44 <__aeabi_dcmplt>
 800435a:	b110      	cbz	r0, 8004362 <_printf_float+0x8a>
 800435c:	232d      	movs	r3, #45	; 0x2d
 800435e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004362:	4a9c      	ldr	r2, [pc, #624]	; (80045d4 <_printf_float+0x2fc>)
 8004364:	4b9c      	ldr	r3, [pc, #624]	; (80045d8 <_printf_float+0x300>)
 8004366:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800436a:	bf8c      	ite	hi
 800436c:	4690      	movhi	r8, r2
 800436e:	4698      	movls	r8, r3
 8004370:	2303      	movs	r3, #3
 8004372:	f02b 0204 	bic.w	r2, fp, #4
 8004376:	6123      	str	r3, [r4, #16]
 8004378:	6022      	str	r2, [r4, #0]
 800437a:	f04f 0900 	mov.w	r9, #0
 800437e:	9700      	str	r7, [sp, #0]
 8004380:	4633      	mov	r3, r6
 8004382:	aa0b      	add	r2, sp, #44	; 0x2c
 8004384:	4621      	mov	r1, r4
 8004386:	4628      	mov	r0, r5
 8004388:	f000 f9e6 	bl	8004758 <_printf_common>
 800438c:	3001      	adds	r0, #1
 800438e:	f040 808d 	bne.w	80044ac <_printf_float+0x1d4>
 8004392:	f04f 30ff 	mov.w	r0, #4294967295
 8004396:	b00d      	add	sp, #52	; 0x34
 8004398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800439c:	4642      	mov	r2, r8
 800439e:	464b      	mov	r3, r9
 80043a0:	4640      	mov	r0, r8
 80043a2:	4649      	mov	r1, r9
 80043a4:	f7fc fb76 	bl	8000a94 <__aeabi_dcmpun>
 80043a8:	b110      	cbz	r0, 80043b0 <_printf_float+0xd8>
 80043aa:	4a8c      	ldr	r2, [pc, #560]	; (80045dc <_printf_float+0x304>)
 80043ac:	4b8c      	ldr	r3, [pc, #560]	; (80045e0 <_printf_float+0x308>)
 80043ae:	e7da      	b.n	8004366 <_printf_float+0x8e>
 80043b0:	6861      	ldr	r1, [r4, #4]
 80043b2:	1c4b      	adds	r3, r1, #1
 80043b4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80043b8:	a80a      	add	r0, sp, #40	; 0x28
 80043ba:	d13e      	bne.n	800443a <_printf_float+0x162>
 80043bc:	2306      	movs	r3, #6
 80043be:	6063      	str	r3, [r4, #4]
 80043c0:	2300      	movs	r3, #0
 80043c2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80043c6:	ab09      	add	r3, sp, #36	; 0x24
 80043c8:	9300      	str	r3, [sp, #0]
 80043ca:	ec49 8b10 	vmov	d0, r8, r9
 80043ce:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80043d2:	6022      	str	r2, [r4, #0]
 80043d4:	f8cd a004 	str.w	sl, [sp, #4]
 80043d8:	6861      	ldr	r1, [r4, #4]
 80043da:	4628      	mov	r0, r5
 80043dc:	f7ff fee8 	bl	80041b0 <__cvt>
 80043e0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80043e4:	2b47      	cmp	r3, #71	; 0x47
 80043e6:	4680      	mov	r8, r0
 80043e8:	d109      	bne.n	80043fe <_printf_float+0x126>
 80043ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043ec:	1cd8      	adds	r0, r3, #3
 80043ee:	db02      	blt.n	80043f6 <_printf_float+0x11e>
 80043f0:	6862      	ldr	r2, [r4, #4]
 80043f2:	4293      	cmp	r3, r2
 80043f4:	dd47      	ble.n	8004486 <_printf_float+0x1ae>
 80043f6:	f1aa 0a02 	sub.w	sl, sl, #2
 80043fa:	fa5f fa8a 	uxtb.w	sl, sl
 80043fe:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004402:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004404:	d824      	bhi.n	8004450 <_printf_float+0x178>
 8004406:	3901      	subs	r1, #1
 8004408:	4652      	mov	r2, sl
 800440a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800440e:	9109      	str	r1, [sp, #36]	; 0x24
 8004410:	f7ff ff2f 	bl	8004272 <__exponent>
 8004414:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004416:	1813      	adds	r3, r2, r0
 8004418:	2a01      	cmp	r2, #1
 800441a:	4681      	mov	r9, r0
 800441c:	6123      	str	r3, [r4, #16]
 800441e:	dc02      	bgt.n	8004426 <_printf_float+0x14e>
 8004420:	6822      	ldr	r2, [r4, #0]
 8004422:	07d1      	lsls	r1, r2, #31
 8004424:	d501      	bpl.n	800442a <_printf_float+0x152>
 8004426:	3301      	adds	r3, #1
 8004428:	6123      	str	r3, [r4, #16]
 800442a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800442e:	2b00      	cmp	r3, #0
 8004430:	d0a5      	beq.n	800437e <_printf_float+0xa6>
 8004432:	232d      	movs	r3, #45	; 0x2d
 8004434:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004438:	e7a1      	b.n	800437e <_printf_float+0xa6>
 800443a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800443e:	f000 8177 	beq.w	8004730 <_printf_float+0x458>
 8004442:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004446:	d1bb      	bne.n	80043c0 <_printf_float+0xe8>
 8004448:	2900      	cmp	r1, #0
 800444a:	d1b9      	bne.n	80043c0 <_printf_float+0xe8>
 800444c:	2301      	movs	r3, #1
 800444e:	e7b6      	b.n	80043be <_printf_float+0xe6>
 8004450:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004454:	d119      	bne.n	800448a <_printf_float+0x1b2>
 8004456:	2900      	cmp	r1, #0
 8004458:	6863      	ldr	r3, [r4, #4]
 800445a:	dd0c      	ble.n	8004476 <_printf_float+0x19e>
 800445c:	6121      	str	r1, [r4, #16]
 800445e:	b913      	cbnz	r3, 8004466 <_printf_float+0x18e>
 8004460:	6822      	ldr	r2, [r4, #0]
 8004462:	07d2      	lsls	r2, r2, #31
 8004464:	d502      	bpl.n	800446c <_printf_float+0x194>
 8004466:	3301      	adds	r3, #1
 8004468:	440b      	add	r3, r1
 800446a:	6123      	str	r3, [r4, #16]
 800446c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800446e:	65a3      	str	r3, [r4, #88]	; 0x58
 8004470:	f04f 0900 	mov.w	r9, #0
 8004474:	e7d9      	b.n	800442a <_printf_float+0x152>
 8004476:	b913      	cbnz	r3, 800447e <_printf_float+0x1a6>
 8004478:	6822      	ldr	r2, [r4, #0]
 800447a:	07d0      	lsls	r0, r2, #31
 800447c:	d501      	bpl.n	8004482 <_printf_float+0x1aa>
 800447e:	3302      	adds	r3, #2
 8004480:	e7f3      	b.n	800446a <_printf_float+0x192>
 8004482:	2301      	movs	r3, #1
 8004484:	e7f1      	b.n	800446a <_printf_float+0x192>
 8004486:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800448a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800448e:	4293      	cmp	r3, r2
 8004490:	db05      	blt.n	800449e <_printf_float+0x1c6>
 8004492:	6822      	ldr	r2, [r4, #0]
 8004494:	6123      	str	r3, [r4, #16]
 8004496:	07d1      	lsls	r1, r2, #31
 8004498:	d5e8      	bpl.n	800446c <_printf_float+0x194>
 800449a:	3301      	adds	r3, #1
 800449c:	e7e5      	b.n	800446a <_printf_float+0x192>
 800449e:	2b00      	cmp	r3, #0
 80044a0:	bfd4      	ite	le
 80044a2:	f1c3 0302 	rsble	r3, r3, #2
 80044a6:	2301      	movgt	r3, #1
 80044a8:	4413      	add	r3, r2
 80044aa:	e7de      	b.n	800446a <_printf_float+0x192>
 80044ac:	6823      	ldr	r3, [r4, #0]
 80044ae:	055a      	lsls	r2, r3, #21
 80044b0:	d407      	bmi.n	80044c2 <_printf_float+0x1ea>
 80044b2:	6923      	ldr	r3, [r4, #16]
 80044b4:	4642      	mov	r2, r8
 80044b6:	4631      	mov	r1, r6
 80044b8:	4628      	mov	r0, r5
 80044ba:	47b8      	blx	r7
 80044bc:	3001      	adds	r0, #1
 80044be:	d12b      	bne.n	8004518 <_printf_float+0x240>
 80044c0:	e767      	b.n	8004392 <_printf_float+0xba>
 80044c2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80044c6:	f240 80dc 	bls.w	8004682 <_printf_float+0x3aa>
 80044ca:	2200      	movs	r2, #0
 80044cc:	2300      	movs	r3, #0
 80044ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80044d2:	f7fc faad 	bl	8000a30 <__aeabi_dcmpeq>
 80044d6:	2800      	cmp	r0, #0
 80044d8:	d033      	beq.n	8004542 <_printf_float+0x26a>
 80044da:	2301      	movs	r3, #1
 80044dc:	4a41      	ldr	r2, [pc, #260]	; (80045e4 <_printf_float+0x30c>)
 80044de:	4631      	mov	r1, r6
 80044e0:	4628      	mov	r0, r5
 80044e2:	47b8      	blx	r7
 80044e4:	3001      	adds	r0, #1
 80044e6:	f43f af54 	beq.w	8004392 <_printf_float+0xba>
 80044ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80044ee:	429a      	cmp	r2, r3
 80044f0:	db02      	blt.n	80044f8 <_printf_float+0x220>
 80044f2:	6823      	ldr	r3, [r4, #0]
 80044f4:	07d8      	lsls	r0, r3, #31
 80044f6:	d50f      	bpl.n	8004518 <_printf_float+0x240>
 80044f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80044fc:	4631      	mov	r1, r6
 80044fe:	4628      	mov	r0, r5
 8004500:	47b8      	blx	r7
 8004502:	3001      	adds	r0, #1
 8004504:	f43f af45 	beq.w	8004392 <_printf_float+0xba>
 8004508:	f04f 0800 	mov.w	r8, #0
 800450c:	f104 091a 	add.w	r9, r4, #26
 8004510:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004512:	3b01      	subs	r3, #1
 8004514:	4543      	cmp	r3, r8
 8004516:	dc09      	bgt.n	800452c <_printf_float+0x254>
 8004518:	6823      	ldr	r3, [r4, #0]
 800451a:	079b      	lsls	r3, r3, #30
 800451c:	f100 8103 	bmi.w	8004726 <_printf_float+0x44e>
 8004520:	68e0      	ldr	r0, [r4, #12]
 8004522:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004524:	4298      	cmp	r0, r3
 8004526:	bfb8      	it	lt
 8004528:	4618      	movlt	r0, r3
 800452a:	e734      	b.n	8004396 <_printf_float+0xbe>
 800452c:	2301      	movs	r3, #1
 800452e:	464a      	mov	r2, r9
 8004530:	4631      	mov	r1, r6
 8004532:	4628      	mov	r0, r5
 8004534:	47b8      	blx	r7
 8004536:	3001      	adds	r0, #1
 8004538:	f43f af2b 	beq.w	8004392 <_printf_float+0xba>
 800453c:	f108 0801 	add.w	r8, r8, #1
 8004540:	e7e6      	b.n	8004510 <_printf_float+0x238>
 8004542:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004544:	2b00      	cmp	r3, #0
 8004546:	dc2b      	bgt.n	80045a0 <_printf_float+0x2c8>
 8004548:	2301      	movs	r3, #1
 800454a:	4a26      	ldr	r2, [pc, #152]	; (80045e4 <_printf_float+0x30c>)
 800454c:	4631      	mov	r1, r6
 800454e:	4628      	mov	r0, r5
 8004550:	47b8      	blx	r7
 8004552:	3001      	adds	r0, #1
 8004554:	f43f af1d 	beq.w	8004392 <_printf_float+0xba>
 8004558:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800455a:	b923      	cbnz	r3, 8004566 <_printf_float+0x28e>
 800455c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800455e:	b913      	cbnz	r3, 8004566 <_printf_float+0x28e>
 8004560:	6823      	ldr	r3, [r4, #0]
 8004562:	07d9      	lsls	r1, r3, #31
 8004564:	d5d8      	bpl.n	8004518 <_printf_float+0x240>
 8004566:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800456a:	4631      	mov	r1, r6
 800456c:	4628      	mov	r0, r5
 800456e:	47b8      	blx	r7
 8004570:	3001      	adds	r0, #1
 8004572:	f43f af0e 	beq.w	8004392 <_printf_float+0xba>
 8004576:	f04f 0900 	mov.w	r9, #0
 800457a:	f104 0a1a 	add.w	sl, r4, #26
 800457e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004580:	425b      	negs	r3, r3
 8004582:	454b      	cmp	r3, r9
 8004584:	dc01      	bgt.n	800458a <_printf_float+0x2b2>
 8004586:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004588:	e794      	b.n	80044b4 <_printf_float+0x1dc>
 800458a:	2301      	movs	r3, #1
 800458c:	4652      	mov	r2, sl
 800458e:	4631      	mov	r1, r6
 8004590:	4628      	mov	r0, r5
 8004592:	47b8      	blx	r7
 8004594:	3001      	adds	r0, #1
 8004596:	f43f aefc 	beq.w	8004392 <_printf_float+0xba>
 800459a:	f109 0901 	add.w	r9, r9, #1
 800459e:	e7ee      	b.n	800457e <_printf_float+0x2a6>
 80045a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80045a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80045a4:	429a      	cmp	r2, r3
 80045a6:	bfa8      	it	ge
 80045a8:	461a      	movge	r2, r3
 80045aa:	2a00      	cmp	r2, #0
 80045ac:	4691      	mov	r9, r2
 80045ae:	dd07      	ble.n	80045c0 <_printf_float+0x2e8>
 80045b0:	4613      	mov	r3, r2
 80045b2:	4631      	mov	r1, r6
 80045b4:	4642      	mov	r2, r8
 80045b6:	4628      	mov	r0, r5
 80045b8:	47b8      	blx	r7
 80045ba:	3001      	adds	r0, #1
 80045bc:	f43f aee9 	beq.w	8004392 <_printf_float+0xba>
 80045c0:	f104 031a 	add.w	r3, r4, #26
 80045c4:	f04f 0b00 	mov.w	fp, #0
 80045c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80045cc:	9306      	str	r3, [sp, #24]
 80045ce:	e015      	b.n	80045fc <_printf_float+0x324>
 80045d0:	7fefffff 	.word	0x7fefffff
 80045d4:	080071bc 	.word	0x080071bc
 80045d8:	080071b8 	.word	0x080071b8
 80045dc:	080071c4 	.word	0x080071c4
 80045e0:	080071c0 	.word	0x080071c0
 80045e4:	080071c8 	.word	0x080071c8
 80045e8:	2301      	movs	r3, #1
 80045ea:	9a06      	ldr	r2, [sp, #24]
 80045ec:	4631      	mov	r1, r6
 80045ee:	4628      	mov	r0, r5
 80045f0:	47b8      	blx	r7
 80045f2:	3001      	adds	r0, #1
 80045f4:	f43f aecd 	beq.w	8004392 <_printf_float+0xba>
 80045f8:	f10b 0b01 	add.w	fp, fp, #1
 80045fc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004600:	ebaa 0309 	sub.w	r3, sl, r9
 8004604:	455b      	cmp	r3, fp
 8004606:	dcef      	bgt.n	80045e8 <_printf_float+0x310>
 8004608:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800460c:	429a      	cmp	r2, r3
 800460e:	44d0      	add	r8, sl
 8004610:	db15      	blt.n	800463e <_printf_float+0x366>
 8004612:	6823      	ldr	r3, [r4, #0]
 8004614:	07da      	lsls	r2, r3, #31
 8004616:	d412      	bmi.n	800463e <_printf_float+0x366>
 8004618:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800461a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800461c:	eba3 020a 	sub.w	r2, r3, sl
 8004620:	eba3 0a01 	sub.w	sl, r3, r1
 8004624:	4592      	cmp	sl, r2
 8004626:	bfa8      	it	ge
 8004628:	4692      	movge	sl, r2
 800462a:	f1ba 0f00 	cmp.w	sl, #0
 800462e:	dc0e      	bgt.n	800464e <_printf_float+0x376>
 8004630:	f04f 0800 	mov.w	r8, #0
 8004634:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004638:	f104 091a 	add.w	r9, r4, #26
 800463c:	e019      	b.n	8004672 <_printf_float+0x39a>
 800463e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004642:	4631      	mov	r1, r6
 8004644:	4628      	mov	r0, r5
 8004646:	47b8      	blx	r7
 8004648:	3001      	adds	r0, #1
 800464a:	d1e5      	bne.n	8004618 <_printf_float+0x340>
 800464c:	e6a1      	b.n	8004392 <_printf_float+0xba>
 800464e:	4653      	mov	r3, sl
 8004650:	4642      	mov	r2, r8
 8004652:	4631      	mov	r1, r6
 8004654:	4628      	mov	r0, r5
 8004656:	47b8      	blx	r7
 8004658:	3001      	adds	r0, #1
 800465a:	d1e9      	bne.n	8004630 <_printf_float+0x358>
 800465c:	e699      	b.n	8004392 <_printf_float+0xba>
 800465e:	2301      	movs	r3, #1
 8004660:	464a      	mov	r2, r9
 8004662:	4631      	mov	r1, r6
 8004664:	4628      	mov	r0, r5
 8004666:	47b8      	blx	r7
 8004668:	3001      	adds	r0, #1
 800466a:	f43f ae92 	beq.w	8004392 <_printf_float+0xba>
 800466e:	f108 0801 	add.w	r8, r8, #1
 8004672:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004676:	1a9b      	subs	r3, r3, r2
 8004678:	eba3 030a 	sub.w	r3, r3, sl
 800467c:	4543      	cmp	r3, r8
 800467e:	dcee      	bgt.n	800465e <_printf_float+0x386>
 8004680:	e74a      	b.n	8004518 <_printf_float+0x240>
 8004682:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004684:	2a01      	cmp	r2, #1
 8004686:	dc01      	bgt.n	800468c <_printf_float+0x3b4>
 8004688:	07db      	lsls	r3, r3, #31
 800468a:	d53a      	bpl.n	8004702 <_printf_float+0x42a>
 800468c:	2301      	movs	r3, #1
 800468e:	4642      	mov	r2, r8
 8004690:	4631      	mov	r1, r6
 8004692:	4628      	mov	r0, r5
 8004694:	47b8      	blx	r7
 8004696:	3001      	adds	r0, #1
 8004698:	f43f ae7b 	beq.w	8004392 <_printf_float+0xba>
 800469c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80046a0:	4631      	mov	r1, r6
 80046a2:	4628      	mov	r0, r5
 80046a4:	47b8      	blx	r7
 80046a6:	3001      	adds	r0, #1
 80046a8:	f108 0801 	add.w	r8, r8, #1
 80046ac:	f43f ae71 	beq.w	8004392 <_printf_float+0xba>
 80046b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046b2:	2200      	movs	r2, #0
 80046b4:	f103 3aff 	add.w	sl, r3, #4294967295
 80046b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80046bc:	2300      	movs	r3, #0
 80046be:	f7fc f9b7 	bl	8000a30 <__aeabi_dcmpeq>
 80046c2:	b9c8      	cbnz	r0, 80046f8 <_printf_float+0x420>
 80046c4:	4653      	mov	r3, sl
 80046c6:	4642      	mov	r2, r8
 80046c8:	4631      	mov	r1, r6
 80046ca:	4628      	mov	r0, r5
 80046cc:	47b8      	blx	r7
 80046ce:	3001      	adds	r0, #1
 80046d0:	d10e      	bne.n	80046f0 <_printf_float+0x418>
 80046d2:	e65e      	b.n	8004392 <_printf_float+0xba>
 80046d4:	2301      	movs	r3, #1
 80046d6:	4652      	mov	r2, sl
 80046d8:	4631      	mov	r1, r6
 80046da:	4628      	mov	r0, r5
 80046dc:	47b8      	blx	r7
 80046de:	3001      	adds	r0, #1
 80046e0:	f43f ae57 	beq.w	8004392 <_printf_float+0xba>
 80046e4:	f108 0801 	add.w	r8, r8, #1
 80046e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046ea:	3b01      	subs	r3, #1
 80046ec:	4543      	cmp	r3, r8
 80046ee:	dcf1      	bgt.n	80046d4 <_printf_float+0x3fc>
 80046f0:	464b      	mov	r3, r9
 80046f2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80046f6:	e6de      	b.n	80044b6 <_printf_float+0x1de>
 80046f8:	f04f 0800 	mov.w	r8, #0
 80046fc:	f104 0a1a 	add.w	sl, r4, #26
 8004700:	e7f2      	b.n	80046e8 <_printf_float+0x410>
 8004702:	2301      	movs	r3, #1
 8004704:	e7df      	b.n	80046c6 <_printf_float+0x3ee>
 8004706:	2301      	movs	r3, #1
 8004708:	464a      	mov	r2, r9
 800470a:	4631      	mov	r1, r6
 800470c:	4628      	mov	r0, r5
 800470e:	47b8      	blx	r7
 8004710:	3001      	adds	r0, #1
 8004712:	f43f ae3e 	beq.w	8004392 <_printf_float+0xba>
 8004716:	f108 0801 	add.w	r8, r8, #1
 800471a:	68e3      	ldr	r3, [r4, #12]
 800471c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800471e:	1a9b      	subs	r3, r3, r2
 8004720:	4543      	cmp	r3, r8
 8004722:	dcf0      	bgt.n	8004706 <_printf_float+0x42e>
 8004724:	e6fc      	b.n	8004520 <_printf_float+0x248>
 8004726:	f04f 0800 	mov.w	r8, #0
 800472a:	f104 0919 	add.w	r9, r4, #25
 800472e:	e7f4      	b.n	800471a <_printf_float+0x442>
 8004730:	2900      	cmp	r1, #0
 8004732:	f43f ae8b 	beq.w	800444c <_printf_float+0x174>
 8004736:	2300      	movs	r3, #0
 8004738:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800473c:	ab09      	add	r3, sp, #36	; 0x24
 800473e:	9300      	str	r3, [sp, #0]
 8004740:	ec49 8b10 	vmov	d0, r8, r9
 8004744:	6022      	str	r2, [r4, #0]
 8004746:	f8cd a004 	str.w	sl, [sp, #4]
 800474a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800474e:	4628      	mov	r0, r5
 8004750:	f7ff fd2e 	bl	80041b0 <__cvt>
 8004754:	4680      	mov	r8, r0
 8004756:	e648      	b.n	80043ea <_printf_float+0x112>

08004758 <_printf_common>:
 8004758:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800475c:	4691      	mov	r9, r2
 800475e:	461f      	mov	r7, r3
 8004760:	688a      	ldr	r2, [r1, #8]
 8004762:	690b      	ldr	r3, [r1, #16]
 8004764:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004768:	4293      	cmp	r3, r2
 800476a:	bfb8      	it	lt
 800476c:	4613      	movlt	r3, r2
 800476e:	f8c9 3000 	str.w	r3, [r9]
 8004772:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004776:	4606      	mov	r6, r0
 8004778:	460c      	mov	r4, r1
 800477a:	b112      	cbz	r2, 8004782 <_printf_common+0x2a>
 800477c:	3301      	adds	r3, #1
 800477e:	f8c9 3000 	str.w	r3, [r9]
 8004782:	6823      	ldr	r3, [r4, #0]
 8004784:	0699      	lsls	r1, r3, #26
 8004786:	bf42      	ittt	mi
 8004788:	f8d9 3000 	ldrmi.w	r3, [r9]
 800478c:	3302      	addmi	r3, #2
 800478e:	f8c9 3000 	strmi.w	r3, [r9]
 8004792:	6825      	ldr	r5, [r4, #0]
 8004794:	f015 0506 	ands.w	r5, r5, #6
 8004798:	d107      	bne.n	80047aa <_printf_common+0x52>
 800479a:	f104 0a19 	add.w	sl, r4, #25
 800479e:	68e3      	ldr	r3, [r4, #12]
 80047a0:	f8d9 2000 	ldr.w	r2, [r9]
 80047a4:	1a9b      	subs	r3, r3, r2
 80047a6:	42ab      	cmp	r3, r5
 80047a8:	dc28      	bgt.n	80047fc <_printf_common+0xa4>
 80047aa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80047ae:	6822      	ldr	r2, [r4, #0]
 80047b0:	3300      	adds	r3, #0
 80047b2:	bf18      	it	ne
 80047b4:	2301      	movne	r3, #1
 80047b6:	0692      	lsls	r2, r2, #26
 80047b8:	d42d      	bmi.n	8004816 <_printf_common+0xbe>
 80047ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80047be:	4639      	mov	r1, r7
 80047c0:	4630      	mov	r0, r6
 80047c2:	47c0      	blx	r8
 80047c4:	3001      	adds	r0, #1
 80047c6:	d020      	beq.n	800480a <_printf_common+0xb2>
 80047c8:	6823      	ldr	r3, [r4, #0]
 80047ca:	68e5      	ldr	r5, [r4, #12]
 80047cc:	f8d9 2000 	ldr.w	r2, [r9]
 80047d0:	f003 0306 	and.w	r3, r3, #6
 80047d4:	2b04      	cmp	r3, #4
 80047d6:	bf08      	it	eq
 80047d8:	1aad      	subeq	r5, r5, r2
 80047da:	68a3      	ldr	r3, [r4, #8]
 80047dc:	6922      	ldr	r2, [r4, #16]
 80047de:	bf0c      	ite	eq
 80047e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047e4:	2500      	movne	r5, #0
 80047e6:	4293      	cmp	r3, r2
 80047e8:	bfc4      	itt	gt
 80047ea:	1a9b      	subgt	r3, r3, r2
 80047ec:	18ed      	addgt	r5, r5, r3
 80047ee:	f04f 0900 	mov.w	r9, #0
 80047f2:	341a      	adds	r4, #26
 80047f4:	454d      	cmp	r5, r9
 80047f6:	d11a      	bne.n	800482e <_printf_common+0xd6>
 80047f8:	2000      	movs	r0, #0
 80047fa:	e008      	b.n	800480e <_printf_common+0xb6>
 80047fc:	2301      	movs	r3, #1
 80047fe:	4652      	mov	r2, sl
 8004800:	4639      	mov	r1, r7
 8004802:	4630      	mov	r0, r6
 8004804:	47c0      	blx	r8
 8004806:	3001      	adds	r0, #1
 8004808:	d103      	bne.n	8004812 <_printf_common+0xba>
 800480a:	f04f 30ff 	mov.w	r0, #4294967295
 800480e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004812:	3501      	adds	r5, #1
 8004814:	e7c3      	b.n	800479e <_printf_common+0x46>
 8004816:	18e1      	adds	r1, r4, r3
 8004818:	1c5a      	adds	r2, r3, #1
 800481a:	2030      	movs	r0, #48	; 0x30
 800481c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004820:	4422      	add	r2, r4
 8004822:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004826:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800482a:	3302      	adds	r3, #2
 800482c:	e7c5      	b.n	80047ba <_printf_common+0x62>
 800482e:	2301      	movs	r3, #1
 8004830:	4622      	mov	r2, r4
 8004832:	4639      	mov	r1, r7
 8004834:	4630      	mov	r0, r6
 8004836:	47c0      	blx	r8
 8004838:	3001      	adds	r0, #1
 800483a:	d0e6      	beq.n	800480a <_printf_common+0xb2>
 800483c:	f109 0901 	add.w	r9, r9, #1
 8004840:	e7d8      	b.n	80047f4 <_printf_common+0x9c>

08004842 <quorem>:
 8004842:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004846:	6903      	ldr	r3, [r0, #16]
 8004848:	690c      	ldr	r4, [r1, #16]
 800484a:	42a3      	cmp	r3, r4
 800484c:	4680      	mov	r8, r0
 800484e:	f2c0 8082 	blt.w	8004956 <quorem+0x114>
 8004852:	3c01      	subs	r4, #1
 8004854:	f101 0714 	add.w	r7, r1, #20
 8004858:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800485c:	f100 0614 	add.w	r6, r0, #20
 8004860:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004864:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004868:	eb06 030c 	add.w	r3, r6, ip
 800486c:	3501      	adds	r5, #1
 800486e:	eb07 090c 	add.w	r9, r7, ip
 8004872:	9301      	str	r3, [sp, #4]
 8004874:	fbb0 f5f5 	udiv	r5, r0, r5
 8004878:	b395      	cbz	r5, 80048e0 <quorem+0x9e>
 800487a:	f04f 0a00 	mov.w	sl, #0
 800487e:	4638      	mov	r0, r7
 8004880:	46b6      	mov	lr, r6
 8004882:	46d3      	mov	fp, sl
 8004884:	f850 2b04 	ldr.w	r2, [r0], #4
 8004888:	b293      	uxth	r3, r2
 800488a:	fb05 a303 	mla	r3, r5, r3, sl
 800488e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004892:	b29b      	uxth	r3, r3
 8004894:	ebab 0303 	sub.w	r3, fp, r3
 8004898:	0c12      	lsrs	r2, r2, #16
 800489a:	f8de b000 	ldr.w	fp, [lr]
 800489e:	fb05 a202 	mla	r2, r5, r2, sl
 80048a2:	fa13 f38b 	uxtah	r3, r3, fp
 80048a6:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80048aa:	fa1f fb82 	uxth.w	fp, r2
 80048ae:	f8de 2000 	ldr.w	r2, [lr]
 80048b2:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80048b6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80048c0:	4581      	cmp	r9, r0
 80048c2:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80048c6:	f84e 3b04 	str.w	r3, [lr], #4
 80048ca:	d2db      	bcs.n	8004884 <quorem+0x42>
 80048cc:	f856 300c 	ldr.w	r3, [r6, ip]
 80048d0:	b933      	cbnz	r3, 80048e0 <quorem+0x9e>
 80048d2:	9b01      	ldr	r3, [sp, #4]
 80048d4:	3b04      	subs	r3, #4
 80048d6:	429e      	cmp	r6, r3
 80048d8:	461a      	mov	r2, r3
 80048da:	d330      	bcc.n	800493e <quorem+0xfc>
 80048dc:	f8c8 4010 	str.w	r4, [r8, #16]
 80048e0:	4640      	mov	r0, r8
 80048e2:	f001 f82b 	bl	800593c <__mcmp>
 80048e6:	2800      	cmp	r0, #0
 80048e8:	db25      	blt.n	8004936 <quorem+0xf4>
 80048ea:	3501      	adds	r5, #1
 80048ec:	4630      	mov	r0, r6
 80048ee:	f04f 0c00 	mov.w	ip, #0
 80048f2:	f857 2b04 	ldr.w	r2, [r7], #4
 80048f6:	f8d0 e000 	ldr.w	lr, [r0]
 80048fa:	b293      	uxth	r3, r2
 80048fc:	ebac 0303 	sub.w	r3, ip, r3
 8004900:	0c12      	lsrs	r2, r2, #16
 8004902:	fa13 f38e 	uxtah	r3, r3, lr
 8004906:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800490a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800490e:	b29b      	uxth	r3, r3
 8004910:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004914:	45b9      	cmp	r9, r7
 8004916:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800491a:	f840 3b04 	str.w	r3, [r0], #4
 800491e:	d2e8      	bcs.n	80048f2 <quorem+0xb0>
 8004920:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004924:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004928:	b92a      	cbnz	r2, 8004936 <quorem+0xf4>
 800492a:	3b04      	subs	r3, #4
 800492c:	429e      	cmp	r6, r3
 800492e:	461a      	mov	r2, r3
 8004930:	d30b      	bcc.n	800494a <quorem+0x108>
 8004932:	f8c8 4010 	str.w	r4, [r8, #16]
 8004936:	4628      	mov	r0, r5
 8004938:	b003      	add	sp, #12
 800493a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800493e:	6812      	ldr	r2, [r2, #0]
 8004940:	3b04      	subs	r3, #4
 8004942:	2a00      	cmp	r2, #0
 8004944:	d1ca      	bne.n	80048dc <quorem+0x9a>
 8004946:	3c01      	subs	r4, #1
 8004948:	e7c5      	b.n	80048d6 <quorem+0x94>
 800494a:	6812      	ldr	r2, [r2, #0]
 800494c:	3b04      	subs	r3, #4
 800494e:	2a00      	cmp	r2, #0
 8004950:	d1ef      	bne.n	8004932 <quorem+0xf0>
 8004952:	3c01      	subs	r4, #1
 8004954:	e7ea      	b.n	800492c <quorem+0xea>
 8004956:	2000      	movs	r0, #0
 8004958:	e7ee      	b.n	8004938 <quorem+0xf6>
 800495a:	0000      	movs	r0, r0
 800495c:	0000      	movs	r0, r0
	...

08004960 <_dtoa_r>:
 8004960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004964:	ec57 6b10 	vmov	r6, r7, d0
 8004968:	b097      	sub	sp, #92	; 0x5c
 800496a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800496c:	9106      	str	r1, [sp, #24]
 800496e:	4604      	mov	r4, r0
 8004970:	920b      	str	r2, [sp, #44]	; 0x2c
 8004972:	9312      	str	r3, [sp, #72]	; 0x48
 8004974:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004978:	e9cd 6700 	strd	r6, r7, [sp]
 800497c:	b93d      	cbnz	r5, 800498e <_dtoa_r+0x2e>
 800497e:	2010      	movs	r0, #16
 8004980:	f000 fdb4 	bl	80054ec <malloc>
 8004984:	6260      	str	r0, [r4, #36]	; 0x24
 8004986:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800498a:	6005      	str	r5, [r0, #0]
 800498c:	60c5      	str	r5, [r0, #12]
 800498e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004990:	6819      	ldr	r1, [r3, #0]
 8004992:	b151      	cbz	r1, 80049aa <_dtoa_r+0x4a>
 8004994:	685a      	ldr	r2, [r3, #4]
 8004996:	604a      	str	r2, [r1, #4]
 8004998:	2301      	movs	r3, #1
 800499a:	4093      	lsls	r3, r2
 800499c:	608b      	str	r3, [r1, #8]
 800499e:	4620      	mov	r0, r4
 80049a0:	f000 fdeb 	bl	800557a <_Bfree>
 80049a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80049a6:	2200      	movs	r2, #0
 80049a8:	601a      	str	r2, [r3, #0]
 80049aa:	1e3b      	subs	r3, r7, #0
 80049ac:	bfbb      	ittet	lt
 80049ae:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80049b2:	9301      	strlt	r3, [sp, #4]
 80049b4:	2300      	movge	r3, #0
 80049b6:	2201      	movlt	r2, #1
 80049b8:	bfac      	ite	ge
 80049ba:	f8c8 3000 	strge.w	r3, [r8]
 80049be:	f8c8 2000 	strlt.w	r2, [r8]
 80049c2:	4baf      	ldr	r3, [pc, #700]	; (8004c80 <_dtoa_r+0x320>)
 80049c4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80049c8:	ea33 0308 	bics.w	r3, r3, r8
 80049cc:	d114      	bne.n	80049f8 <_dtoa_r+0x98>
 80049ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80049d0:	f242 730f 	movw	r3, #9999	; 0x270f
 80049d4:	6013      	str	r3, [r2, #0]
 80049d6:	9b00      	ldr	r3, [sp, #0]
 80049d8:	b923      	cbnz	r3, 80049e4 <_dtoa_r+0x84>
 80049da:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80049de:	2800      	cmp	r0, #0
 80049e0:	f000 8542 	beq.w	8005468 <_dtoa_r+0xb08>
 80049e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80049e6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8004c94 <_dtoa_r+0x334>
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	f000 8544 	beq.w	8005478 <_dtoa_r+0xb18>
 80049f0:	f10b 0303 	add.w	r3, fp, #3
 80049f4:	f000 bd3e 	b.w	8005474 <_dtoa_r+0xb14>
 80049f8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80049fc:	2200      	movs	r2, #0
 80049fe:	2300      	movs	r3, #0
 8004a00:	4630      	mov	r0, r6
 8004a02:	4639      	mov	r1, r7
 8004a04:	f7fc f814 	bl	8000a30 <__aeabi_dcmpeq>
 8004a08:	4681      	mov	r9, r0
 8004a0a:	b168      	cbz	r0, 8004a28 <_dtoa_r+0xc8>
 8004a0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004a0e:	2301      	movs	r3, #1
 8004a10:	6013      	str	r3, [r2, #0]
 8004a12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	f000 8524 	beq.w	8005462 <_dtoa_r+0xb02>
 8004a1a:	4b9a      	ldr	r3, [pc, #616]	; (8004c84 <_dtoa_r+0x324>)
 8004a1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004a1e:	f103 3bff 	add.w	fp, r3, #4294967295
 8004a22:	6013      	str	r3, [r2, #0]
 8004a24:	f000 bd28 	b.w	8005478 <_dtoa_r+0xb18>
 8004a28:	aa14      	add	r2, sp, #80	; 0x50
 8004a2a:	a915      	add	r1, sp, #84	; 0x54
 8004a2c:	ec47 6b10 	vmov	d0, r6, r7
 8004a30:	4620      	mov	r0, r4
 8004a32:	f000 fffa 	bl	8005a2a <__d2b>
 8004a36:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004a3a:	9004      	str	r0, [sp, #16]
 8004a3c:	2d00      	cmp	r5, #0
 8004a3e:	d07c      	beq.n	8004b3a <_dtoa_r+0x1da>
 8004a40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004a44:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8004a48:	46b2      	mov	sl, r6
 8004a4a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8004a4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004a52:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8004a56:	2200      	movs	r2, #0
 8004a58:	4b8b      	ldr	r3, [pc, #556]	; (8004c88 <_dtoa_r+0x328>)
 8004a5a:	4650      	mov	r0, sl
 8004a5c:	4659      	mov	r1, fp
 8004a5e:	f7fb fbc7 	bl	80001f0 <__aeabi_dsub>
 8004a62:	a381      	add	r3, pc, #516	; (adr r3, 8004c68 <_dtoa_r+0x308>)
 8004a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a68:	f7fb fd7a 	bl	8000560 <__aeabi_dmul>
 8004a6c:	a380      	add	r3, pc, #512	; (adr r3, 8004c70 <_dtoa_r+0x310>)
 8004a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a72:	f7fb fbbf 	bl	80001f4 <__adddf3>
 8004a76:	4606      	mov	r6, r0
 8004a78:	4628      	mov	r0, r5
 8004a7a:	460f      	mov	r7, r1
 8004a7c:	f7fb fd06 	bl	800048c <__aeabi_i2d>
 8004a80:	a37d      	add	r3, pc, #500	; (adr r3, 8004c78 <_dtoa_r+0x318>)
 8004a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a86:	f7fb fd6b 	bl	8000560 <__aeabi_dmul>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	4630      	mov	r0, r6
 8004a90:	4639      	mov	r1, r7
 8004a92:	f7fb fbaf 	bl	80001f4 <__adddf3>
 8004a96:	4606      	mov	r6, r0
 8004a98:	460f      	mov	r7, r1
 8004a9a:	f7fc f811 	bl	8000ac0 <__aeabi_d2iz>
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	4682      	mov	sl, r0
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	4630      	mov	r0, r6
 8004aa6:	4639      	mov	r1, r7
 8004aa8:	f7fb ffcc 	bl	8000a44 <__aeabi_dcmplt>
 8004aac:	b148      	cbz	r0, 8004ac2 <_dtoa_r+0x162>
 8004aae:	4650      	mov	r0, sl
 8004ab0:	f7fb fcec 	bl	800048c <__aeabi_i2d>
 8004ab4:	4632      	mov	r2, r6
 8004ab6:	463b      	mov	r3, r7
 8004ab8:	f7fb ffba 	bl	8000a30 <__aeabi_dcmpeq>
 8004abc:	b908      	cbnz	r0, 8004ac2 <_dtoa_r+0x162>
 8004abe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004ac2:	f1ba 0f16 	cmp.w	sl, #22
 8004ac6:	d859      	bhi.n	8004b7c <_dtoa_r+0x21c>
 8004ac8:	4970      	ldr	r1, [pc, #448]	; (8004c8c <_dtoa_r+0x32c>)
 8004aca:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8004ace:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004ad2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ad6:	f7fb ffd3 	bl	8000a80 <__aeabi_dcmpgt>
 8004ada:	2800      	cmp	r0, #0
 8004adc:	d050      	beq.n	8004b80 <_dtoa_r+0x220>
 8004ade:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	930f      	str	r3, [sp, #60]	; 0x3c
 8004ae6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004ae8:	1b5d      	subs	r5, r3, r5
 8004aea:	f1b5 0801 	subs.w	r8, r5, #1
 8004aee:	bf49      	itett	mi
 8004af0:	f1c5 0301 	rsbmi	r3, r5, #1
 8004af4:	2300      	movpl	r3, #0
 8004af6:	9305      	strmi	r3, [sp, #20]
 8004af8:	f04f 0800 	movmi.w	r8, #0
 8004afc:	bf58      	it	pl
 8004afe:	9305      	strpl	r3, [sp, #20]
 8004b00:	f1ba 0f00 	cmp.w	sl, #0
 8004b04:	db3e      	blt.n	8004b84 <_dtoa_r+0x224>
 8004b06:	2300      	movs	r3, #0
 8004b08:	44d0      	add	r8, sl
 8004b0a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004b0e:	9307      	str	r3, [sp, #28]
 8004b10:	9b06      	ldr	r3, [sp, #24]
 8004b12:	2b09      	cmp	r3, #9
 8004b14:	f200 8090 	bhi.w	8004c38 <_dtoa_r+0x2d8>
 8004b18:	2b05      	cmp	r3, #5
 8004b1a:	bfc4      	itt	gt
 8004b1c:	3b04      	subgt	r3, #4
 8004b1e:	9306      	strgt	r3, [sp, #24]
 8004b20:	9b06      	ldr	r3, [sp, #24]
 8004b22:	f1a3 0302 	sub.w	r3, r3, #2
 8004b26:	bfcc      	ite	gt
 8004b28:	2500      	movgt	r5, #0
 8004b2a:	2501      	movle	r5, #1
 8004b2c:	2b03      	cmp	r3, #3
 8004b2e:	f200 808f 	bhi.w	8004c50 <_dtoa_r+0x2f0>
 8004b32:	e8df f003 	tbb	[pc, r3]
 8004b36:	7f7d      	.short	0x7f7d
 8004b38:	7131      	.short	0x7131
 8004b3a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8004b3e:	441d      	add	r5, r3
 8004b40:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8004b44:	2820      	cmp	r0, #32
 8004b46:	dd13      	ble.n	8004b70 <_dtoa_r+0x210>
 8004b48:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8004b4c:	9b00      	ldr	r3, [sp, #0]
 8004b4e:	fa08 f800 	lsl.w	r8, r8, r0
 8004b52:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8004b56:	fa23 f000 	lsr.w	r0, r3, r0
 8004b5a:	ea48 0000 	orr.w	r0, r8, r0
 8004b5e:	f7fb fc85 	bl	800046c <__aeabi_ui2d>
 8004b62:	2301      	movs	r3, #1
 8004b64:	4682      	mov	sl, r0
 8004b66:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8004b6a:	3d01      	subs	r5, #1
 8004b6c:	9313      	str	r3, [sp, #76]	; 0x4c
 8004b6e:	e772      	b.n	8004a56 <_dtoa_r+0xf6>
 8004b70:	9b00      	ldr	r3, [sp, #0]
 8004b72:	f1c0 0020 	rsb	r0, r0, #32
 8004b76:	fa03 f000 	lsl.w	r0, r3, r0
 8004b7a:	e7f0      	b.n	8004b5e <_dtoa_r+0x1fe>
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e7b1      	b.n	8004ae4 <_dtoa_r+0x184>
 8004b80:	900f      	str	r0, [sp, #60]	; 0x3c
 8004b82:	e7b0      	b.n	8004ae6 <_dtoa_r+0x186>
 8004b84:	9b05      	ldr	r3, [sp, #20]
 8004b86:	eba3 030a 	sub.w	r3, r3, sl
 8004b8a:	9305      	str	r3, [sp, #20]
 8004b8c:	f1ca 0300 	rsb	r3, sl, #0
 8004b90:	9307      	str	r3, [sp, #28]
 8004b92:	2300      	movs	r3, #0
 8004b94:	930e      	str	r3, [sp, #56]	; 0x38
 8004b96:	e7bb      	b.n	8004b10 <_dtoa_r+0x1b0>
 8004b98:	2301      	movs	r3, #1
 8004b9a:	930a      	str	r3, [sp, #40]	; 0x28
 8004b9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	dd59      	ble.n	8004c56 <_dtoa_r+0x2f6>
 8004ba2:	9302      	str	r3, [sp, #8]
 8004ba4:	4699      	mov	r9, r3
 8004ba6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004ba8:	2200      	movs	r2, #0
 8004baa:	6072      	str	r2, [r6, #4]
 8004bac:	2204      	movs	r2, #4
 8004bae:	f102 0014 	add.w	r0, r2, #20
 8004bb2:	4298      	cmp	r0, r3
 8004bb4:	6871      	ldr	r1, [r6, #4]
 8004bb6:	d953      	bls.n	8004c60 <_dtoa_r+0x300>
 8004bb8:	4620      	mov	r0, r4
 8004bba:	f000 fcaa 	bl	8005512 <_Balloc>
 8004bbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004bc0:	6030      	str	r0, [r6, #0]
 8004bc2:	f1b9 0f0e 	cmp.w	r9, #14
 8004bc6:	f8d3 b000 	ldr.w	fp, [r3]
 8004bca:	f200 80e6 	bhi.w	8004d9a <_dtoa_r+0x43a>
 8004bce:	2d00      	cmp	r5, #0
 8004bd0:	f000 80e3 	beq.w	8004d9a <_dtoa_r+0x43a>
 8004bd4:	ed9d 7b00 	vldr	d7, [sp]
 8004bd8:	f1ba 0f00 	cmp.w	sl, #0
 8004bdc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8004be0:	dd74      	ble.n	8004ccc <_dtoa_r+0x36c>
 8004be2:	4a2a      	ldr	r2, [pc, #168]	; (8004c8c <_dtoa_r+0x32c>)
 8004be4:	f00a 030f 	and.w	r3, sl, #15
 8004be8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004bec:	ed93 7b00 	vldr	d7, [r3]
 8004bf0:	ea4f 162a 	mov.w	r6, sl, asr #4
 8004bf4:	06f0      	lsls	r0, r6, #27
 8004bf6:	ed8d 7b08 	vstr	d7, [sp, #32]
 8004bfa:	d565      	bpl.n	8004cc8 <_dtoa_r+0x368>
 8004bfc:	4b24      	ldr	r3, [pc, #144]	; (8004c90 <_dtoa_r+0x330>)
 8004bfe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c02:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004c06:	f7fb fdd5 	bl	80007b4 <__aeabi_ddiv>
 8004c0a:	e9cd 0100 	strd	r0, r1, [sp]
 8004c0e:	f006 060f 	and.w	r6, r6, #15
 8004c12:	2503      	movs	r5, #3
 8004c14:	4f1e      	ldr	r7, [pc, #120]	; (8004c90 <_dtoa_r+0x330>)
 8004c16:	e04c      	b.n	8004cb2 <_dtoa_r+0x352>
 8004c18:	2301      	movs	r3, #1
 8004c1a:	930a      	str	r3, [sp, #40]	; 0x28
 8004c1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c1e:	4453      	add	r3, sl
 8004c20:	f103 0901 	add.w	r9, r3, #1
 8004c24:	9302      	str	r3, [sp, #8]
 8004c26:	464b      	mov	r3, r9
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	bfb8      	it	lt
 8004c2c:	2301      	movlt	r3, #1
 8004c2e:	e7ba      	b.n	8004ba6 <_dtoa_r+0x246>
 8004c30:	2300      	movs	r3, #0
 8004c32:	e7b2      	b.n	8004b9a <_dtoa_r+0x23a>
 8004c34:	2300      	movs	r3, #0
 8004c36:	e7f0      	b.n	8004c1a <_dtoa_r+0x2ba>
 8004c38:	2501      	movs	r5, #1
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	9306      	str	r3, [sp, #24]
 8004c3e:	950a      	str	r5, [sp, #40]	; 0x28
 8004c40:	f04f 33ff 	mov.w	r3, #4294967295
 8004c44:	9302      	str	r3, [sp, #8]
 8004c46:	4699      	mov	r9, r3
 8004c48:	2200      	movs	r2, #0
 8004c4a:	2312      	movs	r3, #18
 8004c4c:	920b      	str	r2, [sp, #44]	; 0x2c
 8004c4e:	e7aa      	b.n	8004ba6 <_dtoa_r+0x246>
 8004c50:	2301      	movs	r3, #1
 8004c52:	930a      	str	r3, [sp, #40]	; 0x28
 8004c54:	e7f4      	b.n	8004c40 <_dtoa_r+0x2e0>
 8004c56:	2301      	movs	r3, #1
 8004c58:	9302      	str	r3, [sp, #8]
 8004c5a:	4699      	mov	r9, r3
 8004c5c:	461a      	mov	r2, r3
 8004c5e:	e7f5      	b.n	8004c4c <_dtoa_r+0x2ec>
 8004c60:	3101      	adds	r1, #1
 8004c62:	6071      	str	r1, [r6, #4]
 8004c64:	0052      	lsls	r2, r2, #1
 8004c66:	e7a2      	b.n	8004bae <_dtoa_r+0x24e>
 8004c68:	636f4361 	.word	0x636f4361
 8004c6c:	3fd287a7 	.word	0x3fd287a7
 8004c70:	8b60c8b3 	.word	0x8b60c8b3
 8004c74:	3fc68a28 	.word	0x3fc68a28
 8004c78:	509f79fb 	.word	0x509f79fb
 8004c7c:	3fd34413 	.word	0x3fd34413
 8004c80:	7ff00000 	.word	0x7ff00000
 8004c84:	080071c9 	.word	0x080071c9
 8004c88:	3ff80000 	.word	0x3ff80000
 8004c8c:	08007200 	.word	0x08007200
 8004c90:	080071d8 	.word	0x080071d8
 8004c94:	080071d3 	.word	0x080071d3
 8004c98:	07f1      	lsls	r1, r6, #31
 8004c9a:	d508      	bpl.n	8004cae <_dtoa_r+0x34e>
 8004c9c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004ca0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ca4:	f7fb fc5c 	bl	8000560 <__aeabi_dmul>
 8004ca8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004cac:	3501      	adds	r5, #1
 8004cae:	1076      	asrs	r6, r6, #1
 8004cb0:	3708      	adds	r7, #8
 8004cb2:	2e00      	cmp	r6, #0
 8004cb4:	d1f0      	bne.n	8004c98 <_dtoa_r+0x338>
 8004cb6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004cba:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004cbe:	f7fb fd79 	bl	80007b4 <__aeabi_ddiv>
 8004cc2:	e9cd 0100 	strd	r0, r1, [sp]
 8004cc6:	e01a      	b.n	8004cfe <_dtoa_r+0x39e>
 8004cc8:	2502      	movs	r5, #2
 8004cca:	e7a3      	b.n	8004c14 <_dtoa_r+0x2b4>
 8004ccc:	f000 80a0 	beq.w	8004e10 <_dtoa_r+0x4b0>
 8004cd0:	f1ca 0600 	rsb	r6, sl, #0
 8004cd4:	4b9f      	ldr	r3, [pc, #636]	; (8004f54 <_dtoa_r+0x5f4>)
 8004cd6:	4fa0      	ldr	r7, [pc, #640]	; (8004f58 <_dtoa_r+0x5f8>)
 8004cd8:	f006 020f 	and.w	r2, r6, #15
 8004cdc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004ce8:	f7fb fc3a 	bl	8000560 <__aeabi_dmul>
 8004cec:	e9cd 0100 	strd	r0, r1, [sp]
 8004cf0:	1136      	asrs	r6, r6, #4
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	2502      	movs	r5, #2
 8004cf6:	2e00      	cmp	r6, #0
 8004cf8:	d17f      	bne.n	8004dfa <_dtoa_r+0x49a>
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d1e1      	bne.n	8004cc2 <_dtoa_r+0x362>
 8004cfe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	f000 8087 	beq.w	8004e14 <_dtoa_r+0x4b4>
 8004d06:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	4b93      	ldr	r3, [pc, #588]	; (8004f5c <_dtoa_r+0x5fc>)
 8004d0e:	4630      	mov	r0, r6
 8004d10:	4639      	mov	r1, r7
 8004d12:	f7fb fe97 	bl	8000a44 <__aeabi_dcmplt>
 8004d16:	2800      	cmp	r0, #0
 8004d18:	d07c      	beq.n	8004e14 <_dtoa_r+0x4b4>
 8004d1a:	f1b9 0f00 	cmp.w	r9, #0
 8004d1e:	d079      	beq.n	8004e14 <_dtoa_r+0x4b4>
 8004d20:	9b02      	ldr	r3, [sp, #8]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	dd35      	ble.n	8004d92 <_dtoa_r+0x432>
 8004d26:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004d2a:	9308      	str	r3, [sp, #32]
 8004d2c:	4639      	mov	r1, r7
 8004d2e:	2200      	movs	r2, #0
 8004d30:	4b8b      	ldr	r3, [pc, #556]	; (8004f60 <_dtoa_r+0x600>)
 8004d32:	4630      	mov	r0, r6
 8004d34:	f7fb fc14 	bl	8000560 <__aeabi_dmul>
 8004d38:	e9cd 0100 	strd	r0, r1, [sp]
 8004d3c:	9f02      	ldr	r7, [sp, #8]
 8004d3e:	3501      	adds	r5, #1
 8004d40:	4628      	mov	r0, r5
 8004d42:	f7fb fba3 	bl	800048c <__aeabi_i2d>
 8004d46:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004d4a:	f7fb fc09 	bl	8000560 <__aeabi_dmul>
 8004d4e:	2200      	movs	r2, #0
 8004d50:	4b84      	ldr	r3, [pc, #528]	; (8004f64 <_dtoa_r+0x604>)
 8004d52:	f7fb fa4f 	bl	80001f4 <__adddf3>
 8004d56:	4605      	mov	r5, r0
 8004d58:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004d5c:	2f00      	cmp	r7, #0
 8004d5e:	d15d      	bne.n	8004e1c <_dtoa_r+0x4bc>
 8004d60:	2200      	movs	r2, #0
 8004d62:	4b81      	ldr	r3, [pc, #516]	; (8004f68 <_dtoa_r+0x608>)
 8004d64:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d68:	f7fb fa42 	bl	80001f0 <__aeabi_dsub>
 8004d6c:	462a      	mov	r2, r5
 8004d6e:	4633      	mov	r3, r6
 8004d70:	e9cd 0100 	strd	r0, r1, [sp]
 8004d74:	f7fb fe84 	bl	8000a80 <__aeabi_dcmpgt>
 8004d78:	2800      	cmp	r0, #0
 8004d7a:	f040 8288 	bne.w	800528e <_dtoa_r+0x92e>
 8004d7e:	462a      	mov	r2, r5
 8004d80:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004d84:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d88:	f7fb fe5c 	bl	8000a44 <__aeabi_dcmplt>
 8004d8c:	2800      	cmp	r0, #0
 8004d8e:	f040 827c 	bne.w	800528a <_dtoa_r+0x92a>
 8004d92:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004d96:	e9cd 2300 	strd	r2, r3, [sp]
 8004d9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	f2c0 8150 	blt.w	8005042 <_dtoa_r+0x6e2>
 8004da2:	f1ba 0f0e 	cmp.w	sl, #14
 8004da6:	f300 814c 	bgt.w	8005042 <_dtoa_r+0x6e2>
 8004daa:	4b6a      	ldr	r3, [pc, #424]	; (8004f54 <_dtoa_r+0x5f4>)
 8004dac:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004db0:	ed93 7b00 	vldr	d7, [r3]
 8004db4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004dbc:	f280 80d8 	bge.w	8004f70 <_dtoa_r+0x610>
 8004dc0:	f1b9 0f00 	cmp.w	r9, #0
 8004dc4:	f300 80d4 	bgt.w	8004f70 <_dtoa_r+0x610>
 8004dc8:	f040 825e 	bne.w	8005288 <_dtoa_r+0x928>
 8004dcc:	2200      	movs	r2, #0
 8004dce:	4b66      	ldr	r3, [pc, #408]	; (8004f68 <_dtoa_r+0x608>)
 8004dd0:	ec51 0b17 	vmov	r0, r1, d7
 8004dd4:	f7fb fbc4 	bl	8000560 <__aeabi_dmul>
 8004dd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004ddc:	f7fb fe46 	bl	8000a6c <__aeabi_dcmpge>
 8004de0:	464f      	mov	r7, r9
 8004de2:	464e      	mov	r6, r9
 8004de4:	2800      	cmp	r0, #0
 8004de6:	f040 8234 	bne.w	8005252 <_dtoa_r+0x8f2>
 8004dea:	2331      	movs	r3, #49	; 0x31
 8004dec:	f10b 0501 	add.w	r5, fp, #1
 8004df0:	f88b 3000 	strb.w	r3, [fp]
 8004df4:	f10a 0a01 	add.w	sl, sl, #1
 8004df8:	e22f      	b.n	800525a <_dtoa_r+0x8fa>
 8004dfa:	07f2      	lsls	r2, r6, #31
 8004dfc:	d505      	bpl.n	8004e0a <_dtoa_r+0x4aa>
 8004dfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e02:	f7fb fbad 	bl	8000560 <__aeabi_dmul>
 8004e06:	3501      	adds	r5, #1
 8004e08:	2301      	movs	r3, #1
 8004e0a:	1076      	asrs	r6, r6, #1
 8004e0c:	3708      	adds	r7, #8
 8004e0e:	e772      	b.n	8004cf6 <_dtoa_r+0x396>
 8004e10:	2502      	movs	r5, #2
 8004e12:	e774      	b.n	8004cfe <_dtoa_r+0x39e>
 8004e14:	f8cd a020 	str.w	sl, [sp, #32]
 8004e18:	464f      	mov	r7, r9
 8004e1a:	e791      	b.n	8004d40 <_dtoa_r+0x3e0>
 8004e1c:	4b4d      	ldr	r3, [pc, #308]	; (8004f54 <_dtoa_r+0x5f4>)
 8004e1e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004e22:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8004e26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d047      	beq.n	8004ebc <_dtoa_r+0x55c>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	460b      	mov	r3, r1
 8004e30:	2000      	movs	r0, #0
 8004e32:	494e      	ldr	r1, [pc, #312]	; (8004f6c <_dtoa_r+0x60c>)
 8004e34:	f7fb fcbe 	bl	80007b4 <__aeabi_ddiv>
 8004e38:	462a      	mov	r2, r5
 8004e3a:	4633      	mov	r3, r6
 8004e3c:	f7fb f9d8 	bl	80001f0 <__aeabi_dsub>
 8004e40:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004e44:	465d      	mov	r5, fp
 8004e46:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004e4a:	f7fb fe39 	bl	8000ac0 <__aeabi_d2iz>
 8004e4e:	4606      	mov	r6, r0
 8004e50:	f7fb fb1c 	bl	800048c <__aeabi_i2d>
 8004e54:	4602      	mov	r2, r0
 8004e56:	460b      	mov	r3, r1
 8004e58:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004e5c:	f7fb f9c8 	bl	80001f0 <__aeabi_dsub>
 8004e60:	3630      	adds	r6, #48	; 0x30
 8004e62:	f805 6b01 	strb.w	r6, [r5], #1
 8004e66:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004e6a:	e9cd 0100 	strd	r0, r1, [sp]
 8004e6e:	f7fb fde9 	bl	8000a44 <__aeabi_dcmplt>
 8004e72:	2800      	cmp	r0, #0
 8004e74:	d163      	bne.n	8004f3e <_dtoa_r+0x5de>
 8004e76:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004e7a:	2000      	movs	r0, #0
 8004e7c:	4937      	ldr	r1, [pc, #220]	; (8004f5c <_dtoa_r+0x5fc>)
 8004e7e:	f7fb f9b7 	bl	80001f0 <__aeabi_dsub>
 8004e82:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004e86:	f7fb fddd 	bl	8000a44 <__aeabi_dcmplt>
 8004e8a:	2800      	cmp	r0, #0
 8004e8c:	f040 80b7 	bne.w	8004ffe <_dtoa_r+0x69e>
 8004e90:	eba5 030b 	sub.w	r3, r5, fp
 8004e94:	429f      	cmp	r7, r3
 8004e96:	f77f af7c 	ble.w	8004d92 <_dtoa_r+0x432>
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	4b30      	ldr	r3, [pc, #192]	; (8004f60 <_dtoa_r+0x600>)
 8004e9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004ea2:	f7fb fb5d 	bl	8000560 <__aeabi_dmul>
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004eac:	4b2c      	ldr	r3, [pc, #176]	; (8004f60 <_dtoa_r+0x600>)
 8004eae:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004eb2:	f7fb fb55 	bl	8000560 <__aeabi_dmul>
 8004eb6:	e9cd 0100 	strd	r0, r1, [sp]
 8004eba:	e7c4      	b.n	8004e46 <_dtoa_r+0x4e6>
 8004ebc:	462a      	mov	r2, r5
 8004ebe:	4633      	mov	r3, r6
 8004ec0:	f7fb fb4e 	bl	8000560 <__aeabi_dmul>
 8004ec4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004ec8:	eb0b 0507 	add.w	r5, fp, r7
 8004ecc:	465e      	mov	r6, fp
 8004ece:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004ed2:	f7fb fdf5 	bl	8000ac0 <__aeabi_d2iz>
 8004ed6:	4607      	mov	r7, r0
 8004ed8:	f7fb fad8 	bl	800048c <__aeabi_i2d>
 8004edc:	3730      	adds	r7, #48	; 0x30
 8004ede:	4602      	mov	r2, r0
 8004ee0:	460b      	mov	r3, r1
 8004ee2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004ee6:	f7fb f983 	bl	80001f0 <__aeabi_dsub>
 8004eea:	f806 7b01 	strb.w	r7, [r6], #1
 8004eee:	42ae      	cmp	r6, r5
 8004ef0:	e9cd 0100 	strd	r0, r1, [sp]
 8004ef4:	f04f 0200 	mov.w	r2, #0
 8004ef8:	d126      	bne.n	8004f48 <_dtoa_r+0x5e8>
 8004efa:	4b1c      	ldr	r3, [pc, #112]	; (8004f6c <_dtoa_r+0x60c>)
 8004efc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004f00:	f7fb f978 	bl	80001f4 <__adddf3>
 8004f04:	4602      	mov	r2, r0
 8004f06:	460b      	mov	r3, r1
 8004f08:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004f0c:	f7fb fdb8 	bl	8000a80 <__aeabi_dcmpgt>
 8004f10:	2800      	cmp	r0, #0
 8004f12:	d174      	bne.n	8004ffe <_dtoa_r+0x69e>
 8004f14:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004f18:	2000      	movs	r0, #0
 8004f1a:	4914      	ldr	r1, [pc, #80]	; (8004f6c <_dtoa_r+0x60c>)
 8004f1c:	f7fb f968 	bl	80001f0 <__aeabi_dsub>
 8004f20:	4602      	mov	r2, r0
 8004f22:	460b      	mov	r3, r1
 8004f24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004f28:	f7fb fd8c 	bl	8000a44 <__aeabi_dcmplt>
 8004f2c:	2800      	cmp	r0, #0
 8004f2e:	f43f af30 	beq.w	8004d92 <_dtoa_r+0x432>
 8004f32:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004f36:	2b30      	cmp	r3, #48	; 0x30
 8004f38:	f105 32ff 	add.w	r2, r5, #4294967295
 8004f3c:	d002      	beq.n	8004f44 <_dtoa_r+0x5e4>
 8004f3e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8004f42:	e04a      	b.n	8004fda <_dtoa_r+0x67a>
 8004f44:	4615      	mov	r5, r2
 8004f46:	e7f4      	b.n	8004f32 <_dtoa_r+0x5d2>
 8004f48:	4b05      	ldr	r3, [pc, #20]	; (8004f60 <_dtoa_r+0x600>)
 8004f4a:	f7fb fb09 	bl	8000560 <__aeabi_dmul>
 8004f4e:	e9cd 0100 	strd	r0, r1, [sp]
 8004f52:	e7bc      	b.n	8004ece <_dtoa_r+0x56e>
 8004f54:	08007200 	.word	0x08007200
 8004f58:	080071d8 	.word	0x080071d8
 8004f5c:	3ff00000 	.word	0x3ff00000
 8004f60:	40240000 	.word	0x40240000
 8004f64:	401c0000 	.word	0x401c0000
 8004f68:	40140000 	.word	0x40140000
 8004f6c:	3fe00000 	.word	0x3fe00000
 8004f70:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004f74:	465d      	mov	r5, fp
 8004f76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004f7a:	4630      	mov	r0, r6
 8004f7c:	4639      	mov	r1, r7
 8004f7e:	f7fb fc19 	bl	80007b4 <__aeabi_ddiv>
 8004f82:	f7fb fd9d 	bl	8000ac0 <__aeabi_d2iz>
 8004f86:	4680      	mov	r8, r0
 8004f88:	f7fb fa80 	bl	800048c <__aeabi_i2d>
 8004f8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004f90:	f7fb fae6 	bl	8000560 <__aeabi_dmul>
 8004f94:	4602      	mov	r2, r0
 8004f96:	460b      	mov	r3, r1
 8004f98:	4630      	mov	r0, r6
 8004f9a:	4639      	mov	r1, r7
 8004f9c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8004fa0:	f7fb f926 	bl	80001f0 <__aeabi_dsub>
 8004fa4:	f805 6b01 	strb.w	r6, [r5], #1
 8004fa8:	eba5 060b 	sub.w	r6, r5, fp
 8004fac:	45b1      	cmp	r9, r6
 8004fae:	4602      	mov	r2, r0
 8004fb0:	460b      	mov	r3, r1
 8004fb2:	d139      	bne.n	8005028 <_dtoa_r+0x6c8>
 8004fb4:	f7fb f91e 	bl	80001f4 <__adddf3>
 8004fb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004fbc:	4606      	mov	r6, r0
 8004fbe:	460f      	mov	r7, r1
 8004fc0:	f7fb fd5e 	bl	8000a80 <__aeabi_dcmpgt>
 8004fc4:	b9c8      	cbnz	r0, 8004ffa <_dtoa_r+0x69a>
 8004fc6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004fca:	4630      	mov	r0, r6
 8004fcc:	4639      	mov	r1, r7
 8004fce:	f7fb fd2f 	bl	8000a30 <__aeabi_dcmpeq>
 8004fd2:	b110      	cbz	r0, 8004fda <_dtoa_r+0x67a>
 8004fd4:	f018 0f01 	tst.w	r8, #1
 8004fd8:	d10f      	bne.n	8004ffa <_dtoa_r+0x69a>
 8004fda:	9904      	ldr	r1, [sp, #16]
 8004fdc:	4620      	mov	r0, r4
 8004fde:	f000 facc 	bl	800557a <_Bfree>
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004fe6:	702b      	strb	r3, [r5, #0]
 8004fe8:	f10a 0301 	add.w	r3, sl, #1
 8004fec:	6013      	str	r3, [r2, #0]
 8004fee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	f000 8241 	beq.w	8005478 <_dtoa_r+0xb18>
 8004ff6:	601d      	str	r5, [r3, #0]
 8004ff8:	e23e      	b.n	8005478 <_dtoa_r+0xb18>
 8004ffa:	f8cd a020 	str.w	sl, [sp, #32]
 8004ffe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005002:	2a39      	cmp	r2, #57	; 0x39
 8005004:	f105 33ff 	add.w	r3, r5, #4294967295
 8005008:	d108      	bne.n	800501c <_dtoa_r+0x6bc>
 800500a:	459b      	cmp	fp, r3
 800500c:	d10a      	bne.n	8005024 <_dtoa_r+0x6c4>
 800500e:	9b08      	ldr	r3, [sp, #32]
 8005010:	3301      	adds	r3, #1
 8005012:	9308      	str	r3, [sp, #32]
 8005014:	2330      	movs	r3, #48	; 0x30
 8005016:	f88b 3000 	strb.w	r3, [fp]
 800501a:	465b      	mov	r3, fp
 800501c:	781a      	ldrb	r2, [r3, #0]
 800501e:	3201      	adds	r2, #1
 8005020:	701a      	strb	r2, [r3, #0]
 8005022:	e78c      	b.n	8004f3e <_dtoa_r+0x5de>
 8005024:	461d      	mov	r5, r3
 8005026:	e7ea      	b.n	8004ffe <_dtoa_r+0x69e>
 8005028:	2200      	movs	r2, #0
 800502a:	4b9b      	ldr	r3, [pc, #620]	; (8005298 <_dtoa_r+0x938>)
 800502c:	f7fb fa98 	bl	8000560 <__aeabi_dmul>
 8005030:	2200      	movs	r2, #0
 8005032:	2300      	movs	r3, #0
 8005034:	4606      	mov	r6, r0
 8005036:	460f      	mov	r7, r1
 8005038:	f7fb fcfa 	bl	8000a30 <__aeabi_dcmpeq>
 800503c:	2800      	cmp	r0, #0
 800503e:	d09a      	beq.n	8004f76 <_dtoa_r+0x616>
 8005040:	e7cb      	b.n	8004fda <_dtoa_r+0x67a>
 8005042:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005044:	2a00      	cmp	r2, #0
 8005046:	f000 808b 	beq.w	8005160 <_dtoa_r+0x800>
 800504a:	9a06      	ldr	r2, [sp, #24]
 800504c:	2a01      	cmp	r2, #1
 800504e:	dc6e      	bgt.n	800512e <_dtoa_r+0x7ce>
 8005050:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005052:	2a00      	cmp	r2, #0
 8005054:	d067      	beq.n	8005126 <_dtoa_r+0x7c6>
 8005056:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800505a:	9f07      	ldr	r7, [sp, #28]
 800505c:	9d05      	ldr	r5, [sp, #20]
 800505e:	9a05      	ldr	r2, [sp, #20]
 8005060:	2101      	movs	r1, #1
 8005062:	441a      	add	r2, r3
 8005064:	4620      	mov	r0, r4
 8005066:	9205      	str	r2, [sp, #20]
 8005068:	4498      	add	r8, r3
 800506a:	f000 fb26 	bl	80056ba <__i2b>
 800506e:	4606      	mov	r6, r0
 8005070:	2d00      	cmp	r5, #0
 8005072:	dd0c      	ble.n	800508e <_dtoa_r+0x72e>
 8005074:	f1b8 0f00 	cmp.w	r8, #0
 8005078:	dd09      	ble.n	800508e <_dtoa_r+0x72e>
 800507a:	4545      	cmp	r5, r8
 800507c:	9a05      	ldr	r2, [sp, #20]
 800507e:	462b      	mov	r3, r5
 8005080:	bfa8      	it	ge
 8005082:	4643      	movge	r3, r8
 8005084:	1ad2      	subs	r2, r2, r3
 8005086:	9205      	str	r2, [sp, #20]
 8005088:	1aed      	subs	r5, r5, r3
 800508a:	eba8 0803 	sub.w	r8, r8, r3
 800508e:	9b07      	ldr	r3, [sp, #28]
 8005090:	b1eb      	cbz	r3, 80050ce <_dtoa_r+0x76e>
 8005092:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005094:	2b00      	cmp	r3, #0
 8005096:	d067      	beq.n	8005168 <_dtoa_r+0x808>
 8005098:	b18f      	cbz	r7, 80050be <_dtoa_r+0x75e>
 800509a:	4631      	mov	r1, r6
 800509c:	463a      	mov	r2, r7
 800509e:	4620      	mov	r0, r4
 80050a0:	f000 fbaa 	bl	80057f8 <__pow5mult>
 80050a4:	9a04      	ldr	r2, [sp, #16]
 80050a6:	4601      	mov	r1, r0
 80050a8:	4606      	mov	r6, r0
 80050aa:	4620      	mov	r0, r4
 80050ac:	f000 fb0e 	bl	80056cc <__multiply>
 80050b0:	9904      	ldr	r1, [sp, #16]
 80050b2:	9008      	str	r0, [sp, #32]
 80050b4:	4620      	mov	r0, r4
 80050b6:	f000 fa60 	bl	800557a <_Bfree>
 80050ba:	9b08      	ldr	r3, [sp, #32]
 80050bc:	9304      	str	r3, [sp, #16]
 80050be:	9b07      	ldr	r3, [sp, #28]
 80050c0:	1bda      	subs	r2, r3, r7
 80050c2:	d004      	beq.n	80050ce <_dtoa_r+0x76e>
 80050c4:	9904      	ldr	r1, [sp, #16]
 80050c6:	4620      	mov	r0, r4
 80050c8:	f000 fb96 	bl	80057f8 <__pow5mult>
 80050cc:	9004      	str	r0, [sp, #16]
 80050ce:	2101      	movs	r1, #1
 80050d0:	4620      	mov	r0, r4
 80050d2:	f000 faf2 	bl	80056ba <__i2b>
 80050d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80050d8:	4607      	mov	r7, r0
 80050da:	2b00      	cmp	r3, #0
 80050dc:	f000 81d0 	beq.w	8005480 <_dtoa_r+0xb20>
 80050e0:	461a      	mov	r2, r3
 80050e2:	4601      	mov	r1, r0
 80050e4:	4620      	mov	r0, r4
 80050e6:	f000 fb87 	bl	80057f8 <__pow5mult>
 80050ea:	9b06      	ldr	r3, [sp, #24]
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	4607      	mov	r7, r0
 80050f0:	dc40      	bgt.n	8005174 <_dtoa_r+0x814>
 80050f2:	9b00      	ldr	r3, [sp, #0]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d139      	bne.n	800516c <_dtoa_r+0x80c>
 80050f8:	9b01      	ldr	r3, [sp, #4]
 80050fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d136      	bne.n	8005170 <_dtoa_r+0x810>
 8005102:	9b01      	ldr	r3, [sp, #4]
 8005104:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005108:	0d1b      	lsrs	r3, r3, #20
 800510a:	051b      	lsls	r3, r3, #20
 800510c:	b12b      	cbz	r3, 800511a <_dtoa_r+0x7ba>
 800510e:	9b05      	ldr	r3, [sp, #20]
 8005110:	3301      	adds	r3, #1
 8005112:	9305      	str	r3, [sp, #20]
 8005114:	f108 0801 	add.w	r8, r8, #1
 8005118:	2301      	movs	r3, #1
 800511a:	9307      	str	r3, [sp, #28]
 800511c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800511e:	2b00      	cmp	r3, #0
 8005120:	d12a      	bne.n	8005178 <_dtoa_r+0x818>
 8005122:	2001      	movs	r0, #1
 8005124:	e030      	b.n	8005188 <_dtoa_r+0x828>
 8005126:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005128:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800512c:	e795      	b.n	800505a <_dtoa_r+0x6fa>
 800512e:	9b07      	ldr	r3, [sp, #28]
 8005130:	f109 37ff 	add.w	r7, r9, #4294967295
 8005134:	42bb      	cmp	r3, r7
 8005136:	bfbf      	itttt	lt
 8005138:	9b07      	ldrlt	r3, [sp, #28]
 800513a:	9707      	strlt	r7, [sp, #28]
 800513c:	1afa      	sublt	r2, r7, r3
 800513e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005140:	bfbb      	ittet	lt
 8005142:	189b      	addlt	r3, r3, r2
 8005144:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005146:	1bdf      	subge	r7, r3, r7
 8005148:	2700      	movlt	r7, #0
 800514a:	f1b9 0f00 	cmp.w	r9, #0
 800514e:	bfb5      	itete	lt
 8005150:	9b05      	ldrlt	r3, [sp, #20]
 8005152:	9d05      	ldrge	r5, [sp, #20]
 8005154:	eba3 0509 	sublt.w	r5, r3, r9
 8005158:	464b      	movge	r3, r9
 800515a:	bfb8      	it	lt
 800515c:	2300      	movlt	r3, #0
 800515e:	e77e      	b.n	800505e <_dtoa_r+0x6fe>
 8005160:	9f07      	ldr	r7, [sp, #28]
 8005162:	9d05      	ldr	r5, [sp, #20]
 8005164:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005166:	e783      	b.n	8005070 <_dtoa_r+0x710>
 8005168:	9a07      	ldr	r2, [sp, #28]
 800516a:	e7ab      	b.n	80050c4 <_dtoa_r+0x764>
 800516c:	2300      	movs	r3, #0
 800516e:	e7d4      	b.n	800511a <_dtoa_r+0x7ba>
 8005170:	9b00      	ldr	r3, [sp, #0]
 8005172:	e7d2      	b.n	800511a <_dtoa_r+0x7ba>
 8005174:	2300      	movs	r3, #0
 8005176:	9307      	str	r3, [sp, #28]
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800517e:	6918      	ldr	r0, [r3, #16]
 8005180:	f000 fa4d 	bl	800561e <__hi0bits>
 8005184:	f1c0 0020 	rsb	r0, r0, #32
 8005188:	4440      	add	r0, r8
 800518a:	f010 001f 	ands.w	r0, r0, #31
 800518e:	d047      	beq.n	8005220 <_dtoa_r+0x8c0>
 8005190:	f1c0 0320 	rsb	r3, r0, #32
 8005194:	2b04      	cmp	r3, #4
 8005196:	dd3b      	ble.n	8005210 <_dtoa_r+0x8b0>
 8005198:	9b05      	ldr	r3, [sp, #20]
 800519a:	f1c0 001c 	rsb	r0, r0, #28
 800519e:	4403      	add	r3, r0
 80051a0:	9305      	str	r3, [sp, #20]
 80051a2:	4405      	add	r5, r0
 80051a4:	4480      	add	r8, r0
 80051a6:	9b05      	ldr	r3, [sp, #20]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	dd05      	ble.n	80051b8 <_dtoa_r+0x858>
 80051ac:	461a      	mov	r2, r3
 80051ae:	9904      	ldr	r1, [sp, #16]
 80051b0:	4620      	mov	r0, r4
 80051b2:	f000 fb6f 	bl	8005894 <__lshift>
 80051b6:	9004      	str	r0, [sp, #16]
 80051b8:	f1b8 0f00 	cmp.w	r8, #0
 80051bc:	dd05      	ble.n	80051ca <_dtoa_r+0x86a>
 80051be:	4639      	mov	r1, r7
 80051c0:	4642      	mov	r2, r8
 80051c2:	4620      	mov	r0, r4
 80051c4:	f000 fb66 	bl	8005894 <__lshift>
 80051c8:	4607      	mov	r7, r0
 80051ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80051cc:	b353      	cbz	r3, 8005224 <_dtoa_r+0x8c4>
 80051ce:	4639      	mov	r1, r7
 80051d0:	9804      	ldr	r0, [sp, #16]
 80051d2:	f000 fbb3 	bl	800593c <__mcmp>
 80051d6:	2800      	cmp	r0, #0
 80051d8:	da24      	bge.n	8005224 <_dtoa_r+0x8c4>
 80051da:	2300      	movs	r3, #0
 80051dc:	220a      	movs	r2, #10
 80051de:	9904      	ldr	r1, [sp, #16]
 80051e0:	4620      	mov	r0, r4
 80051e2:	f000 f9e1 	bl	80055a8 <__multadd>
 80051e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051e8:	9004      	str	r0, [sp, #16]
 80051ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	f000 814d 	beq.w	800548e <_dtoa_r+0xb2e>
 80051f4:	2300      	movs	r3, #0
 80051f6:	4631      	mov	r1, r6
 80051f8:	220a      	movs	r2, #10
 80051fa:	4620      	mov	r0, r4
 80051fc:	f000 f9d4 	bl	80055a8 <__multadd>
 8005200:	9b02      	ldr	r3, [sp, #8]
 8005202:	2b00      	cmp	r3, #0
 8005204:	4606      	mov	r6, r0
 8005206:	dc4f      	bgt.n	80052a8 <_dtoa_r+0x948>
 8005208:	9b06      	ldr	r3, [sp, #24]
 800520a:	2b02      	cmp	r3, #2
 800520c:	dd4c      	ble.n	80052a8 <_dtoa_r+0x948>
 800520e:	e011      	b.n	8005234 <_dtoa_r+0x8d4>
 8005210:	d0c9      	beq.n	80051a6 <_dtoa_r+0x846>
 8005212:	9a05      	ldr	r2, [sp, #20]
 8005214:	331c      	adds	r3, #28
 8005216:	441a      	add	r2, r3
 8005218:	9205      	str	r2, [sp, #20]
 800521a:	441d      	add	r5, r3
 800521c:	4498      	add	r8, r3
 800521e:	e7c2      	b.n	80051a6 <_dtoa_r+0x846>
 8005220:	4603      	mov	r3, r0
 8005222:	e7f6      	b.n	8005212 <_dtoa_r+0x8b2>
 8005224:	f1b9 0f00 	cmp.w	r9, #0
 8005228:	dc38      	bgt.n	800529c <_dtoa_r+0x93c>
 800522a:	9b06      	ldr	r3, [sp, #24]
 800522c:	2b02      	cmp	r3, #2
 800522e:	dd35      	ble.n	800529c <_dtoa_r+0x93c>
 8005230:	f8cd 9008 	str.w	r9, [sp, #8]
 8005234:	9b02      	ldr	r3, [sp, #8]
 8005236:	b963      	cbnz	r3, 8005252 <_dtoa_r+0x8f2>
 8005238:	4639      	mov	r1, r7
 800523a:	2205      	movs	r2, #5
 800523c:	4620      	mov	r0, r4
 800523e:	f000 f9b3 	bl	80055a8 <__multadd>
 8005242:	4601      	mov	r1, r0
 8005244:	4607      	mov	r7, r0
 8005246:	9804      	ldr	r0, [sp, #16]
 8005248:	f000 fb78 	bl	800593c <__mcmp>
 800524c:	2800      	cmp	r0, #0
 800524e:	f73f adcc 	bgt.w	8004dea <_dtoa_r+0x48a>
 8005252:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005254:	465d      	mov	r5, fp
 8005256:	ea6f 0a03 	mvn.w	sl, r3
 800525a:	f04f 0900 	mov.w	r9, #0
 800525e:	4639      	mov	r1, r7
 8005260:	4620      	mov	r0, r4
 8005262:	f000 f98a 	bl	800557a <_Bfree>
 8005266:	2e00      	cmp	r6, #0
 8005268:	f43f aeb7 	beq.w	8004fda <_dtoa_r+0x67a>
 800526c:	f1b9 0f00 	cmp.w	r9, #0
 8005270:	d005      	beq.n	800527e <_dtoa_r+0x91e>
 8005272:	45b1      	cmp	r9, r6
 8005274:	d003      	beq.n	800527e <_dtoa_r+0x91e>
 8005276:	4649      	mov	r1, r9
 8005278:	4620      	mov	r0, r4
 800527a:	f000 f97e 	bl	800557a <_Bfree>
 800527e:	4631      	mov	r1, r6
 8005280:	4620      	mov	r0, r4
 8005282:	f000 f97a 	bl	800557a <_Bfree>
 8005286:	e6a8      	b.n	8004fda <_dtoa_r+0x67a>
 8005288:	2700      	movs	r7, #0
 800528a:	463e      	mov	r6, r7
 800528c:	e7e1      	b.n	8005252 <_dtoa_r+0x8f2>
 800528e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005292:	463e      	mov	r6, r7
 8005294:	e5a9      	b.n	8004dea <_dtoa_r+0x48a>
 8005296:	bf00      	nop
 8005298:	40240000 	.word	0x40240000
 800529c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800529e:	f8cd 9008 	str.w	r9, [sp, #8]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	f000 80fa 	beq.w	800549c <_dtoa_r+0xb3c>
 80052a8:	2d00      	cmp	r5, #0
 80052aa:	dd05      	ble.n	80052b8 <_dtoa_r+0x958>
 80052ac:	4631      	mov	r1, r6
 80052ae:	462a      	mov	r2, r5
 80052b0:	4620      	mov	r0, r4
 80052b2:	f000 faef 	bl	8005894 <__lshift>
 80052b6:	4606      	mov	r6, r0
 80052b8:	9b07      	ldr	r3, [sp, #28]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d04c      	beq.n	8005358 <_dtoa_r+0x9f8>
 80052be:	6871      	ldr	r1, [r6, #4]
 80052c0:	4620      	mov	r0, r4
 80052c2:	f000 f926 	bl	8005512 <_Balloc>
 80052c6:	6932      	ldr	r2, [r6, #16]
 80052c8:	3202      	adds	r2, #2
 80052ca:	4605      	mov	r5, r0
 80052cc:	0092      	lsls	r2, r2, #2
 80052ce:	f106 010c 	add.w	r1, r6, #12
 80052d2:	300c      	adds	r0, #12
 80052d4:	f000 f912 	bl	80054fc <memcpy>
 80052d8:	2201      	movs	r2, #1
 80052da:	4629      	mov	r1, r5
 80052dc:	4620      	mov	r0, r4
 80052de:	f000 fad9 	bl	8005894 <__lshift>
 80052e2:	9b00      	ldr	r3, [sp, #0]
 80052e4:	f8cd b014 	str.w	fp, [sp, #20]
 80052e8:	f003 0301 	and.w	r3, r3, #1
 80052ec:	46b1      	mov	r9, r6
 80052ee:	9307      	str	r3, [sp, #28]
 80052f0:	4606      	mov	r6, r0
 80052f2:	4639      	mov	r1, r7
 80052f4:	9804      	ldr	r0, [sp, #16]
 80052f6:	f7ff faa4 	bl	8004842 <quorem>
 80052fa:	4649      	mov	r1, r9
 80052fc:	4605      	mov	r5, r0
 80052fe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005302:	9804      	ldr	r0, [sp, #16]
 8005304:	f000 fb1a 	bl	800593c <__mcmp>
 8005308:	4632      	mov	r2, r6
 800530a:	9000      	str	r0, [sp, #0]
 800530c:	4639      	mov	r1, r7
 800530e:	4620      	mov	r0, r4
 8005310:	f000 fb2e 	bl	8005970 <__mdiff>
 8005314:	68c3      	ldr	r3, [r0, #12]
 8005316:	4602      	mov	r2, r0
 8005318:	bb03      	cbnz	r3, 800535c <_dtoa_r+0x9fc>
 800531a:	4601      	mov	r1, r0
 800531c:	9008      	str	r0, [sp, #32]
 800531e:	9804      	ldr	r0, [sp, #16]
 8005320:	f000 fb0c 	bl	800593c <__mcmp>
 8005324:	9a08      	ldr	r2, [sp, #32]
 8005326:	4603      	mov	r3, r0
 8005328:	4611      	mov	r1, r2
 800532a:	4620      	mov	r0, r4
 800532c:	9308      	str	r3, [sp, #32]
 800532e:	f000 f924 	bl	800557a <_Bfree>
 8005332:	9b08      	ldr	r3, [sp, #32]
 8005334:	b9a3      	cbnz	r3, 8005360 <_dtoa_r+0xa00>
 8005336:	9a06      	ldr	r2, [sp, #24]
 8005338:	b992      	cbnz	r2, 8005360 <_dtoa_r+0xa00>
 800533a:	9a07      	ldr	r2, [sp, #28]
 800533c:	b982      	cbnz	r2, 8005360 <_dtoa_r+0xa00>
 800533e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005342:	d029      	beq.n	8005398 <_dtoa_r+0xa38>
 8005344:	9b00      	ldr	r3, [sp, #0]
 8005346:	2b00      	cmp	r3, #0
 8005348:	dd01      	ble.n	800534e <_dtoa_r+0x9ee>
 800534a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800534e:	9b05      	ldr	r3, [sp, #20]
 8005350:	1c5d      	adds	r5, r3, #1
 8005352:	f883 8000 	strb.w	r8, [r3]
 8005356:	e782      	b.n	800525e <_dtoa_r+0x8fe>
 8005358:	4630      	mov	r0, r6
 800535a:	e7c2      	b.n	80052e2 <_dtoa_r+0x982>
 800535c:	2301      	movs	r3, #1
 800535e:	e7e3      	b.n	8005328 <_dtoa_r+0x9c8>
 8005360:	9a00      	ldr	r2, [sp, #0]
 8005362:	2a00      	cmp	r2, #0
 8005364:	db04      	blt.n	8005370 <_dtoa_r+0xa10>
 8005366:	d125      	bne.n	80053b4 <_dtoa_r+0xa54>
 8005368:	9a06      	ldr	r2, [sp, #24]
 800536a:	bb1a      	cbnz	r2, 80053b4 <_dtoa_r+0xa54>
 800536c:	9a07      	ldr	r2, [sp, #28]
 800536e:	bb0a      	cbnz	r2, 80053b4 <_dtoa_r+0xa54>
 8005370:	2b00      	cmp	r3, #0
 8005372:	ddec      	ble.n	800534e <_dtoa_r+0x9ee>
 8005374:	2201      	movs	r2, #1
 8005376:	9904      	ldr	r1, [sp, #16]
 8005378:	4620      	mov	r0, r4
 800537a:	f000 fa8b 	bl	8005894 <__lshift>
 800537e:	4639      	mov	r1, r7
 8005380:	9004      	str	r0, [sp, #16]
 8005382:	f000 fadb 	bl	800593c <__mcmp>
 8005386:	2800      	cmp	r0, #0
 8005388:	dc03      	bgt.n	8005392 <_dtoa_r+0xa32>
 800538a:	d1e0      	bne.n	800534e <_dtoa_r+0x9ee>
 800538c:	f018 0f01 	tst.w	r8, #1
 8005390:	d0dd      	beq.n	800534e <_dtoa_r+0x9ee>
 8005392:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005396:	d1d8      	bne.n	800534a <_dtoa_r+0x9ea>
 8005398:	9b05      	ldr	r3, [sp, #20]
 800539a:	9a05      	ldr	r2, [sp, #20]
 800539c:	1c5d      	adds	r5, r3, #1
 800539e:	2339      	movs	r3, #57	; 0x39
 80053a0:	7013      	strb	r3, [r2, #0]
 80053a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80053a6:	2b39      	cmp	r3, #57	; 0x39
 80053a8:	f105 32ff 	add.w	r2, r5, #4294967295
 80053ac:	d04f      	beq.n	800544e <_dtoa_r+0xaee>
 80053ae:	3301      	adds	r3, #1
 80053b0:	7013      	strb	r3, [r2, #0]
 80053b2:	e754      	b.n	800525e <_dtoa_r+0x8fe>
 80053b4:	9a05      	ldr	r2, [sp, #20]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	f102 0501 	add.w	r5, r2, #1
 80053bc:	dd06      	ble.n	80053cc <_dtoa_r+0xa6c>
 80053be:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80053c2:	d0e9      	beq.n	8005398 <_dtoa_r+0xa38>
 80053c4:	f108 0801 	add.w	r8, r8, #1
 80053c8:	9b05      	ldr	r3, [sp, #20]
 80053ca:	e7c2      	b.n	8005352 <_dtoa_r+0x9f2>
 80053cc:	9a02      	ldr	r2, [sp, #8]
 80053ce:	f805 8c01 	strb.w	r8, [r5, #-1]
 80053d2:	eba5 030b 	sub.w	r3, r5, fp
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d021      	beq.n	800541e <_dtoa_r+0xabe>
 80053da:	2300      	movs	r3, #0
 80053dc:	220a      	movs	r2, #10
 80053de:	9904      	ldr	r1, [sp, #16]
 80053e0:	4620      	mov	r0, r4
 80053e2:	f000 f8e1 	bl	80055a8 <__multadd>
 80053e6:	45b1      	cmp	r9, r6
 80053e8:	9004      	str	r0, [sp, #16]
 80053ea:	f04f 0300 	mov.w	r3, #0
 80053ee:	f04f 020a 	mov.w	r2, #10
 80053f2:	4649      	mov	r1, r9
 80053f4:	4620      	mov	r0, r4
 80053f6:	d105      	bne.n	8005404 <_dtoa_r+0xaa4>
 80053f8:	f000 f8d6 	bl	80055a8 <__multadd>
 80053fc:	4681      	mov	r9, r0
 80053fe:	4606      	mov	r6, r0
 8005400:	9505      	str	r5, [sp, #20]
 8005402:	e776      	b.n	80052f2 <_dtoa_r+0x992>
 8005404:	f000 f8d0 	bl	80055a8 <__multadd>
 8005408:	4631      	mov	r1, r6
 800540a:	4681      	mov	r9, r0
 800540c:	2300      	movs	r3, #0
 800540e:	220a      	movs	r2, #10
 8005410:	4620      	mov	r0, r4
 8005412:	f000 f8c9 	bl	80055a8 <__multadd>
 8005416:	4606      	mov	r6, r0
 8005418:	e7f2      	b.n	8005400 <_dtoa_r+0xaa0>
 800541a:	f04f 0900 	mov.w	r9, #0
 800541e:	2201      	movs	r2, #1
 8005420:	9904      	ldr	r1, [sp, #16]
 8005422:	4620      	mov	r0, r4
 8005424:	f000 fa36 	bl	8005894 <__lshift>
 8005428:	4639      	mov	r1, r7
 800542a:	9004      	str	r0, [sp, #16]
 800542c:	f000 fa86 	bl	800593c <__mcmp>
 8005430:	2800      	cmp	r0, #0
 8005432:	dcb6      	bgt.n	80053a2 <_dtoa_r+0xa42>
 8005434:	d102      	bne.n	800543c <_dtoa_r+0xadc>
 8005436:	f018 0f01 	tst.w	r8, #1
 800543a:	d1b2      	bne.n	80053a2 <_dtoa_r+0xa42>
 800543c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005440:	2b30      	cmp	r3, #48	; 0x30
 8005442:	f105 32ff 	add.w	r2, r5, #4294967295
 8005446:	f47f af0a 	bne.w	800525e <_dtoa_r+0x8fe>
 800544a:	4615      	mov	r5, r2
 800544c:	e7f6      	b.n	800543c <_dtoa_r+0xadc>
 800544e:	4593      	cmp	fp, r2
 8005450:	d105      	bne.n	800545e <_dtoa_r+0xafe>
 8005452:	2331      	movs	r3, #49	; 0x31
 8005454:	f10a 0a01 	add.w	sl, sl, #1
 8005458:	f88b 3000 	strb.w	r3, [fp]
 800545c:	e6ff      	b.n	800525e <_dtoa_r+0x8fe>
 800545e:	4615      	mov	r5, r2
 8005460:	e79f      	b.n	80053a2 <_dtoa_r+0xa42>
 8005462:	f8df b064 	ldr.w	fp, [pc, #100]	; 80054c8 <_dtoa_r+0xb68>
 8005466:	e007      	b.n	8005478 <_dtoa_r+0xb18>
 8005468:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800546a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80054cc <_dtoa_r+0xb6c>
 800546e:	b11b      	cbz	r3, 8005478 <_dtoa_r+0xb18>
 8005470:	f10b 0308 	add.w	r3, fp, #8
 8005474:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005476:	6013      	str	r3, [r2, #0]
 8005478:	4658      	mov	r0, fp
 800547a:	b017      	add	sp, #92	; 0x5c
 800547c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005480:	9b06      	ldr	r3, [sp, #24]
 8005482:	2b01      	cmp	r3, #1
 8005484:	f77f ae35 	ble.w	80050f2 <_dtoa_r+0x792>
 8005488:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800548a:	9307      	str	r3, [sp, #28]
 800548c:	e649      	b.n	8005122 <_dtoa_r+0x7c2>
 800548e:	9b02      	ldr	r3, [sp, #8]
 8005490:	2b00      	cmp	r3, #0
 8005492:	dc03      	bgt.n	800549c <_dtoa_r+0xb3c>
 8005494:	9b06      	ldr	r3, [sp, #24]
 8005496:	2b02      	cmp	r3, #2
 8005498:	f73f aecc 	bgt.w	8005234 <_dtoa_r+0x8d4>
 800549c:	465d      	mov	r5, fp
 800549e:	4639      	mov	r1, r7
 80054a0:	9804      	ldr	r0, [sp, #16]
 80054a2:	f7ff f9ce 	bl	8004842 <quorem>
 80054a6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80054aa:	f805 8b01 	strb.w	r8, [r5], #1
 80054ae:	9a02      	ldr	r2, [sp, #8]
 80054b0:	eba5 030b 	sub.w	r3, r5, fp
 80054b4:	429a      	cmp	r2, r3
 80054b6:	ddb0      	ble.n	800541a <_dtoa_r+0xaba>
 80054b8:	2300      	movs	r3, #0
 80054ba:	220a      	movs	r2, #10
 80054bc:	9904      	ldr	r1, [sp, #16]
 80054be:	4620      	mov	r0, r4
 80054c0:	f000 f872 	bl	80055a8 <__multadd>
 80054c4:	9004      	str	r0, [sp, #16]
 80054c6:	e7ea      	b.n	800549e <_dtoa_r+0xb3e>
 80054c8:	080071c8 	.word	0x080071c8
 80054cc:	080071ca 	.word	0x080071ca

080054d0 <_localeconv_r>:
 80054d0:	4b04      	ldr	r3, [pc, #16]	; (80054e4 <_localeconv_r+0x14>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	6a18      	ldr	r0, [r3, #32]
 80054d6:	4b04      	ldr	r3, [pc, #16]	; (80054e8 <_localeconv_r+0x18>)
 80054d8:	2800      	cmp	r0, #0
 80054da:	bf08      	it	eq
 80054dc:	4618      	moveq	r0, r3
 80054de:	30f0      	adds	r0, #240	; 0xf0
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	2000001c 	.word	0x2000001c
 80054e8:	20000080 	.word	0x20000080

080054ec <malloc>:
 80054ec:	4b02      	ldr	r3, [pc, #8]	; (80054f8 <malloc+0xc>)
 80054ee:	4601      	mov	r1, r0
 80054f0:	6818      	ldr	r0, [r3, #0]
 80054f2:	f000 baf7 	b.w	8005ae4 <_malloc_r>
 80054f6:	bf00      	nop
 80054f8:	2000001c 	.word	0x2000001c

080054fc <memcpy>:
 80054fc:	b510      	push	{r4, lr}
 80054fe:	1e43      	subs	r3, r0, #1
 8005500:	440a      	add	r2, r1
 8005502:	4291      	cmp	r1, r2
 8005504:	d100      	bne.n	8005508 <memcpy+0xc>
 8005506:	bd10      	pop	{r4, pc}
 8005508:	f811 4b01 	ldrb.w	r4, [r1], #1
 800550c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005510:	e7f7      	b.n	8005502 <memcpy+0x6>

08005512 <_Balloc>:
 8005512:	b570      	push	{r4, r5, r6, lr}
 8005514:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005516:	4604      	mov	r4, r0
 8005518:	460e      	mov	r6, r1
 800551a:	b93d      	cbnz	r5, 800552c <_Balloc+0x1a>
 800551c:	2010      	movs	r0, #16
 800551e:	f7ff ffe5 	bl	80054ec <malloc>
 8005522:	6260      	str	r0, [r4, #36]	; 0x24
 8005524:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005528:	6005      	str	r5, [r0, #0]
 800552a:	60c5      	str	r5, [r0, #12]
 800552c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800552e:	68eb      	ldr	r3, [r5, #12]
 8005530:	b183      	cbz	r3, 8005554 <_Balloc+0x42>
 8005532:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800553a:	b9b8      	cbnz	r0, 800556c <_Balloc+0x5a>
 800553c:	2101      	movs	r1, #1
 800553e:	fa01 f506 	lsl.w	r5, r1, r6
 8005542:	1d6a      	adds	r2, r5, #5
 8005544:	0092      	lsls	r2, r2, #2
 8005546:	4620      	mov	r0, r4
 8005548:	f000 fabe 	bl	8005ac8 <_calloc_r>
 800554c:	b160      	cbz	r0, 8005568 <_Balloc+0x56>
 800554e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8005552:	e00e      	b.n	8005572 <_Balloc+0x60>
 8005554:	2221      	movs	r2, #33	; 0x21
 8005556:	2104      	movs	r1, #4
 8005558:	4620      	mov	r0, r4
 800555a:	f000 fab5 	bl	8005ac8 <_calloc_r>
 800555e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005560:	60e8      	str	r0, [r5, #12]
 8005562:	68db      	ldr	r3, [r3, #12]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d1e4      	bne.n	8005532 <_Balloc+0x20>
 8005568:	2000      	movs	r0, #0
 800556a:	bd70      	pop	{r4, r5, r6, pc}
 800556c:	6802      	ldr	r2, [r0, #0]
 800556e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005572:	2300      	movs	r3, #0
 8005574:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005578:	e7f7      	b.n	800556a <_Balloc+0x58>

0800557a <_Bfree>:
 800557a:	b570      	push	{r4, r5, r6, lr}
 800557c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800557e:	4606      	mov	r6, r0
 8005580:	460d      	mov	r5, r1
 8005582:	b93c      	cbnz	r4, 8005594 <_Bfree+0x1a>
 8005584:	2010      	movs	r0, #16
 8005586:	f7ff ffb1 	bl	80054ec <malloc>
 800558a:	6270      	str	r0, [r6, #36]	; 0x24
 800558c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005590:	6004      	str	r4, [r0, #0]
 8005592:	60c4      	str	r4, [r0, #12]
 8005594:	b13d      	cbz	r5, 80055a6 <_Bfree+0x2c>
 8005596:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005598:	686a      	ldr	r2, [r5, #4]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80055a0:	6029      	str	r1, [r5, #0]
 80055a2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80055a6:	bd70      	pop	{r4, r5, r6, pc}

080055a8 <__multadd>:
 80055a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055ac:	690d      	ldr	r5, [r1, #16]
 80055ae:	461f      	mov	r7, r3
 80055b0:	4606      	mov	r6, r0
 80055b2:	460c      	mov	r4, r1
 80055b4:	f101 0c14 	add.w	ip, r1, #20
 80055b8:	2300      	movs	r3, #0
 80055ba:	f8dc 0000 	ldr.w	r0, [ip]
 80055be:	b281      	uxth	r1, r0
 80055c0:	fb02 7101 	mla	r1, r2, r1, r7
 80055c4:	0c0f      	lsrs	r7, r1, #16
 80055c6:	0c00      	lsrs	r0, r0, #16
 80055c8:	fb02 7000 	mla	r0, r2, r0, r7
 80055cc:	b289      	uxth	r1, r1
 80055ce:	3301      	adds	r3, #1
 80055d0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80055d4:	429d      	cmp	r5, r3
 80055d6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80055da:	f84c 1b04 	str.w	r1, [ip], #4
 80055de:	dcec      	bgt.n	80055ba <__multadd+0x12>
 80055e0:	b1d7      	cbz	r7, 8005618 <__multadd+0x70>
 80055e2:	68a3      	ldr	r3, [r4, #8]
 80055e4:	42ab      	cmp	r3, r5
 80055e6:	dc12      	bgt.n	800560e <__multadd+0x66>
 80055e8:	6861      	ldr	r1, [r4, #4]
 80055ea:	4630      	mov	r0, r6
 80055ec:	3101      	adds	r1, #1
 80055ee:	f7ff ff90 	bl	8005512 <_Balloc>
 80055f2:	6922      	ldr	r2, [r4, #16]
 80055f4:	3202      	adds	r2, #2
 80055f6:	f104 010c 	add.w	r1, r4, #12
 80055fa:	4680      	mov	r8, r0
 80055fc:	0092      	lsls	r2, r2, #2
 80055fe:	300c      	adds	r0, #12
 8005600:	f7ff ff7c 	bl	80054fc <memcpy>
 8005604:	4621      	mov	r1, r4
 8005606:	4630      	mov	r0, r6
 8005608:	f7ff ffb7 	bl	800557a <_Bfree>
 800560c:	4644      	mov	r4, r8
 800560e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005612:	3501      	adds	r5, #1
 8005614:	615f      	str	r7, [r3, #20]
 8005616:	6125      	str	r5, [r4, #16]
 8005618:	4620      	mov	r0, r4
 800561a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800561e <__hi0bits>:
 800561e:	0c02      	lsrs	r2, r0, #16
 8005620:	0412      	lsls	r2, r2, #16
 8005622:	4603      	mov	r3, r0
 8005624:	b9b2      	cbnz	r2, 8005654 <__hi0bits+0x36>
 8005626:	0403      	lsls	r3, r0, #16
 8005628:	2010      	movs	r0, #16
 800562a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800562e:	bf04      	itt	eq
 8005630:	021b      	lsleq	r3, r3, #8
 8005632:	3008      	addeq	r0, #8
 8005634:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005638:	bf04      	itt	eq
 800563a:	011b      	lsleq	r3, r3, #4
 800563c:	3004      	addeq	r0, #4
 800563e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005642:	bf04      	itt	eq
 8005644:	009b      	lsleq	r3, r3, #2
 8005646:	3002      	addeq	r0, #2
 8005648:	2b00      	cmp	r3, #0
 800564a:	db06      	blt.n	800565a <__hi0bits+0x3c>
 800564c:	005b      	lsls	r3, r3, #1
 800564e:	d503      	bpl.n	8005658 <__hi0bits+0x3a>
 8005650:	3001      	adds	r0, #1
 8005652:	4770      	bx	lr
 8005654:	2000      	movs	r0, #0
 8005656:	e7e8      	b.n	800562a <__hi0bits+0xc>
 8005658:	2020      	movs	r0, #32
 800565a:	4770      	bx	lr

0800565c <__lo0bits>:
 800565c:	6803      	ldr	r3, [r0, #0]
 800565e:	f013 0207 	ands.w	r2, r3, #7
 8005662:	4601      	mov	r1, r0
 8005664:	d00b      	beq.n	800567e <__lo0bits+0x22>
 8005666:	07da      	lsls	r2, r3, #31
 8005668:	d423      	bmi.n	80056b2 <__lo0bits+0x56>
 800566a:	0798      	lsls	r0, r3, #30
 800566c:	bf49      	itett	mi
 800566e:	085b      	lsrmi	r3, r3, #1
 8005670:	089b      	lsrpl	r3, r3, #2
 8005672:	2001      	movmi	r0, #1
 8005674:	600b      	strmi	r3, [r1, #0]
 8005676:	bf5c      	itt	pl
 8005678:	600b      	strpl	r3, [r1, #0]
 800567a:	2002      	movpl	r0, #2
 800567c:	4770      	bx	lr
 800567e:	b298      	uxth	r0, r3
 8005680:	b9a8      	cbnz	r0, 80056ae <__lo0bits+0x52>
 8005682:	0c1b      	lsrs	r3, r3, #16
 8005684:	2010      	movs	r0, #16
 8005686:	f013 0fff 	tst.w	r3, #255	; 0xff
 800568a:	bf04      	itt	eq
 800568c:	0a1b      	lsreq	r3, r3, #8
 800568e:	3008      	addeq	r0, #8
 8005690:	071a      	lsls	r2, r3, #28
 8005692:	bf04      	itt	eq
 8005694:	091b      	lsreq	r3, r3, #4
 8005696:	3004      	addeq	r0, #4
 8005698:	079a      	lsls	r2, r3, #30
 800569a:	bf04      	itt	eq
 800569c:	089b      	lsreq	r3, r3, #2
 800569e:	3002      	addeq	r0, #2
 80056a0:	07da      	lsls	r2, r3, #31
 80056a2:	d402      	bmi.n	80056aa <__lo0bits+0x4e>
 80056a4:	085b      	lsrs	r3, r3, #1
 80056a6:	d006      	beq.n	80056b6 <__lo0bits+0x5a>
 80056a8:	3001      	adds	r0, #1
 80056aa:	600b      	str	r3, [r1, #0]
 80056ac:	4770      	bx	lr
 80056ae:	4610      	mov	r0, r2
 80056b0:	e7e9      	b.n	8005686 <__lo0bits+0x2a>
 80056b2:	2000      	movs	r0, #0
 80056b4:	4770      	bx	lr
 80056b6:	2020      	movs	r0, #32
 80056b8:	4770      	bx	lr

080056ba <__i2b>:
 80056ba:	b510      	push	{r4, lr}
 80056bc:	460c      	mov	r4, r1
 80056be:	2101      	movs	r1, #1
 80056c0:	f7ff ff27 	bl	8005512 <_Balloc>
 80056c4:	2201      	movs	r2, #1
 80056c6:	6144      	str	r4, [r0, #20]
 80056c8:	6102      	str	r2, [r0, #16]
 80056ca:	bd10      	pop	{r4, pc}

080056cc <__multiply>:
 80056cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056d0:	4614      	mov	r4, r2
 80056d2:	690a      	ldr	r2, [r1, #16]
 80056d4:	6923      	ldr	r3, [r4, #16]
 80056d6:	429a      	cmp	r2, r3
 80056d8:	bfb8      	it	lt
 80056da:	460b      	movlt	r3, r1
 80056dc:	4688      	mov	r8, r1
 80056de:	bfbc      	itt	lt
 80056e0:	46a0      	movlt	r8, r4
 80056e2:	461c      	movlt	r4, r3
 80056e4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80056e8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80056ec:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80056f0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80056f4:	eb07 0609 	add.w	r6, r7, r9
 80056f8:	42b3      	cmp	r3, r6
 80056fa:	bfb8      	it	lt
 80056fc:	3101      	addlt	r1, #1
 80056fe:	f7ff ff08 	bl	8005512 <_Balloc>
 8005702:	f100 0514 	add.w	r5, r0, #20
 8005706:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800570a:	462b      	mov	r3, r5
 800570c:	2200      	movs	r2, #0
 800570e:	4573      	cmp	r3, lr
 8005710:	d316      	bcc.n	8005740 <__multiply+0x74>
 8005712:	f104 0214 	add.w	r2, r4, #20
 8005716:	f108 0114 	add.w	r1, r8, #20
 800571a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800571e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005722:	9300      	str	r3, [sp, #0]
 8005724:	9b00      	ldr	r3, [sp, #0]
 8005726:	9201      	str	r2, [sp, #4]
 8005728:	4293      	cmp	r3, r2
 800572a:	d80c      	bhi.n	8005746 <__multiply+0x7a>
 800572c:	2e00      	cmp	r6, #0
 800572e:	dd03      	ble.n	8005738 <__multiply+0x6c>
 8005730:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005734:	2b00      	cmp	r3, #0
 8005736:	d05d      	beq.n	80057f4 <__multiply+0x128>
 8005738:	6106      	str	r6, [r0, #16]
 800573a:	b003      	add	sp, #12
 800573c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005740:	f843 2b04 	str.w	r2, [r3], #4
 8005744:	e7e3      	b.n	800570e <__multiply+0x42>
 8005746:	f8b2 b000 	ldrh.w	fp, [r2]
 800574a:	f1bb 0f00 	cmp.w	fp, #0
 800574e:	d023      	beq.n	8005798 <__multiply+0xcc>
 8005750:	4689      	mov	r9, r1
 8005752:	46ac      	mov	ip, r5
 8005754:	f04f 0800 	mov.w	r8, #0
 8005758:	f859 4b04 	ldr.w	r4, [r9], #4
 800575c:	f8dc a000 	ldr.w	sl, [ip]
 8005760:	b2a3      	uxth	r3, r4
 8005762:	fa1f fa8a 	uxth.w	sl, sl
 8005766:	fb0b a303 	mla	r3, fp, r3, sl
 800576a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800576e:	f8dc 4000 	ldr.w	r4, [ip]
 8005772:	4443      	add	r3, r8
 8005774:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005778:	fb0b 840a 	mla	r4, fp, sl, r8
 800577c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005780:	46e2      	mov	sl, ip
 8005782:	b29b      	uxth	r3, r3
 8005784:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005788:	454f      	cmp	r7, r9
 800578a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800578e:	f84a 3b04 	str.w	r3, [sl], #4
 8005792:	d82b      	bhi.n	80057ec <__multiply+0x120>
 8005794:	f8cc 8004 	str.w	r8, [ip, #4]
 8005798:	9b01      	ldr	r3, [sp, #4]
 800579a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800579e:	3204      	adds	r2, #4
 80057a0:	f1ba 0f00 	cmp.w	sl, #0
 80057a4:	d020      	beq.n	80057e8 <__multiply+0x11c>
 80057a6:	682b      	ldr	r3, [r5, #0]
 80057a8:	4689      	mov	r9, r1
 80057aa:	46a8      	mov	r8, r5
 80057ac:	f04f 0b00 	mov.w	fp, #0
 80057b0:	f8b9 c000 	ldrh.w	ip, [r9]
 80057b4:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80057b8:	fb0a 440c 	mla	r4, sl, ip, r4
 80057bc:	445c      	add	r4, fp
 80057be:	46c4      	mov	ip, r8
 80057c0:	b29b      	uxth	r3, r3
 80057c2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80057c6:	f84c 3b04 	str.w	r3, [ip], #4
 80057ca:	f859 3b04 	ldr.w	r3, [r9], #4
 80057ce:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80057d2:	0c1b      	lsrs	r3, r3, #16
 80057d4:	fb0a b303 	mla	r3, sl, r3, fp
 80057d8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80057dc:	454f      	cmp	r7, r9
 80057de:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80057e2:	d805      	bhi.n	80057f0 <__multiply+0x124>
 80057e4:	f8c8 3004 	str.w	r3, [r8, #4]
 80057e8:	3504      	adds	r5, #4
 80057ea:	e79b      	b.n	8005724 <__multiply+0x58>
 80057ec:	46d4      	mov	ip, sl
 80057ee:	e7b3      	b.n	8005758 <__multiply+0x8c>
 80057f0:	46e0      	mov	r8, ip
 80057f2:	e7dd      	b.n	80057b0 <__multiply+0xe4>
 80057f4:	3e01      	subs	r6, #1
 80057f6:	e799      	b.n	800572c <__multiply+0x60>

080057f8 <__pow5mult>:
 80057f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057fc:	4615      	mov	r5, r2
 80057fe:	f012 0203 	ands.w	r2, r2, #3
 8005802:	4606      	mov	r6, r0
 8005804:	460f      	mov	r7, r1
 8005806:	d007      	beq.n	8005818 <__pow5mult+0x20>
 8005808:	3a01      	subs	r2, #1
 800580a:	4c21      	ldr	r4, [pc, #132]	; (8005890 <__pow5mult+0x98>)
 800580c:	2300      	movs	r3, #0
 800580e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005812:	f7ff fec9 	bl	80055a8 <__multadd>
 8005816:	4607      	mov	r7, r0
 8005818:	10ad      	asrs	r5, r5, #2
 800581a:	d035      	beq.n	8005888 <__pow5mult+0x90>
 800581c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800581e:	b93c      	cbnz	r4, 8005830 <__pow5mult+0x38>
 8005820:	2010      	movs	r0, #16
 8005822:	f7ff fe63 	bl	80054ec <malloc>
 8005826:	6270      	str	r0, [r6, #36]	; 0x24
 8005828:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800582c:	6004      	str	r4, [r0, #0]
 800582e:	60c4      	str	r4, [r0, #12]
 8005830:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005834:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005838:	b94c      	cbnz	r4, 800584e <__pow5mult+0x56>
 800583a:	f240 2171 	movw	r1, #625	; 0x271
 800583e:	4630      	mov	r0, r6
 8005840:	f7ff ff3b 	bl	80056ba <__i2b>
 8005844:	2300      	movs	r3, #0
 8005846:	f8c8 0008 	str.w	r0, [r8, #8]
 800584a:	4604      	mov	r4, r0
 800584c:	6003      	str	r3, [r0, #0]
 800584e:	f04f 0800 	mov.w	r8, #0
 8005852:	07eb      	lsls	r3, r5, #31
 8005854:	d50a      	bpl.n	800586c <__pow5mult+0x74>
 8005856:	4639      	mov	r1, r7
 8005858:	4622      	mov	r2, r4
 800585a:	4630      	mov	r0, r6
 800585c:	f7ff ff36 	bl	80056cc <__multiply>
 8005860:	4639      	mov	r1, r7
 8005862:	4681      	mov	r9, r0
 8005864:	4630      	mov	r0, r6
 8005866:	f7ff fe88 	bl	800557a <_Bfree>
 800586a:	464f      	mov	r7, r9
 800586c:	106d      	asrs	r5, r5, #1
 800586e:	d00b      	beq.n	8005888 <__pow5mult+0x90>
 8005870:	6820      	ldr	r0, [r4, #0]
 8005872:	b938      	cbnz	r0, 8005884 <__pow5mult+0x8c>
 8005874:	4622      	mov	r2, r4
 8005876:	4621      	mov	r1, r4
 8005878:	4630      	mov	r0, r6
 800587a:	f7ff ff27 	bl	80056cc <__multiply>
 800587e:	6020      	str	r0, [r4, #0]
 8005880:	f8c0 8000 	str.w	r8, [r0]
 8005884:	4604      	mov	r4, r0
 8005886:	e7e4      	b.n	8005852 <__pow5mult+0x5a>
 8005888:	4638      	mov	r0, r7
 800588a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800588e:	bf00      	nop
 8005890:	080072c8 	.word	0x080072c8

08005894 <__lshift>:
 8005894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005898:	460c      	mov	r4, r1
 800589a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800589e:	6923      	ldr	r3, [r4, #16]
 80058a0:	6849      	ldr	r1, [r1, #4]
 80058a2:	eb0a 0903 	add.w	r9, sl, r3
 80058a6:	68a3      	ldr	r3, [r4, #8]
 80058a8:	4607      	mov	r7, r0
 80058aa:	4616      	mov	r6, r2
 80058ac:	f109 0501 	add.w	r5, r9, #1
 80058b0:	42ab      	cmp	r3, r5
 80058b2:	db32      	blt.n	800591a <__lshift+0x86>
 80058b4:	4638      	mov	r0, r7
 80058b6:	f7ff fe2c 	bl	8005512 <_Balloc>
 80058ba:	2300      	movs	r3, #0
 80058bc:	4680      	mov	r8, r0
 80058be:	f100 0114 	add.w	r1, r0, #20
 80058c2:	461a      	mov	r2, r3
 80058c4:	4553      	cmp	r3, sl
 80058c6:	db2b      	blt.n	8005920 <__lshift+0x8c>
 80058c8:	6920      	ldr	r0, [r4, #16]
 80058ca:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80058ce:	f104 0314 	add.w	r3, r4, #20
 80058d2:	f016 021f 	ands.w	r2, r6, #31
 80058d6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80058da:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80058de:	d025      	beq.n	800592c <__lshift+0x98>
 80058e0:	f1c2 0e20 	rsb	lr, r2, #32
 80058e4:	2000      	movs	r0, #0
 80058e6:	681e      	ldr	r6, [r3, #0]
 80058e8:	468a      	mov	sl, r1
 80058ea:	4096      	lsls	r6, r2
 80058ec:	4330      	orrs	r0, r6
 80058ee:	f84a 0b04 	str.w	r0, [sl], #4
 80058f2:	f853 0b04 	ldr.w	r0, [r3], #4
 80058f6:	459c      	cmp	ip, r3
 80058f8:	fa20 f00e 	lsr.w	r0, r0, lr
 80058fc:	d814      	bhi.n	8005928 <__lshift+0x94>
 80058fe:	6048      	str	r0, [r1, #4]
 8005900:	b108      	cbz	r0, 8005906 <__lshift+0x72>
 8005902:	f109 0502 	add.w	r5, r9, #2
 8005906:	3d01      	subs	r5, #1
 8005908:	4638      	mov	r0, r7
 800590a:	f8c8 5010 	str.w	r5, [r8, #16]
 800590e:	4621      	mov	r1, r4
 8005910:	f7ff fe33 	bl	800557a <_Bfree>
 8005914:	4640      	mov	r0, r8
 8005916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800591a:	3101      	adds	r1, #1
 800591c:	005b      	lsls	r3, r3, #1
 800591e:	e7c7      	b.n	80058b0 <__lshift+0x1c>
 8005920:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005924:	3301      	adds	r3, #1
 8005926:	e7cd      	b.n	80058c4 <__lshift+0x30>
 8005928:	4651      	mov	r1, sl
 800592a:	e7dc      	b.n	80058e6 <__lshift+0x52>
 800592c:	3904      	subs	r1, #4
 800592e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005932:	f841 2f04 	str.w	r2, [r1, #4]!
 8005936:	459c      	cmp	ip, r3
 8005938:	d8f9      	bhi.n	800592e <__lshift+0x9a>
 800593a:	e7e4      	b.n	8005906 <__lshift+0x72>

0800593c <__mcmp>:
 800593c:	6903      	ldr	r3, [r0, #16]
 800593e:	690a      	ldr	r2, [r1, #16]
 8005940:	1a9b      	subs	r3, r3, r2
 8005942:	b530      	push	{r4, r5, lr}
 8005944:	d10c      	bne.n	8005960 <__mcmp+0x24>
 8005946:	0092      	lsls	r2, r2, #2
 8005948:	3014      	adds	r0, #20
 800594a:	3114      	adds	r1, #20
 800594c:	1884      	adds	r4, r0, r2
 800594e:	4411      	add	r1, r2
 8005950:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005954:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005958:	4295      	cmp	r5, r2
 800595a:	d003      	beq.n	8005964 <__mcmp+0x28>
 800595c:	d305      	bcc.n	800596a <__mcmp+0x2e>
 800595e:	2301      	movs	r3, #1
 8005960:	4618      	mov	r0, r3
 8005962:	bd30      	pop	{r4, r5, pc}
 8005964:	42a0      	cmp	r0, r4
 8005966:	d3f3      	bcc.n	8005950 <__mcmp+0x14>
 8005968:	e7fa      	b.n	8005960 <__mcmp+0x24>
 800596a:	f04f 33ff 	mov.w	r3, #4294967295
 800596e:	e7f7      	b.n	8005960 <__mcmp+0x24>

08005970 <__mdiff>:
 8005970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005974:	460d      	mov	r5, r1
 8005976:	4607      	mov	r7, r0
 8005978:	4611      	mov	r1, r2
 800597a:	4628      	mov	r0, r5
 800597c:	4614      	mov	r4, r2
 800597e:	f7ff ffdd 	bl	800593c <__mcmp>
 8005982:	1e06      	subs	r6, r0, #0
 8005984:	d108      	bne.n	8005998 <__mdiff+0x28>
 8005986:	4631      	mov	r1, r6
 8005988:	4638      	mov	r0, r7
 800598a:	f7ff fdc2 	bl	8005512 <_Balloc>
 800598e:	2301      	movs	r3, #1
 8005990:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005998:	bfa4      	itt	ge
 800599a:	4623      	movge	r3, r4
 800599c:	462c      	movge	r4, r5
 800599e:	4638      	mov	r0, r7
 80059a0:	6861      	ldr	r1, [r4, #4]
 80059a2:	bfa6      	itte	ge
 80059a4:	461d      	movge	r5, r3
 80059a6:	2600      	movge	r6, #0
 80059a8:	2601      	movlt	r6, #1
 80059aa:	f7ff fdb2 	bl	8005512 <_Balloc>
 80059ae:	692b      	ldr	r3, [r5, #16]
 80059b0:	60c6      	str	r6, [r0, #12]
 80059b2:	6926      	ldr	r6, [r4, #16]
 80059b4:	f105 0914 	add.w	r9, r5, #20
 80059b8:	f104 0214 	add.w	r2, r4, #20
 80059bc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80059c0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80059c4:	f100 0514 	add.w	r5, r0, #20
 80059c8:	f04f 0e00 	mov.w	lr, #0
 80059cc:	f852 ab04 	ldr.w	sl, [r2], #4
 80059d0:	f859 4b04 	ldr.w	r4, [r9], #4
 80059d4:	fa1e f18a 	uxtah	r1, lr, sl
 80059d8:	b2a3      	uxth	r3, r4
 80059da:	1ac9      	subs	r1, r1, r3
 80059dc:	0c23      	lsrs	r3, r4, #16
 80059de:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80059e2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80059e6:	b289      	uxth	r1, r1
 80059e8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80059ec:	45c8      	cmp	r8, r9
 80059ee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80059f2:	4694      	mov	ip, r2
 80059f4:	f845 3b04 	str.w	r3, [r5], #4
 80059f8:	d8e8      	bhi.n	80059cc <__mdiff+0x5c>
 80059fa:	45bc      	cmp	ip, r7
 80059fc:	d304      	bcc.n	8005a08 <__mdiff+0x98>
 80059fe:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005a02:	b183      	cbz	r3, 8005a26 <__mdiff+0xb6>
 8005a04:	6106      	str	r6, [r0, #16]
 8005a06:	e7c5      	b.n	8005994 <__mdiff+0x24>
 8005a08:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005a0c:	fa1e f381 	uxtah	r3, lr, r1
 8005a10:	141a      	asrs	r2, r3, #16
 8005a12:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005a16:	b29b      	uxth	r3, r3
 8005a18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a1c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8005a20:	f845 3b04 	str.w	r3, [r5], #4
 8005a24:	e7e9      	b.n	80059fa <__mdiff+0x8a>
 8005a26:	3e01      	subs	r6, #1
 8005a28:	e7e9      	b.n	80059fe <__mdiff+0x8e>

08005a2a <__d2b>:
 8005a2a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005a2e:	460e      	mov	r6, r1
 8005a30:	2101      	movs	r1, #1
 8005a32:	ec59 8b10 	vmov	r8, r9, d0
 8005a36:	4615      	mov	r5, r2
 8005a38:	f7ff fd6b 	bl	8005512 <_Balloc>
 8005a3c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005a40:	4607      	mov	r7, r0
 8005a42:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005a46:	bb34      	cbnz	r4, 8005a96 <__d2b+0x6c>
 8005a48:	9301      	str	r3, [sp, #4]
 8005a4a:	f1b8 0300 	subs.w	r3, r8, #0
 8005a4e:	d027      	beq.n	8005aa0 <__d2b+0x76>
 8005a50:	a802      	add	r0, sp, #8
 8005a52:	f840 3d08 	str.w	r3, [r0, #-8]!
 8005a56:	f7ff fe01 	bl	800565c <__lo0bits>
 8005a5a:	9900      	ldr	r1, [sp, #0]
 8005a5c:	b1f0      	cbz	r0, 8005a9c <__d2b+0x72>
 8005a5e:	9a01      	ldr	r2, [sp, #4]
 8005a60:	f1c0 0320 	rsb	r3, r0, #32
 8005a64:	fa02 f303 	lsl.w	r3, r2, r3
 8005a68:	430b      	orrs	r3, r1
 8005a6a:	40c2      	lsrs	r2, r0
 8005a6c:	617b      	str	r3, [r7, #20]
 8005a6e:	9201      	str	r2, [sp, #4]
 8005a70:	9b01      	ldr	r3, [sp, #4]
 8005a72:	61bb      	str	r3, [r7, #24]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	bf14      	ite	ne
 8005a78:	2102      	movne	r1, #2
 8005a7a:	2101      	moveq	r1, #1
 8005a7c:	6139      	str	r1, [r7, #16]
 8005a7e:	b1c4      	cbz	r4, 8005ab2 <__d2b+0x88>
 8005a80:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005a84:	4404      	add	r4, r0
 8005a86:	6034      	str	r4, [r6, #0]
 8005a88:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005a8c:	6028      	str	r0, [r5, #0]
 8005a8e:	4638      	mov	r0, r7
 8005a90:	b003      	add	sp, #12
 8005a92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005a96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a9a:	e7d5      	b.n	8005a48 <__d2b+0x1e>
 8005a9c:	6179      	str	r1, [r7, #20]
 8005a9e:	e7e7      	b.n	8005a70 <__d2b+0x46>
 8005aa0:	a801      	add	r0, sp, #4
 8005aa2:	f7ff fddb 	bl	800565c <__lo0bits>
 8005aa6:	9b01      	ldr	r3, [sp, #4]
 8005aa8:	617b      	str	r3, [r7, #20]
 8005aaa:	2101      	movs	r1, #1
 8005aac:	6139      	str	r1, [r7, #16]
 8005aae:	3020      	adds	r0, #32
 8005ab0:	e7e5      	b.n	8005a7e <__d2b+0x54>
 8005ab2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005ab6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005aba:	6030      	str	r0, [r6, #0]
 8005abc:	6918      	ldr	r0, [r3, #16]
 8005abe:	f7ff fdae 	bl	800561e <__hi0bits>
 8005ac2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005ac6:	e7e1      	b.n	8005a8c <__d2b+0x62>

08005ac8 <_calloc_r>:
 8005ac8:	b538      	push	{r3, r4, r5, lr}
 8005aca:	fb02 f401 	mul.w	r4, r2, r1
 8005ace:	4621      	mov	r1, r4
 8005ad0:	f000 f808 	bl	8005ae4 <_malloc_r>
 8005ad4:	4605      	mov	r5, r0
 8005ad6:	b118      	cbz	r0, 8005ae0 <_calloc_r+0x18>
 8005ad8:	4622      	mov	r2, r4
 8005ada:	2100      	movs	r1, #0
 8005adc:	f7fe fb60 	bl	80041a0 <memset>
 8005ae0:	4628      	mov	r0, r5
 8005ae2:	bd38      	pop	{r3, r4, r5, pc}

08005ae4 <_malloc_r>:
 8005ae4:	b570      	push	{r4, r5, r6, lr}
 8005ae6:	1ccd      	adds	r5, r1, #3
 8005ae8:	f025 0503 	bic.w	r5, r5, #3
 8005aec:	3508      	adds	r5, #8
 8005aee:	2d0c      	cmp	r5, #12
 8005af0:	bf38      	it	cc
 8005af2:	250c      	movcc	r5, #12
 8005af4:	2d00      	cmp	r5, #0
 8005af6:	4606      	mov	r6, r0
 8005af8:	db01      	blt.n	8005afe <_malloc_r+0x1a>
 8005afa:	42a9      	cmp	r1, r5
 8005afc:	d903      	bls.n	8005b06 <_malloc_r+0x22>
 8005afe:	230c      	movs	r3, #12
 8005b00:	6033      	str	r3, [r6, #0]
 8005b02:	2000      	movs	r0, #0
 8005b04:	bd70      	pop	{r4, r5, r6, pc}
 8005b06:	f000 f869 	bl	8005bdc <__malloc_lock>
 8005b0a:	4a21      	ldr	r2, [pc, #132]	; (8005b90 <_malloc_r+0xac>)
 8005b0c:	6814      	ldr	r4, [r2, #0]
 8005b0e:	4621      	mov	r1, r4
 8005b10:	b991      	cbnz	r1, 8005b38 <_malloc_r+0x54>
 8005b12:	4c20      	ldr	r4, [pc, #128]	; (8005b94 <_malloc_r+0xb0>)
 8005b14:	6823      	ldr	r3, [r4, #0]
 8005b16:	b91b      	cbnz	r3, 8005b20 <_malloc_r+0x3c>
 8005b18:	4630      	mov	r0, r6
 8005b1a:	f000 f83d 	bl	8005b98 <_sbrk_r>
 8005b1e:	6020      	str	r0, [r4, #0]
 8005b20:	4629      	mov	r1, r5
 8005b22:	4630      	mov	r0, r6
 8005b24:	f000 f838 	bl	8005b98 <_sbrk_r>
 8005b28:	1c43      	adds	r3, r0, #1
 8005b2a:	d124      	bne.n	8005b76 <_malloc_r+0x92>
 8005b2c:	230c      	movs	r3, #12
 8005b2e:	6033      	str	r3, [r6, #0]
 8005b30:	4630      	mov	r0, r6
 8005b32:	f000 f854 	bl	8005bde <__malloc_unlock>
 8005b36:	e7e4      	b.n	8005b02 <_malloc_r+0x1e>
 8005b38:	680b      	ldr	r3, [r1, #0]
 8005b3a:	1b5b      	subs	r3, r3, r5
 8005b3c:	d418      	bmi.n	8005b70 <_malloc_r+0x8c>
 8005b3e:	2b0b      	cmp	r3, #11
 8005b40:	d90f      	bls.n	8005b62 <_malloc_r+0x7e>
 8005b42:	600b      	str	r3, [r1, #0]
 8005b44:	50cd      	str	r5, [r1, r3]
 8005b46:	18cc      	adds	r4, r1, r3
 8005b48:	4630      	mov	r0, r6
 8005b4a:	f000 f848 	bl	8005bde <__malloc_unlock>
 8005b4e:	f104 000b 	add.w	r0, r4, #11
 8005b52:	1d23      	adds	r3, r4, #4
 8005b54:	f020 0007 	bic.w	r0, r0, #7
 8005b58:	1ac3      	subs	r3, r0, r3
 8005b5a:	d0d3      	beq.n	8005b04 <_malloc_r+0x20>
 8005b5c:	425a      	negs	r2, r3
 8005b5e:	50e2      	str	r2, [r4, r3]
 8005b60:	e7d0      	b.n	8005b04 <_malloc_r+0x20>
 8005b62:	428c      	cmp	r4, r1
 8005b64:	684b      	ldr	r3, [r1, #4]
 8005b66:	bf16      	itet	ne
 8005b68:	6063      	strne	r3, [r4, #4]
 8005b6a:	6013      	streq	r3, [r2, #0]
 8005b6c:	460c      	movne	r4, r1
 8005b6e:	e7eb      	b.n	8005b48 <_malloc_r+0x64>
 8005b70:	460c      	mov	r4, r1
 8005b72:	6849      	ldr	r1, [r1, #4]
 8005b74:	e7cc      	b.n	8005b10 <_malloc_r+0x2c>
 8005b76:	1cc4      	adds	r4, r0, #3
 8005b78:	f024 0403 	bic.w	r4, r4, #3
 8005b7c:	42a0      	cmp	r0, r4
 8005b7e:	d005      	beq.n	8005b8c <_malloc_r+0xa8>
 8005b80:	1a21      	subs	r1, r4, r0
 8005b82:	4630      	mov	r0, r6
 8005b84:	f000 f808 	bl	8005b98 <_sbrk_r>
 8005b88:	3001      	adds	r0, #1
 8005b8a:	d0cf      	beq.n	8005b2c <_malloc_r+0x48>
 8005b8c:	6025      	str	r5, [r4, #0]
 8005b8e:	e7db      	b.n	8005b48 <_malloc_r+0x64>
 8005b90:	20000210 	.word	0x20000210
 8005b94:	20000214 	.word	0x20000214

08005b98 <_sbrk_r>:
 8005b98:	b538      	push	{r3, r4, r5, lr}
 8005b9a:	4c06      	ldr	r4, [pc, #24]	; (8005bb4 <_sbrk_r+0x1c>)
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	4605      	mov	r5, r0
 8005ba0:	4608      	mov	r0, r1
 8005ba2:	6023      	str	r3, [r4, #0]
 8005ba4:	f7fb ff24 	bl	80019f0 <_sbrk>
 8005ba8:	1c43      	adds	r3, r0, #1
 8005baa:	d102      	bne.n	8005bb2 <_sbrk_r+0x1a>
 8005bac:	6823      	ldr	r3, [r4, #0]
 8005bae:	b103      	cbz	r3, 8005bb2 <_sbrk_r+0x1a>
 8005bb0:	602b      	str	r3, [r5, #0]
 8005bb2:	bd38      	pop	{r3, r4, r5, pc}
 8005bb4:	20000308 	.word	0x20000308

08005bb8 <__ascii_mbtowc>:
 8005bb8:	b082      	sub	sp, #8
 8005bba:	b901      	cbnz	r1, 8005bbe <__ascii_mbtowc+0x6>
 8005bbc:	a901      	add	r1, sp, #4
 8005bbe:	b142      	cbz	r2, 8005bd2 <__ascii_mbtowc+0x1a>
 8005bc0:	b14b      	cbz	r3, 8005bd6 <__ascii_mbtowc+0x1e>
 8005bc2:	7813      	ldrb	r3, [r2, #0]
 8005bc4:	600b      	str	r3, [r1, #0]
 8005bc6:	7812      	ldrb	r2, [r2, #0]
 8005bc8:	1c10      	adds	r0, r2, #0
 8005bca:	bf18      	it	ne
 8005bcc:	2001      	movne	r0, #1
 8005bce:	b002      	add	sp, #8
 8005bd0:	4770      	bx	lr
 8005bd2:	4610      	mov	r0, r2
 8005bd4:	e7fb      	b.n	8005bce <__ascii_mbtowc+0x16>
 8005bd6:	f06f 0001 	mvn.w	r0, #1
 8005bda:	e7f8      	b.n	8005bce <__ascii_mbtowc+0x16>

08005bdc <__malloc_lock>:
 8005bdc:	4770      	bx	lr

08005bde <__malloc_unlock>:
 8005bde:	4770      	bx	lr

08005be0 <__ascii_wctomb>:
 8005be0:	b149      	cbz	r1, 8005bf6 <__ascii_wctomb+0x16>
 8005be2:	2aff      	cmp	r2, #255	; 0xff
 8005be4:	bf85      	ittet	hi
 8005be6:	238a      	movhi	r3, #138	; 0x8a
 8005be8:	6003      	strhi	r3, [r0, #0]
 8005bea:	700a      	strbls	r2, [r1, #0]
 8005bec:	f04f 30ff 	movhi.w	r0, #4294967295
 8005bf0:	bf98      	it	ls
 8005bf2:	2001      	movls	r0, #1
 8005bf4:	4770      	bx	lr
 8005bf6:	4608      	mov	r0, r1
 8005bf8:	4770      	bx	lr
	...

08005bfc <_init>:
 8005bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bfe:	bf00      	nop
 8005c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c02:	bc08      	pop	{r3}
 8005c04:	469e      	mov	lr, r3
 8005c06:	4770      	bx	lr

08005c08 <_fini>:
 8005c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c0a:	bf00      	nop
 8005c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c0e:	bc08      	pop	{r3}
 8005c10:	469e      	mov	lr, r3
 8005c12:	4770      	bx	lr
