#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Tue Nov  5 21:07:48 2019
# Process ID: 4408
# Current directory: C:/FPGA/Assignment_1/FPGA/PongDesign
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3492 C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.xpr
# Log file: C:/FPGA/Assignment_1/FPGA/PongDesign/vivado.log
# Journal file: C:/FPGA/Assignment_1/FPGA/PongDesign\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/Assignment_1/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
set_property board_part em.avnet.com:minized:part0:1.2 [current_project]
open_bd_design {C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:WS2812:1.0 - WS2812_0
Successfully read diagram <design_1> from BD file <C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 959.223 ; gain = 32.762
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1071.883 ; gain = 0.000
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins ps7_0_axi_periph/ACLK]
INFO: [BD 5-455] Automation on '/ps7_0_axi_periph/M00_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/WS2812_0/clk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/WS2812_0/s00_axi_aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/WS2812_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
Slave segment </WS2812_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
endgroup
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 [get_ips  design_1_rst_ps7_0_50M_1] -log ip_upgrade.log
Upgrading 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3420] Updated design_1_rst_ps7_0_50M_1 to use current project options
Wrote  : <C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/Assignment_1/FPGA/PongDesign/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_rst_ps7_0_50M_1] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
WARNING: [xilinx.com:ip:proc_sys_reset:5.0-1] /rst_ps7_0_50M Input reset pins ext_reset_in and aux_reset_in are unconnected. Core will generate resets only on POWER ON.
WARNING: [xilinx.com:ip:proc_sys_reset:5.0-1] /rst_ps7_0_50M Input reset pins ext_reset_in and aux_reset_in are unconnected. Core will generate resets only on POWER ON.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/rst_ps7_0_50M/ext_reset_in

Wrote  : <C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block WS2812_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
INFO: [IP_Flow 19-3499] Reset cancelled 'Synthesis' target for IP 'processing_system7_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/design_1.bd
INFO: [Common 17-681] Processing pending cancel.
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_ports DDR]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_50M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_50M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_50M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_50M/ext_reset_in'
regenerate_bd_layout
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_50M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_50M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_50M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_50M/ext_reset_in'
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_ps7_0_50M/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /rst_ps7_0_50M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /rst_ps7_0_50M/ext_reset_in. Users may need to specify the location constraint manually.
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_ports reset_rtl]
delete_bd_objs [get_bd_nets WS2812_0_d_out] [get_bd_cells WS2812_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports DDR_0]
delete_bd_objs [get_bd_intf_ports FIXED_IO_0]
delete_bd_objs [get_bd_ports d_out_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:WS2812:1.0 WS2812_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/WS2812_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins WS2812_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment </WS2812_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins WS2812_0/clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins WS2812_0/d_out]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 14
Wrote  : <C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WS2812_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_WS2812_0_4, cache-ID = a03ed2401f87b59e; cache size = 25.197 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 4f284402344172e4; cache size = 25.197 MB.
[Tue Nov  5 21:13:36 2019] Launched design_1_processing_system7_0_3_synth_1, design_1_rst_ps7_0_50M_2_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_3_synth_1: C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/design_1_processing_system7_0_3_synth_1/runme.log
design_1_rst_ps7_0_50M_2_synth_1: C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/design_1_rst_ps7_0_50M_2_synth_1/runme.log
synth_1: C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/synth_1/runme.log
[Tue Nov  5 21:13:36 2019] Launched impl_1...
Run output will be captured here: C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1367.305 ; gain = 46.410
file copy -force C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/impl_1/design_1_wrapper.sysdef C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
ipx::edit_ip_in_project -upgrade true -name WS2812_v1_0_project -directory C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.tmp/WS2812_v1_0_project c:/FPGA/Assignment_1/ip_repo/WS2812_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/Assignment_1/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 21:29:26 2019...
