$comment
	File created using the following command:
		vcd file 3to8_decoder.msim.vcd -direction
$end
$date
	Fri Mar 08 20:41:36 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module decoder3to8_vlg_vec_tst $end
$var reg 3 ! in [2:0] $end
$var wire 1 " out [7] $end
$var wire 1 # out [6] $end
$var wire 1 $ out [5] $end
$var wire 1 % out [4] $end
$var wire 1 & out [3] $end
$var wire 1 ' out [2] $end
$var wire 1 ( out [1] $end
$var wire 1 ) out [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 out[0]~output_o $end
$var wire 1 2 out[1]~output_o $end
$var wire 1 3 out[2]~output_o $end
$var wire 1 4 out[3]~output_o $end
$var wire 1 5 out[4]~output_o $end
$var wire 1 6 out[5]~output_o $end
$var wire 1 7 out[6]~output_o $end
$var wire 1 8 out[7]~output_o $end
$var wire 1 9 in[2]~input_o $end
$var wire 1 : in[1]~input_o $end
$var wire 1 ; in[0]~input_o $end
$var wire 1 < Decoder0~0_combout $end
$var wire 1 = Decoder0~1_combout $end
$var wire 1 > Decoder0~2_combout $end
$var wire 1 ? Decoder0~3_combout $end
$var wire 1 @ Decoder0~4_combout $end
$var wire 1 A Decoder0~5_combout $end
$var wire 1 B Decoder0~6_combout $end
$var wire 1 C Decoder0~7_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1)
0(
0'
0&
0%
0$
0#
0"
x*
0+
1,
x-
1.
1/
10
11
02
03
04
05
06
07
08
09
0:
0;
1<
0=
0>
0?
0@
0A
0B
0C
$end
#40000
b1 !
1;
0*
1=
0<
12
01
1(
0)
#80000
b11 !
b10 !
0;
1:
1*
1>
0=
13
02
1'
0(
#120000
b11 !
1;
0*
1?
0>
14
03
1&
0'
#160000
b111 !
b101 !
b100 !
0;
0:
19
1*
1@
0?
15
04
1%
0&
#200000
b101 !
1;
0*
1A
0@
16
05
1$
0%
#240000
b111 !
b110 !
0;
1:
1*
1B
0A
17
06
1#
0$
#280000
b111 !
1;
0*
1C
0B
18
07
1"
0#
#320000
b11 !
b1 !
b0 !
0;
0:
09
1*
0C
1<
08
11
0"
1)
#1000000
