Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Aug 14 18:21:22 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.912        0.000                      0                13982        0.044        0.000                      0                13982        3.225        0.000                       0                  6826  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.912        0.000                      0                13982        0.044        0.000                      0                13982        3.225        0.000                       0                  6826  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[5][6][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.413ns (27.870%)  route 3.657ns (72.130%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.036     0.036    cond_stored5/clk
    SLICE_X23Y104        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_stored5/out_reg[0]/Q
                         net (fo=14, routed)          0.215     0.347    fsm5/cond_stored5_out
    SLICE_X24Y104        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     0.526 f  fsm5/mem[7][7][31]_i_30/O
                         net (fo=3, routed)           0.255     0.781    fsm5/out_reg[0]_2
    SLICE_X25Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.929 r  fsm5/mem[7][7][31]_i_9__1/O
                         net (fo=101, routed)         0.200     1.129    fsm5/done_reg_0
    SLICE_X24Y109        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     1.296 f  fsm5/mem[7][7][31]_i_12__0/O
                         net (fo=14, routed)          0.240     1.536    i2/mem_reg[7][3][31]_1
    SLICE_X24Y111        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     1.636 r  i2/out[31]_i_38/O
                         net (fo=96, routed)          0.783     2.419    C0_0/out_reg[31]_i_18_0
    SLICE_X20Y133        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     2.519 r  C0_0/out[21]_i_28/O
                         net (fo=1, routed)           0.018     2.537    C0_0/out[21]_i_28_n_0
    SLICE_X20Y133        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.624 r  C0_0/out_reg[21]_i_13/O
                         net (fo=2, routed)           0.208     2.832    C0_0/out_reg[21]_i_13_n_0
    SLICE_X21Y130        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     2.931 r  C0_0/mem[7][7][23]_i_21/O
                         net (fo=2, routed)           0.408     3.339    C0_0/out_reg[1]_52
    SLICE_X26Y131        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.488 r  C0_0/mem[7][7][23]_i_5/O
                         net (fo=1, routed)           0.280     3.768    add3/left[21]
    SLICE_X26Y125        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     3.863 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.891    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X26Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.020 r  add3/mem_reg[7][7][31]_i_8/O[6]
                         net (fo=1, routed)           0.253     4.273    fsm5/out[30]
    SLICE_X27Y123        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.337 r  fsm5/mem[7][7][30]_i_1/O
                         net (fo=64, routed)          0.769     5.106    C0_0/D[30]
    SLICE_X34Y128        FDRE                                         r  C0_0/mem_reg[5][6][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6873, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y128        FDRE                                         r  C0_0/mem_reg[5][6][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y128        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[5][6][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[4][4][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.469ns (29.101%)  route 3.579ns (70.899%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.036     0.036    cond_stored5/clk
    SLICE_X23Y104        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_stored5/out_reg[0]/Q
                         net (fo=14, routed)          0.215     0.347    fsm5/cond_stored5_out
    SLICE_X24Y104        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     0.526 f  fsm5/mem[7][7][31]_i_30/O
                         net (fo=3, routed)           0.255     0.781    fsm5/out_reg[0]_2
    SLICE_X25Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.929 r  fsm5/mem[7][7][31]_i_9__1/O
                         net (fo=101, routed)         0.200     1.129    fsm5/done_reg_0
    SLICE_X24Y109        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     1.296 f  fsm5/mem[7][7][31]_i_12__0/O
                         net (fo=14, routed)          0.352     1.648    i2/mem_reg[7][3][31]_1
    SLICE_X23Y113        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     1.764 r  i2/mem[7][3][31]_i_3__1/O
                         net (fo=96, routed)          0.452     2.216    C0_0/C0_0_addr0[0]
    SLICE_X18Y117        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     2.280 r  C0_0/out[0]_i_29/O
                         net (fo=1, routed)           0.011     2.291    C0_0/out[0]_i_29_n_0
    SLICE_X18Y117        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     2.374 r  C0_0/out_reg[0]_i_13/O
                         net (fo=2, routed)           0.232     2.606    C0_0/out_reg[0]_i_13_n_0
    SLICE_X20Y116        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     2.723 r  C0_0/mem[7][7][7]_i_26/O
                         net (fo=2, routed)           0.285     3.008    C0_0/out_reg[1]_31
    SLICE_X26Y115        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.186 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.346     3.532    add3/left[0]
    SLICE_X26Y123        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[5])
                                                      0.259     3.791 r  add3/mem_reg[7][7][7]_i_2/O[5]
                         net (fo=1, routed)           0.317     4.108    fsm5/out[5]
    SLICE_X26Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     4.170 r  fsm5/mem[7][7][5]_i_1/O
                         net (fo=64, routed)          0.914     5.084    C0_0/D[5]
    SLICE_X34Y121        FDRE                                         r  C0_0/mem_reg[4][4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6873, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y121        FDRE                                         r  C0_0/mem_reg[4][4][5]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y121        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[4][4][5]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[4][5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 1.469ns (29.118%)  route 3.576ns (70.882%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.036     0.036    cond_stored5/clk
    SLICE_X23Y104        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_stored5/out_reg[0]/Q
                         net (fo=14, routed)          0.215     0.347    fsm5/cond_stored5_out
    SLICE_X24Y104        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     0.526 f  fsm5/mem[7][7][31]_i_30/O
                         net (fo=3, routed)           0.255     0.781    fsm5/out_reg[0]_2
    SLICE_X25Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.929 r  fsm5/mem[7][7][31]_i_9__1/O
                         net (fo=101, routed)         0.200     1.129    fsm5/done_reg_0
    SLICE_X24Y109        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     1.296 f  fsm5/mem[7][7][31]_i_12__0/O
                         net (fo=14, routed)          0.352     1.648    i2/mem_reg[7][3][31]_1
    SLICE_X23Y113        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     1.764 r  i2/mem[7][3][31]_i_3__1/O
                         net (fo=96, routed)          0.452     2.216    C0_0/C0_0_addr0[0]
    SLICE_X18Y117        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     2.280 r  C0_0/out[0]_i_29/O
                         net (fo=1, routed)           0.011     2.291    C0_0/out[0]_i_29_n_0
    SLICE_X18Y117        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     2.374 r  C0_0/out_reg[0]_i_13/O
                         net (fo=2, routed)           0.232     2.606    C0_0/out_reg[0]_i_13_n_0
    SLICE_X20Y116        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     2.723 r  C0_0/mem[7][7][7]_i_26/O
                         net (fo=2, routed)           0.285     3.008    C0_0/out_reg[1]_31
    SLICE_X26Y115        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.186 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.346     3.532    add3/left[0]
    SLICE_X26Y123        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[5])
                                                      0.259     3.791 r  add3/mem_reg[7][7][7]_i_2/O[5]
                         net (fo=1, routed)           0.317     4.108    fsm5/out[5]
    SLICE_X26Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     4.170 r  fsm5/mem[7][7][5]_i_1/O
                         net (fo=64, routed)          0.911     5.081    C0_0/D[5]
    SLICE_X34Y122        FDRE                                         r  C0_0/mem_reg[4][5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6873, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y122        FDRE                                         r  C0_0/mem_reg[4][5][5]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y122        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[4][5][5]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[7][4][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.469ns (29.257%)  route 3.552ns (70.743%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.036     0.036    cond_stored5/clk
    SLICE_X23Y104        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_stored5/out_reg[0]/Q
                         net (fo=14, routed)          0.215     0.347    fsm5/cond_stored5_out
    SLICE_X24Y104        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     0.526 f  fsm5/mem[7][7][31]_i_30/O
                         net (fo=3, routed)           0.255     0.781    fsm5/out_reg[0]_2
    SLICE_X25Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.929 r  fsm5/mem[7][7][31]_i_9__1/O
                         net (fo=101, routed)         0.200     1.129    fsm5/done_reg_0
    SLICE_X24Y109        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     1.296 f  fsm5/mem[7][7][31]_i_12__0/O
                         net (fo=14, routed)          0.352     1.648    i2/mem_reg[7][3][31]_1
    SLICE_X23Y113        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     1.764 r  i2/mem[7][3][31]_i_3__1/O
                         net (fo=96, routed)          0.452     2.216    C0_0/C0_0_addr0[0]
    SLICE_X18Y117        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     2.280 r  C0_0/out[0]_i_29/O
                         net (fo=1, routed)           0.011     2.291    C0_0/out[0]_i_29_n_0
    SLICE_X18Y117        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     2.374 r  C0_0/out_reg[0]_i_13/O
                         net (fo=2, routed)           0.232     2.606    C0_0/out_reg[0]_i_13_n_0
    SLICE_X20Y116        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     2.723 r  C0_0/mem[7][7][7]_i_26/O
                         net (fo=2, routed)           0.285     3.008    C0_0/out_reg[1]_31
    SLICE_X26Y115        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.186 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.346     3.532    add3/left[0]
    SLICE_X26Y123        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[5])
                                                      0.259     3.791 r  add3/mem_reg[7][7][7]_i_2/O[5]
                         net (fo=1, routed)           0.317     4.108    fsm5/out[5]
    SLICE_X26Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     4.170 r  fsm5/mem[7][7][5]_i_1/O
                         net (fo=64, routed)          0.887     5.057    C0_0/D[5]
    SLICE_X34Y121        FDRE                                         r  C0_0/mem_reg[7][4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6873, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y121        FDRE                                         r  C0_0/mem_reg[7][4][5]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y121        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[7][4][5]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[6][7][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.413ns (28.147%)  route 3.607ns (71.853%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.036     0.036    cond_stored5/clk
    SLICE_X23Y104        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_stored5/out_reg[0]/Q
                         net (fo=14, routed)          0.215     0.347    fsm5/cond_stored5_out
    SLICE_X24Y104        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     0.526 f  fsm5/mem[7][7][31]_i_30/O
                         net (fo=3, routed)           0.255     0.781    fsm5/out_reg[0]_2
    SLICE_X25Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.929 r  fsm5/mem[7][7][31]_i_9__1/O
                         net (fo=101, routed)         0.200     1.129    fsm5/done_reg_0
    SLICE_X24Y109        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     1.296 f  fsm5/mem[7][7][31]_i_12__0/O
                         net (fo=14, routed)          0.240     1.536    i2/mem_reg[7][3][31]_1
    SLICE_X24Y111        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     1.636 r  i2/out[31]_i_38/O
                         net (fo=96, routed)          0.783     2.419    C0_0/out_reg[31]_i_18_0
    SLICE_X20Y133        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     2.519 r  C0_0/out[21]_i_28/O
                         net (fo=1, routed)           0.018     2.537    C0_0/out[21]_i_28_n_0
    SLICE_X20Y133        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.624 r  C0_0/out_reg[21]_i_13/O
                         net (fo=2, routed)           0.208     2.832    C0_0/out_reg[21]_i_13_n_0
    SLICE_X21Y130        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     2.931 r  C0_0/mem[7][7][23]_i_21/O
                         net (fo=2, routed)           0.408     3.339    C0_0/out_reg[1]_52
    SLICE_X26Y131        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.488 r  C0_0/mem[7][7][23]_i_5/O
                         net (fo=1, routed)           0.280     3.768    add3/left[21]
    SLICE_X26Y125        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     3.863 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.891    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X26Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.020 r  add3/mem_reg[7][7][31]_i_8/O[6]
                         net (fo=1, routed)           0.253     4.273    fsm5/out[30]
    SLICE_X27Y123        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.337 r  fsm5/mem[7][7][30]_i_1/O
                         net (fo=64, routed)          0.719     5.056    C0_0/D[30]
    SLICE_X34Y128        FDRE                                         r  C0_0/mem_reg[6][7][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6873, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y128        FDRE                                         r  C0_0/mem_reg[6][7][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y128        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[6][7][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[4][5][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.413ns (28.170%)  route 3.603ns (71.830%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.036     0.036    cond_stored5/clk
    SLICE_X23Y104        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_stored5/out_reg[0]/Q
                         net (fo=14, routed)          0.215     0.347    fsm5/cond_stored5_out
    SLICE_X24Y104        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     0.526 f  fsm5/mem[7][7][31]_i_30/O
                         net (fo=3, routed)           0.255     0.781    fsm5/out_reg[0]_2
    SLICE_X25Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.929 r  fsm5/mem[7][7][31]_i_9__1/O
                         net (fo=101, routed)         0.200     1.129    fsm5/done_reg_0
    SLICE_X24Y109        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     1.296 f  fsm5/mem[7][7][31]_i_12__0/O
                         net (fo=14, routed)          0.240     1.536    i2/mem_reg[7][3][31]_1
    SLICE_X24Y111        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     1.636 r  i2/out[31]_i_38/O
                         net (fo=96, routed)          0.783     2.419    C0_0/out_reg[31]_i_18_0
    SLICE_X20Y133        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     2.519 r  C0_0/out[21]_i_28/O
                         net (fo=1, routed)           0.018     2.537    C0_0/out[21]_i_28_n_0
    SLICE_X20Y133        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.624 r  C0_0/out_reg[21]_i_13/O
                         net (fo=2, routed)           0.208     2.832    C0_0/out_reg[21]_i_13_n_0
    SLICE_X21Y130        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     2.931 r  C0_0/mem[7][7][23]_i_21/O
                         net (fo=2, routed)           0.408     3.339    C0_0/out_reg[1]_52
    SLICE_X26Y131        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.488 r  C0_0/mem[7][7][23]_i_5/O
                         net (fo=1, routed)           0.280     3.768    add3/left[21]
    SLICE_X26Y125        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     3.863 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.891    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X26Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.020 r  add3/mem_reg[7][7][31]_i_8/O[6]
                         net (fo=1, routed)           0.253     4.273    fsm5/out[30]
    SLICE_X27Y123        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.337 r  fsm5/mem[7][7][30]_i_1/O
                         net (fo=64, routed)          0.715     5.052    C0_0/D[30]
    SLICE_X34Y125        FDRE                                         r  C0_0/mem_reg[4][5][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6873, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y125        FDRE                                         r  C0_0/mem_reg[4][5][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y125        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[4][5][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[7][6][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.413ns (28.209%)  route 3.596ns (71.791%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.036     0.036    cond_stored5/clk
    SLICE_X23Y104        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_stored5/out_reg[0]/Q
                         net (fo=14, routed)          0.215     0.347    fsm5/cond_stored5_out
    SLICE_X24Y104        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     0.526 f  fsm5/mem[7][7][31]_i_30/O
                         net (fo=3, routed)           0.255     0.781    fsm5/out_reg[0]_2
    SLICE_X25Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.929 r  fsm5/mem[7][7][31]_i_9__1/O
                         net (fo=101, routed)         0.200     1.129    fsm5/done_reg_0
    SLICE_X24Y109        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     1.296 f  fsm5/mem[7][7][31]_i_12__0/O
                         net (fo=14, routed)          0.240     1.536    i2/mem_reg[7][3][31]_1
    SLICE_X24Y111        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     1.636 r  i2/out[31]_i_38/O
                         net (fo=96, routed)          0.783     2.419    C0_0/out_reg[31]_i_18_0
    SLICE_X20Y133        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     2.519 r  C0_0/out[21]_i_28/O
                         net (fo=1, routed)           0.018     2.537    C0_0/out[21]_i_28_n_0
    SLICE_X20Y133        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.624 r  C0_0/out_reg[21]_i_13/O
                         net (fo=2, routed)           0.208     2.832    C0_0/out_reg[21]_i_13_n_0
    SLICE_X21Y130        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     2.931 r  C0_0/mem[7][7][23]_i_21/O
                         net (fo=2, routed)           0.408     3.339    C0_0/out_reg[1]_52
    SLICE_X26Y131        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.488 r  C0_0/mem[7][7][23]_i_5/O
                         net (fo=1, routed)           0.280     3.768    add3/left[21]
    SLICE_X26Y125        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     3.863 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.891    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X26Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.020 r  add3/mem_reg[7][7][31]_i_8/O[6]
                         net (fo=1, routed)           0.253     4.273    fsm5/out[30]
    SLICE_X27Y123        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.337 r  fsm5/mem[7][7][30]_i_1/O
                         net (fo=64, routed)          0.708     5.045    C0_0/D[30]
    SLICE_X34Y127        FDRE                                         r  C0_0/mem_reg[7][6][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6873, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y127        FDRE                                         r  C0_0/mem_reg[7][6][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y127        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[7][6][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[2][4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.405ns (28.066%)  route 3.601ns (71.934%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.036     0.036    cond_stored5/clk
    SLICE_X23Y104        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_stored5/out_reg[0]/Q
                         net (fo=14, routed)          0.215     0.347    fsm5/cond_stored5_out
    SLICE_X24Y104        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     0.526 f  fsm5/mem[7][7][31]_i_30/O
                         net (fo=3, routed)           0.255     0.781    fsm5/out_reg[0]_2
    SLICE_X25Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.929 r  fsm5/mem[7][7][31]_i_9__1/O
                         net (fo=101, routed)         0.200     1.129    fsm5/done_reg_0
    SLICE_X24Y109        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     1.296 f  fsm5/mem[7][7][31]_i_12__0/O
                         net (fo=14, routed)          0.240     1.536    i2/mem_reg[7][3][31]_1
    SLICE_X24Y111        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     1.636 r  i2/out[31]_i_38/O
                         net (fo=96, routed)          0.783     2.419    C0_0/out_reg[31]_i_18_0
    SLICE_X20Y133        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     2.519 r  C0_0/out[21]_i_28/O
                         net (fo=1, routed)           0.018     2.537    C0_0/out[21]_i_28_n_0
    SLICE_X20Y133        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.624 r  C0_0/out_reg[21]_i_13/O
                         net (fo=2, routed)           0.208     2.832    C0_0/out_reg[21]_i_13_n_0
    SLICE_X21Y130        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     2.931 r  C0_0/mem[7][7][23]_i_21/O
                         net (fo=2, routed)           0.408     3.339    C0_0/out_reg[1]_52
    SLICE_X26Y131        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.488 r  C0_0/mem[7][7][23]_i_5/O
                         net (fo=1, routed)           0.280     3.768    add3/left[21]
    SLICE_X26Y125        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     3.863 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.891    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X26Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.037 r  add3/mem_reg[7][7][31]_i_8/O[7]
                         net (fo=1, routed)           0.298     4.335    fsm5/out[31]
    SLICE_X26Y117        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     4.374 r  fsm5/mem[7][7][31]_i_2__1/O
                         net (fo=64, routed)          0.668     5.042    C0_0/D[31]
    SLICE_X33Y119        FDRE                                         r  C0_0/mem_reg[2][4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6873, unset)         0.024     7.024    C0_0/clk
    SLICE_X33Y119        FDRE                                         r  C0_0/mem_reg[2][4][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X33Y119        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    C0_0/mem_reg[2][4][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[3][5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 1.469ns (29.351%)  route 3.536ns (70.649%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.036     0.036    cond_stored5/clk
    SLICE_X23Y104        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_stored5/out_reg[0]/Q
                         net (fo=14, routed)          0.215     0.347    fsm5/cond_stored5_out
    SLICE_X24Y104        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     0.526 f  fsm5/mem[7][7][31]_i_30/O
                         net (fo=3, routed)           0.255     0.781    fsm5/out_reg[0]_2
    SLICE_X25Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.929 r  fsm5/mem[7][7][31]_i_9__1/O
                         net (fo=101, routed)         0.200     1.129    fsm5/done_reg_0
    SLICE_X24Y109        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     1.296 f  fsm5/mem[7][7][31]_i_12__0/O
                         net (fo=14, routed)          0.352     1.648    i2/mem_reg[7][3][31]_1
    SLICE_X23Y113        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     1.764 r  i2/mem[7][3][31]_i_3__1/O
                         net (fo=96, routed)          0.452     2.216    C0_0/C0_0_addr0[0]
    SLICE_X18Y117        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     2.280 r  C0_0/out[0]_i_29/O
                         net (fo=1, routed)           0.011     2.291    C0_0/out[0]_i_29_n_0
    SLICE_X18Y117        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     2.374 r  C0_0/out_reg[0]_i_13/O
                         net (fo=2, routed)           0.232     2.606    C0_0/out_reg[0]_i_13_n_0
    SLICE_X20Y116        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     2.723 r  C0_0/mem[7][7][7]_i_26/O
                         net (fo=2, routed)           0.285     3.008    C0_0/out_reg[1]_31
    SLICE_X26Y115        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.186 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.346     3.532    add3/left[0]
    SLICE_X26Y123        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[5])
                                                      0.259     3.791 r  add3/mem_reg[7][7][7]_i_2/O[5]
                         net (fo=1, routed)           0.317     4.108    fsm5/out[5]
    SLICE_X26Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     4.170 r  fsm5/mem[7][7][5]_i_1/O
                         net (fo=64, routed)          0.871     5.041    C0_0/D[5]
    SLICE_X34Y122        FDRE                                         r  C0_0/mem_reg[3][5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6873, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y122        FDRE                                         r  C0_0/mem_reg[3][5][5]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y122        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[3][5][5]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[7][5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.469ns (29.404%)  route 3.527ns (70.596%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.036     0.036    cond_stored5/clk
    SLICE_X23Y104        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_stored5/out_reg[0]/Q
                         net (fo=14, routed)          0.215     0.347    fsm5/cond_stored5_out
    SLICE_X24Y104        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     0.526 f  fsm5/mem[7][7][31]_i_30/O
                         net (fo=3, routed)           0.255     0.781    fsm5/out_reg[0]_2
    SLICE_X25Y105        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.929 r  fsm5/mem[7][7][31]_i_9__1/O
                         net (fo=101, routed)         0.200     1.129    fsm5/done_reg_0
    SLICE_X24Y109        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     1.296 f  fsm5/mem[7][7][31]_i_12__0/O
                         net (fo=14, routed)          0.352     1.648    i2/mem_reg[7][3][31]_1
    SLICE_X23Y113        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     1.764 r  i2/mem[7][3][31]_i_3__1/O
                         net (fo=96, routed)          0.452     2.216    C0_0/C0_0_addr0[0]
    SLICE_X18Y117        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     2.280 r  C0_0/out[0]_i_29/O
                         net (fo=1, routed)           0.011     2.291    C0_0/out[0]_i_29_n_0
    SLICE_X18Y117        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     2.374 r  C0_0/out_reg[0]_i_13/O
                         net (fo=2, routed)           0.232     2.606    C0_0/out_reg[0]_i_13_n_0
    SLICE_X20Y116        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     2.723 r  C0_0/mem[7][7][7]_i_26/O
                         net (fo=2, routed)           0.285     3.008    C0_0/out_reg[1]_31
    SLICE_X26Y115        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.186 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.346     3.532    add3/left[0]
    SLICE_X26Y123        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[5])
                                                      0.259     3.791 r  add3/mem_reg[7][7][7]_i_2/O[5]
                         net (fo=1, routed)           0.317     4.108    fsm5/out[5]
    SLICE_X26Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     4.170 r  fsm5/mem[7][7][5]_i_1/O
                         net (fo=64, routed)          0.862     5.032    C0_0/D[5]
    SLICE_X33Y122        FDRE                                         r  C0_0/mem_reg[7][5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6873, unset)         0.024     7.024    C0_0/clk
    SLICE_X33Y122        FDRE                                         r  C0_0/mem_reg[7][5][5]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X33Y122        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    C0_0/mem_reg[7][5][5]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  1.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read2_0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.013     0.013    bin_read2_0/clk
    SLICE_X33Y130        FDRE                                         r  bin_read2_0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y130        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read2_0/out_reg[0]/Q
                         net (fo=1, routed)           0.057     0.109    v_0/out_reg[0]_2
    SLICE_X33Y129        FDRE                                         r  v_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.018     0.018    v_0/clk
    SLICE_X33Y129        FDRE                                         r  v_0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y129        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.013     0.013    cond_computed4/clk
    SLICE_X25Y104        FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  cond_computed4/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.079    fsm8/cond_computed4_out
    SLICE_X25Y104        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     0.094 r  fsm8/out[0]_i_1__26/O
                         net (fo=1, routed)           0.017     0.111    cond_computed4/out_reg[0]_0
    SLICE_X25Y104        FDRE                                         r  cond_computed4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.019     0.019    cond_computed4/clk
    SLICE_X25Y104        FDRE                                         r  cond_computed4/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y104        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    cond_computed4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.059ns (59.596%)  route 0.040ns (40.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.013     0.013    j0/clk
    SLICE_X23Y107        FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  j0/out_reg[0]/Q
                         net (fo=11, routed)          0.034     0.086    j0/j0_out[0]
    SLICE_X23Y107        LUT4 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     0.106 r  j0/out[3]_i_3__5/O
                         net (fo=1, routed)           0.006     0.112    j0/out[3]_i_3__5_n_0
    SLICE_X23Y107        FDRE                                         r  j0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.019     0.019    j0/clk
    SLICE_X23Y107        FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y107        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X26Y109        FDRE                                         r  mult_pipe0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y109        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[2]/Q
                         net (fo=1, routed)           0.061     0.112    bin_read0_0/out[2]
    SLICE_X26Y109        FDRE                                         r  bin_read0_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X26Y109        FDRE                                         r  bin_read0_0/out_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y109        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read0_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bin_read2_0/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.012     0.012    bin_read2_0/clk
    SLICE_X27Y137        FDRE                                         r  bin_read2_0/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y137        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read2_0/out_reg[27]/Q
                         net (fo=1, routed)           0.061     0.112    v_0/out_reg[27]_1
    SLICE_X26Y137        FDRE                                         r  v_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.018     0.018    v_0/clk
    SLICE_X26Y137        FDRE                                         r  v_0/out_reg[27]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y137        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    v_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X28Y110        FDRE                                         r  mult_pipe0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_reg[8]/Q
                         net (fo=1, routed)           0.063     0.114    bin_read0_0/out[8]
    SLICE_X26Y110        FDRE                                         r  bin_read0_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.018     0.018    bin_read0_0/clk
    SLICE_X26Y110        FDRE                                         r  bin_read0_0/out_reg[8]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y110        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[4][7][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X25Y76         FDRE                                         r  A_int_read0_0/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[30]/Q
                         net (fo=64, routed)          0.063     0.115    A0_0/mem_reg[7][7][30]_0
    SLICE_X23Y76         FDRE                                         r  A0_0/mem_reg[4][7][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.019     0.019    A0_0/clk
    SLICE_X23Y76         FDRE                                         r  A0_0/mem_reg[4][7][30]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y76         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[4][7][30]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X27Y109        FDRE                                         r  mult_pipe0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[15]/Q
                         net (fo=1, routed)           0.062     0.114    bin_read0_0/out[15]
    SLICE_X26Y109        FDRE                                         r  bin_read0_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X26Y109        FDRE                                         r  bin_read0_0/out_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y109        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read0_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe2/out_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X33Y135        FDRE                                         r  mult_pipe2/out_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe2/out_tmp_reg[5]/Q
                         net (fo=1, routed)           0.063     0.115    mult_pipe2/p_1_in[5]
    SLICE_X33Y134        FDRE                                         r  mult_pipe2/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.019     0.019    mult_pipe2/clk
    SLICE_X33Y134        FDRE                                         r  mult_pipe2/out_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X33Y134        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe2/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (51.961%)  route 0.049ns (48.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.012     0.012    i2/clk
    SLICE_X22Y108        FDRE                                         r  i2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  i2/out_reg[0]/Q
                         net (fo=11, routed)          0.032     0.083    fsm7/Q[0]
    SLICE_X22Y108        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.097 r  fsm7/out[0]_i_1__11/O
                         net (fo=1, routed)           0.017     0.114    i2/D[0]
    SLICE_X22Y108        FDRE                                         r  i2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6873, unset)         0.018     0.018    i2/clk
    SLICE_X22Y108        FDRE                                         r  i2/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y108        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    i2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y43  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y45  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y36  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y38  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y54  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y56  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X21Y89   A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X31Y55   A0_0/mem_reg[0][0][0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X32Y63   A0_0/mem_reg[0][0][10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X26Y80   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y89   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y89   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y55   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y63   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y80   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y80   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y46   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y55   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y60   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y60   A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y89   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y89   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y55   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y55   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y63   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y63   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y80   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y80   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y46   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y46   A0_0/mem_reg[0][0][12]/C



