#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Nov 18 16:10:33 2018
# Process ID: 31776
# Current directory: /home/nikihuang/Documents/lab/project1/project_1.runs/synth_1
# Command line: vivado -log system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl
# Log file: /home/nikihuang/Documents/lab/project1/project_1.runs/synth_1/system.vds
# Journal file: /home/nikihuang/Documents/lab/project1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source system.tcl -notrace
Command: synth_design -top system -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31786 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1308.055 ; gain = 104.000 ; free physical = 6196 ; free virtual = 14032
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/system.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmcm' [/home/nikihuang/Documents/lab/project1/project_1.runs/synth_1/.Xil/Vivado-31776-nikihuang/realtime/mmcm_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mmcm' (1#1) [/home/nikihuang/Documents/lab/project1/project_1.runs/synth_1/.Xil/Vivado-31776-nikihuang/realtime/mmcm_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clkdivider' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/src/clkdivider.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clkdivider' (2#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/src/clkdivider.v:2]
INFO: [Synth 8-6157] synthesizing module 'reset_sys' [/home/nikihuang/Documents/lab/project1/project_1.runs/synth_1/.Xil/Vivado-31776-nikihuang/realtime/reset_sys_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_sys' (3#1) [/home/nikihuang/Documents/lab/project1/project_1.runs/synth_1/.Xil/Vivado-31776-nikihuang/realtime/reset_sys_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PULLUP' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:43853]
INFO: [Synth 8-6155] done synthesizing module 'PULLUP' (4#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:43853]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (5#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659]
INFO: [Synth 8-6157] synthesizing module 'IOBUF__parameterized0' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659]
INFO: [Synth 8-6157] synthesizing module 'e203_soc_top' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_top' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_main' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:39]
INFO: [Synth 8-6157] synthesizing module 'sirv_ResetCatchAndSync_2' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v:19]
INFO: [Synth 8-6157] synthesizing module 'sirv_AsyncResetRegVec_129' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v:19]
INFO: [Synth 8-6157] synthesizing module 'sirv_AsyncResetReg' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_AsyncResetReg' (6#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_AsyncResetRegVec_129' (7#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_ResetCatchAndSync_2' (8#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v:19]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_hclkgen' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v:38]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_pll' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v:38]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_pll' (9#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v:38]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_hclkgen_rstsync' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v:36]
	Parameter RST_SYNC_LEVEL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_hclkgen_rstsync' (10#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_pllclkdiv' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v:38]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr' (11#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized0' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized0' (11#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
INFO: [Synth 8-6157] synthesizing module 'e203_clkgate' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v:35]
INFO: [Synth 8-6155] done synthesizing module 'e203_clkgate' (12#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v:35]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_pllclkdiv' (13#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v:38]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_gfcm' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v:38]
	Parameter SYNC_LEVEL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_gfcm' (14#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v:38]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_hclkgen' (15#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v:38]
INFO: [Synth 8-6157] synthesizing module 'e203_cpu_top' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_cpu' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:37]
	Parameter MASTER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e203_reset_ctrl' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v:36]
	Parameter MASTER bound to: 1 - type: integer 
	Parameter RST_SYNC_LEVEL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_reset_ctrl' (16#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_clk_ctrl' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v:37]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffr' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:216]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffr' (17#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:216]
INFO: [Synth 8-6155] done synthesizing module 'e203_clk_ctrl' (18#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_irq_sync' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v:36]
	Parameter MASTER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_sync' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:106]
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_sync' (19#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:106]
INFO: [Synth 8-6155] done synthesizing module 'e203_irq_sync' (20#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_extend_csr' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v:39]
INFO: [Synth 8-6155] done synthesizing module 'e203_extend_csr' (21#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v:39]
INFO: [Synth 8-6157] synthesizing module 'e203_core' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_core.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_ifetch' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v:36]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffrs' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:184]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffrs' (22#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:184]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized1' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized1' (22#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized2' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized2' (22#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized3' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized3' (22#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_minidec' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v:35]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_decode' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_decode' (23#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_minidec' (24#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v:35]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_litebpu' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v:35]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_litebpu' (25#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v:35]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_ifetch' (26#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_ift2icb' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v:37]
	Parameter ICB_STATE_WIDTH bound to: 2 - type: integer 
	Parameter ICB_STATE_IDLE bound to: 2'b00 
	Parameter ICB_STATE_1ST bound to: 2'b01 
	Parameter ICB_STATE_WAIT2ND bound to: 2'b10 
	Parameter ICB_STATE_2ND bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_bypbuf' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:313]
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl' (27#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflrs' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:47]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflrs' (28#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:47]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo' (29#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_bypbuf' (30#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:313]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized4' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized4' (30#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized0' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized0' (30#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized1' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized1' (30#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_ift2icb' (31#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v:37]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu' (32#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_exu' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_regfile' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v:35]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized2' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized2' (32#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_regfile' (33#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v:35]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_disp' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_disp' (34#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_oitf' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v:36]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized3' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized3' (34#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized4' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized4' (34#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_oitf' (35#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v:39]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_csrctrl' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_csrctrl' (36#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_bjp' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v:39]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_bjp' (37#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v:39]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_lsuagu' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v:39]
	Parameter ICB_STATE_WIDTH bound to: 4 - type: integer 
	Parameter ICB_STATE_IDLE bound to: 4'b0000 
	Parameter ICB_STATE_1ST bound to: 4'b0001 
	Parameter ICB_STATE_WAIT2ND bound to: 4'b0010 
	Parameter ICB_STATE_2ND bound to: 4'b0011 
	Parameter ICB_STATE_AMOALU bound to: 4'b0100 
	Parameter ICB_STATE_AMORDY bound to: 4'b0101 
	Parameter ICB_STATE_WBCK bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized5' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized5' (37#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_lsuagu' (38#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v:39]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_rglr' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v:37]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_rglr' (39#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_muldiv' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v:39]
	Parameter MULDIV_STATE_WIDTH bound to: 3 - type: integer 
	Parameter MULDIV_STATE_0TH bound to: 3'b000 
	Parameter MULDIV_STATE_EXEC bound to: 3'b001 
	Parameter MULDIV_STATE_REMD_CHCK bound to: 3'b010 
	Parameter MULDIV_STATE_QUOT_CORR bound to: 3'b011 
	Parameter MULDIV_STATE_REMD_CORR bound to: 3'b100 
	Parameter EXEC_CNT_W bound to: 6 - type: integer 
	Parameter EXEC_CNT_1 bound to: 6'b000001 
	Parameter EXEC_CNT_16 bound to: 6'b010000 
	Parameter EXEC_CNT_32 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized6' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
	Parameter DW bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized6' (39#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_muldiv' (40#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v:39]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_dpath' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v:36]
	Parameter DPATH_MUX_WIDTH bound to: 85 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_dpath' (41#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu' (42#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v:39]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_longpwbck' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v:37]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v:132]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_longpwbck' (43#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_wbck' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v:37]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v:100]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_wbck' (44#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_commit' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v:38]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_branchslv' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v:37]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_branchslv' (45#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_excp' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_excp' (46#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_commit' (47#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v:38]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_csr' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_csr' (48#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu' (49#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_lsu' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v:35]
INFO: [Synth 8-6157] synthesizing module 'e203_lsu_ctrl' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v:35]
	Parameter LSU_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter LSU_ARBT_I_PTR_W bound to: 1 - type: integer 
	Parameter USR_W bound to: 39 - type: integer 
	Parameter USR_PACK_EXCL bound to: 0 - type: integer 
	Parameter SPLT_FIFO_W bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:44]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 39 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage' (50#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt' (51#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:44]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized0' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized5' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized5' (51#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized0' (51#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
INFO: [Synth 8-6155] done synthesizing module 'e203_lsu_ctrl' (52#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v:35]
INFO: [Synth 8-6155] done synthesizing module 'e203_lsu' (53#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v:35]
INFO: [Synth 8-6157] synthesizing module 'e203_biu' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v:36]
	Parameter BIU_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter BIU_ARBT_I_PTR_W bound to: 1 - type: integer 
	Parameter BIU_SPLT_I_NUM_0 bound to: 4 - type: integer 
	Parameter BIU_SPLT_I_NUM_1 bound to: 5 - type: integer 
	Parameter BIU_SPLT_I_NUM_2 bound to: 6 - type: integer 
	Parameter BIU_SPLT_I_NUM bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt__parameterized0' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:44]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized1' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized1' (53#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized0' (53#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:44]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_buffer' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:358]
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 1 - type: integer 
	Parameter RSP_DP bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CMD_PACK_W bound to: 78 - type: integer 
	Parameter RSP_PACK_W bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized0' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 78 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized6' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 78 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized6' (53#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized0' (53#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized1' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized7' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 35 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized7' (53#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized1' (53#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_buffer' (54#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:358]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_splt' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:655]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 6 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 6 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 0 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized2' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized8' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized8' (54#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized2' (54#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_splt' (55#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:655]
INFO: [Synth 8-6155] done synthesizing module 'e203_biu' (56#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_core' (57#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_core.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_itcm_ctrl' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v:38]
	Parameter ITCM_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter ITCM_ARBT_I_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_n2w' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:510]
	Parameter AW bound to: 16 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter X_W bound to: 32 - type: integer 
	Parameter Y_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_n2w' (58#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:510]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt__parameterized1' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:44]
	Parameter AW bound to: 16 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized1' (58#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:44]
INFO: [Synth 8-6157] synthesizing module 'sirv_sram_icb_ctrl' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v:36]
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 3 - type: integer 
	Parameter USR_W bound to: 2 - type: integer 
	Parameter BUF_CMD_PACK_W bound to: 91 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_bypbuf__parameterized0' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:313]
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 91 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized2' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 91 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized9' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 91 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized9' (58#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized2' (58#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_bypbuf__parameterized0' (58#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:313]
INFO: [Synth 8-6157] synthesizing module 'sirv_1cyc_sram_ctrl' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v:36]
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 3 - type: integer 
	Parameter USR_W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized3' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized3' (58#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sirv_1cyc_sram_ctrl' (59#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v:36]
INFO: [Synth 8-6155] done synthesizing module 'sirv_sram_icb_ctrl' (60#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_itcm_ctrl' (61#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'e203_dtcm_ctrl' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ctrl.v:38]
	Parameter DTCM_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter DTCM_ARBT_I_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt__parameterized2' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:44]
	Parameter AW bound to: 16 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized2' (61#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:44]
INFO: [Synth 8-6157] synthesizing module 'sirv_sram_icb_ctrl__parameterized0' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v:36]
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 2 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter BUF_CMD_PACK_W bound to: 54 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_bypbuf__parameterized1' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:313]
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 54 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized3' [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 54 - type: integer 
	Parameter DW bound to: 54 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized10' (61#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized3' (61#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_bypbuf__parameterized1' (61#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:313]
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 2 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_1cyc_sram_ctrl__parameterized0' (61#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v:36]
INFO: [Synth 8-6155] done synthesizing module 'sirv_sram_icb_ctrl__parameterized0' (61#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_dtcm_ctrl' (62#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ctrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'e203_cpu' (63#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:37]
	Parameter DP bound to: 8192 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter FORCE_X2ZERO bound to: 0 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 13 - type: integer 
	Parameter DP bound to: 8192 - type: integer 
	Parameter FORCE_X2ZERO bound to: 1'b0 
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_sim_ram' (64#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v:34]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_ram' (65#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v:35]
INFO: [Synth 8-6155] done synthesizing module 'e203_itcm_ram' (66#1) [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v:37]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DP bound to: 16384 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FORCE_X2ZERO bound to: 0 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 14 - type: integer 
	Parameter DP bound to: 16384 - type: integer 
	Parameter FORCE_X2ZERO bound to: 1'b0 
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 14 - type: integer 
	Parameter PLIC_IRQ_NUM bound to: 53 - type: integer 
	Parameter PLIC_PRIO_WIDTH bound to: 3 - type: integer 
	Parameter PLIC_IRQ_NUM bound to: 53 - type: integer 
	Parameter PLIC_IRQ_NUM_LOG2 bound to: 6 - type: integer 
	Parameter PLIC_ICB_RSP_FLOP bound to: 1 - type: integer 
	Parameter PLIC_IRQ_I_FLOP bound to: 1 - type: integer 
	Parameter PLIC_IRQ_O_FLOP bound to: 1 - type: integer 
	Parameter PLIC_PEND_ARRAY bound to: 2 - type: integer 
	Parameter DW bound to: 53 - type: integer 
	Parameter DW bound to: 6 - type: integer 
	Parameter DW bound to: 3 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_PACK_W bound to: 65 - type: integer 
	Parameter RSP_PACK_W bound to: 33 - type: integer 
	Parameter ICB_FIFO_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 268435456 - type: integer 
	Parameter O0_BASE_REGION_LSB bound to: 15 - type: integer 
	Parameter O1_BASE_ADDR bound to: 268468224 - type: integer 
	Parameter O1_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O2_BASE_ADDR bound to: 268500992 - type: integer 
	Parameter O2_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O3_BASE_ADDR bound to: 268509184 - type: integer 
	Parameter O3_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O4_BASE_ADDR bound to: 268513280 - type: integer 
	Parameter O4_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O5_BASE_ADDR bound to: 268517376 - type: integer 
	Parameter O5_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O6_BASE_ADDR bound to: 268521472 - type: integer 
	Parameter O6_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O7_BASE_ADDR bound to: 268578816 - type: integer 
	Parameter O7_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O8_BASE_ADDR bound to: 268582912 - type: integer 
	Parameter O8_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O9_BASE_ADDR bound to: 268587008 - type: integer 
	Parameter O9_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O10_BASE_ADDR bound to: 268648448 - type: integer 
	Parameter O10_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O11_BASE_ADDR bound to: 268652544 - type: integer 
	Parameter O11_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O12_BASE_ADDR bound to: 285212672 - type: integer 
	Parameter O12_BASE_REGION_LSB bound to: 24 - type: integer 
	Parameter O13_BASE_ADDR bound to: 268697600 - type: integer 
	Parameter O13_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O14_BASE_ADDR bound to: 268701696 - type: integer 
	Parameter O14_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O15_BASE_ADDR bound to: 268705792 - type: integer 
	Parameter O15_BASE_REGION_LSB bound to: 3 - type: integer 
	Parameter BASE_REGION_MSB bound to: 31 - type: integer 
	Parameter SPLT_I_NUM bound to: 17 - type: integer 
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 2 - type: integer 
	Parameter RSP_DP bound to: 2 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CMD_PACK_W bound to: 78 - type: integer 
	Parameter RSP_PACK_W bound to: 35 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 78 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 35 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 17 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 17 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 17 - type: integer 
	Parameter DW bound to: 17 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element T_1514_reg was removed.  [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v:386]
WARNING: [Synth 8-6014] Unused sequential element a_opcode_reg was removed.  [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v:2220]
WARNING: [Synth 8-6014] Unused sequential element a_param_reg was removed.  [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v:2221]
WARNING: [Synth 8-6014] Unused sequential element a_mask_reg was removed.  [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v:2225]
WARNING: [Synth 8-6014] Unused sequential element a_data_reg was removed.  [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v:2226]
	Parameter DW bound to: 65 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 65 - type: integer 
	Parameter DW bound to: 33 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 33 - type: integer 
	Parameter AXI_FIFO_DP bound to: 2 - type: integer 
	Parameter AXI_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 1 - type: integer 
	Parameter CHNL_FIFO_DP bound to: 2 - type: integer 
	Parameter CHNL_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter AR_CHNL_W bound to: 50 - type: integer 
	Parameter AW_CHNL_W bound to: 50 - type: integer 
	Parameter W_CHNL_W bound to: 37 - type: integer 
	Parameter R_CHNL_W bound to: 35 - type: integer 
	Parameter B_CHNL_W bound to: 2 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 50 - type: integer 
	Parameter DW bound to: 50 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 37 - type: integer 
	Parameter DW bound to: 37 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 2 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 8 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter ARST_LVL bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v:215]
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_READ bound to: 5'b00010 
	Parameter ST_WRITE bound to: 5'b00100 
	Parameter ST_ACK bound to: 5'b01000 
	Parameter ST_STOP bound to: 5'b10000 
	Parameter idle bound to: 17'b00000000000000000 
	Parameter start_a bound to: 17'b00000000000000001 
	Parameter start_b bound to: 17'b00000000000000010 
	Parameter start_c bound to: 17'b00000000000000100 
	Parameter start_d bound to: 17'b00000000000001000 
	Parameter start_e bound to: 17'b00000000000010000 
	Parameter stop_a bound to: 17'b00000000000100000 
	Parameter stop_b bound to: 17'b00000000001000000 
	Parameter stop_c bound to: 17'b00000000010000000 
	Parameter stop_d bound to: 17'b00000000100000000 
	Parameter rd_a bound to: 17'b00000001000000000 
	Parameter rd_b bound to: 17'b00000010000000000 
	Parameter rd_c bound to: 17'b00000100000000000 
	Parameter rd_d bound to: 17'b00001000000000000 
	Parameter wr_a bound to: 17'b00010000000000000 
	Parameter wr_b bound to: 17'b00100000000000000 
	Parameter wr_c bound to: 17'b01000000000000000 
	Parameter wr_d bound to: 17'b10000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v:375]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v:375]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v:379]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v:379]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v:248]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v:248]
	Parameter MROM_AW bound to: 12 - type: integer 
	Parameter MROM_DP bound to: 1024 - type: integer 
	Parameter ICB_FIFO_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 0 - type: integer 
	Parameter O0_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O1_BASE_ADDR bound to: 4096 - type: integer 
	Parameter O1_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O2_BASE_ADDR bound to: 131072 - type: integer 
	Parameter O2_BASE_REGION_LSB bound to: 17 - type: integer 
	Parameter O3_BASE_ADDR bound to: 536870912 - type: integer 
	Parameter O3_BASE_REGION_LSB bound to: 29 - type: integer 
	Parameter O4_BASE_ADDR bound to: -2147483648 - type: integer 
	Parameter O4_BASE_REGION_LSB bound to: 31 - type: integer 
	Parameter O5_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter O5_BASE_REGION_LSB bound to: 28 - type: integer 
	Parameter O6_BASE_ADDR bound to: 0 - type: integer 
	Parameter O6_BASE_REGION_LSB bound to: 0 - type: integer 
	Parameter O7_BASE_ADDR bound to: 0 - type: integer 
	Parameter O7_BASE_REGION_LSB bound to: 0 - type: integer 
	Parameter BASE_REGION_MSB bound to: 31 - type: integer 
	Parameter SPLT_I_NUM bound to: 9 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 9 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 9 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 9 - type: integer 
	Parameter DW bound to: 9 - type: integer 
	Parameter AW bound to: 12 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DP bound to: 1024 - type: integer 
	Parameter AW bound to: 12 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DP bound to: 1024 - type: integer 
	Parameter AXI_FIFO_DP bound to: 2 - type: integer 
	Parameter AXI_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 4 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 1 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter DW bound to: 1 - type: integer 
	Parameter SUPPORT_JTAG_DTM bound to: 1 - type: integer 
	Parameter ASYNC_FF_LEVELS bound to: 2 - type: integer 
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter HART_NUM bound to: 1 - type: integer 
	Parameter HART_ID_W bound to: 1 - type: integer 
	Parameter ASYNC_FF_LEVELS bound to: 2 - type: integer 
	Parameter DEBUG_DATA_BITS bound to: 34 - type: integer 
	Parameter DEBUG_ADDR_BITS bound to: 5 - type: integer 
	Parameter DEBUG_OP_BITS bound to: 2 - type: integer 
	Parameter JTAG_VERSION bound to: 4'b0001 
	Parameter JTAG_PART_NUM bound to: 16'b0000111000110001 
	Parameter JTAG_MANUF_ID bound to: 11'b10010001001 
	Parameter DBUS_IDLE_CYCLES bound to: 3'b101 
	Parameter IR_BITS bound to: 5 - type: integer 
	Parameter DEBUG_VERSION bound to: 0 - type: integer 
	Parameter TEST_LOGIC_RESET bound to: 4'b0000 
	Parameter RUN_TEST_IDLE bound to: 4'b0001 
	Parameter SELECT_DR bound to: 4'b0010 
	Parameter CAPTURE_DR bound to: 4'b0011 
	Parameter SHIFT_DR bound to: 4'b0100 
	Parameter EXIT1_DR bound to: 4'b0101 
	Parameter PAUSE_DR bound to: 4'b0110 
	Parameter EXIT2_DR bound to: 4'b0111 
	Parameter UPDATE_DR bound to: 4'b1000 
	Parameter SELECT_IR bound to: 4'b1001 
	Parameter CAPTURE_IR bound to: 4'b1010 
	Parameter SHIFT_IR bound to: 4'b1011 
	Parameter EXIT1_IR bound to: 4'b1100 
	Parameter PAUSE_IR bound to: 4'b1101 
	Parameter EXIT2_IR bound to: 4'b1110 
	Parameter UPDATE_IR bound to: 4'b1111 
	Parameter REG_BYPASS bound to: 5'b11111 
	Parameter REG_IDCODE bound to: 5'b00001 
	Parameter REG_DEBUG_ACCESS bound to: 5'b10001 
	Parameter REG_DTM_INFO bound to: 5'b10000 
	Parameter DBUS_REG_BITS bound to: 41 - type: integer 
	Parameter DBUS_REQ_BITS bound to: 41 - type: integer 
	Parameter DBUS_RESP_BITS bound to: 36 - type: integer 
	Parameter SHIFT_REG_BITS bound to: 41 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v:297]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v:310]
	Parameter DW bound to: 41 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 41 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 41 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter ASYNC_FF_LEVELS bound to: 2 - type: integer 
	Parameter CMD_PACK_W bound to: 65 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 65 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_DP bound to: 0 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 15'b000001000000000 
	Parameter O0_BASE_REGION_LSB bound to: 8 - type: integer 
	Parameter BASE_REGION_MSB bound to: 14 - type: integer 
	Parameter SPLT_I_NUM bound to: 2 - type: integer 
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 0 - type: integer 
	Parameter RSP_DP bound to: 0 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CMD_PACK_W bound to: 61 - type: integer 
	Parameter RSP_PACK_W bound to: 35 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 0 - type: integer 
	Parameter DW bound to: 61 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 0 - type: integer 
	Parameter DW bound to: 35 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 2 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 2 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 2 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
WARNING: [Synth 8-3848] Net dut_io_pads_bootrom_n_i_ival in module/entity system does not have driver. [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/system.v:311]
WARNING: [Synth 8-3848] Net dut_io_pads_dbgmode0_n_i_ival in module/entity system does not have driver. [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/system.v:312]
WARNING: [Synth 8-3848] Net dut_io_pads_dbgmode1_n_i_ival in module/entity system does not have driver. [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/system.v:313]
WARNING: [Synth 8-3848] Net dut_io_pads_dbgmode2_n_i_ival in module/entity system does not have driver. [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/system.v:314]
WARNING: [Synth 8-3331] design sirv_DeglitchShiftRegister has unconnected port reset
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[31]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[30]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[29]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[27]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[26]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[25]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[24]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[23]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[22]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[21]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[20]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[19]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[18]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[17]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[16]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[15]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[14]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[11]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[10]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[7]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[6]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[5]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[4]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countLo_write_bits[31]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[31]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[30]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[29]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[28]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[27]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[26]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[25]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[24]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[23]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[22]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[21]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[20]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[19]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[18]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[17]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[16]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[15]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[14]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[13]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[12]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[11]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[10]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[9]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[8]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[7]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[6]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[5]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[4]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[3]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[2]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[1]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[0]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[15]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[14]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[13]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[12]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[11]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[10]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[9]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[8]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[7]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[6]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[5]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[4]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[3]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[2]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[1]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[0]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[31]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[30]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[29]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[28]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[27]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[26]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[25]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[24]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[23]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[22]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[21]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[20]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[19]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[18]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[17]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[16]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[15]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[14]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[13]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[12]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[11]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[10]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[9]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[8]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[7]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[6]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1512.234 ; gain = 308.180 ; free physical = 6067 ; free virtual = 13909
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1512.234 ; gain = 308.180 ; free physical = 6114 ; free virtual = 13957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1512.234 ; gain = 308.180 ; free physical = 6114 ; free virtual = 13957
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/ip/reset_sys_1/reset_sys/reset_sys_in_context.xdc] for cell 'ip_reset_sys'
Finished Parsing XDC File [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/ip/reset_sys_1/reset_sys/reset_sys_in_context.xdc] for cell 'ip_reset_sys'
Parsing XDC File [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/ip/mmcm_1/mmcm/mmcm_in_context.xdc] for cell 'ip_mmcm'
Finished Parsing XDC File [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/ip/mmcm_1/mmcm/mmcm_in_context.xdc] for cell 'ip_mmcm'
Parsing XDC File [/home/nikihuang/Documents/lab/project1/project_1.srcs/constrs_1/new/e203_0408.xdc]
Finished Parsing XDC File [/home/nikihuang/Documents/lab/project1/project_1.srcs/constrs_1/new/e203_0408.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nikihuang/Documents/lab/project1/project_1.srcs/constrs_1/new/e203_0408.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1850.500 ; gain = 0.000 ; free physical = 5779 ; free virtual = 13623
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1850.500 ; gain = 646.445 ; free physical = 5928 ; free virtual = 13772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1850.500 ; gain = 646.445 ; free physical = 5928 ; free virtual = 13772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/ip/mmcm_1/mmcm/mmcm_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/ip/mmcm_1/mmcm/mmcm_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for ip_reset_sys. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ip_mmcm. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1850.500 ; gain = 646.445 ; free physical = 5930 ; free virtual = 13774
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'e203_ifu_litebpu'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "irq_cause2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'jtagStateReg_reg' in module 'sirv_jtag_dtm'
INFO: [Synth 8-5544] ROM "shiftReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "skipOpReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stickyBusyReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dbusValidReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jtagStateReg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'e203_ifu_litebpu'
INFO: [Synth 8-6430] The Block RAM mem[1].non_last.mem_r_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem[1].non_last.mem_r_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
Block RAM mem[1].non_last.mem_r_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimalBlock RAM mem[1].non_last.mem_r_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                00000000000000000
                 start_a |                            00001 |                00000000000000001
                 start_b |                            00010 |                00000000000000010
                 start_c |                            00011 |                00000000000000100
                 start_d |                            00100 |                00000000000001000
                 start_e |                            00101 |                00000000000010000
                  stop_a |                            00110 |                00000000000100000
                  stop_b |                            00111 |                00000000001000000
                  stop_c |                            01000 |                00000000010000000
                  stop_d |                            01001 |                00000000100000000
                    wr_a |                            01010 |                00010000000000000
                    wr_b |                            01011 |                00100000000000000
                    wr_c |                            01100 |                01000000000000000
                    wr_d |                            01101 |                10000000000000000
                    rd_a |                            01110 |                00000001000000000
                    rd_b |                            01111 |                00000010000000000
                    rd_c |                            10000 |                00000100000000000
                    rd_d |                            10001 |                00001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                            00000
                ST_START |                              001 |                            00001
                 ST_READ |                              010 |                            00010
                ST_WRITE |                              011 |                            00100
                  ST_ACK |                              100 |                            01000
                 ST_STOP |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        TEST_LOGIC_RESET |                             0000 |                             0000
           RUN_TEST_IDLE |                             0001 |                             0001
               SELECT_DR |                             0010 |                             0010
               SELECT_IR |                             0011 |                             1001
              CAPTURE_IR |                             0100 |                             1010
                SHIFT_IR |                             0101 |                             1011
                EXIT1_IR |                             0110 |                             1100
                PAUSE_IR |                             0111 |                             1101
                EXIT2_IR |                             1000 |                             1110
               UPDATE_IR |                             1001 |                             1111
              CAPTURE_DR |                             1010 |                             0011
                SHIFT_DR |                             1011 |                             0100
                EXIT1_DR |                             1100 |                             0101
                PAUSE_DR |                             1101 |                             0110
                EXIT2_DR |                             1110 |                             0111
               UPDATE_DR |                             1111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'jtagStateReg_reg' using encoding 'sequential' in module 'sirv_jtag_dtm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 1850.500 ; gain = 646.445 ; free physical = 5922 ; free virtual = 13770
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/plloutclk_rstsync' (e203_subsys_hclkgen_rstsync) to 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync'
RAM Pipeline Warning: Read Address Register Found For RAM mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |e203_subsys_main__GB0 |           1|     34559|
|2     |e203_subsys_main__GB1 |           1|     21405|
|3     |e203_subsys_top__GC0  |           1|      8732|
|4     |e203_soc_top__GC0     |           1|        36|
|5     |system__GC0           |           1|       192|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     42 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 9     
	   2 Input     27 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 10    
	   3 Input      3 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 21    
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 6     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     27 Bit         XORs := 2     
	   2 Input     19 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 145   
	   2 Input      6 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 75    
+---Registers : 
	               91 Bit    Registers := 1     
	               78 Bit    Registers := 5     
	               65 Bit    Registers := 2     
	               54 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               50 Bit    Registers := 8     
	               44 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               41 Bit    Registers := 4     
	               37 Bit    Registers := 4     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 9     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 106   
	               30 Bit    Registers := 3     
	               26 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 19    
	                8 Bit    Registers := 33    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 43    
	                3 Bit    Registers := 75    
	                2 Bit    Registers := 52    
	                1 Bit    Registers := 787   
+---RAMs : 
	             512K Bit         RAMs := 2     
	               64 Bit         RAMs := 10    
+---Muxes : 
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     54 Bit        Muxes := 1     
	   3 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 3     
	   2 Input     41 Bit        Muxes := 2     
	   4 Input     41 Bit        Muxes := 1     
	   3 Input     41 Bit        Muxes := 1     
	   5 Input     41 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 4     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 14    
	   2 Input     32 Bit        Muxes := 85    
	   3 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	  32 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     27 Bit        Muxes := 5     
	   2 Input     26 Bit        Muxes := 14    
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 1     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 12    
	   7 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 88    
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 8     
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 39    
	  14 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 54    
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 107   
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 99    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 937   
	  32 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 3     
	  18 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	 128 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sirv_gnrl_dfflr__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized4__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized5__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_buffer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module sirv_gnrl_icb_splt__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized6__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__56 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__4 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized8__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized5__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized9__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_icb2axi__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sirv_gnrl_dffr__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_clint 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_clint_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module e203_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dffr__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffrs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module e203_exu_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module sirv_gnrl_dfflr__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_ifu_litebpu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_ifu_ifetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflrs__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module sirv_gnrl_fifo 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_bypbuf 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_ifu_ift2icb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sirv_gnrl_dffl__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module e203_exu_decode__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module sirv_gnrl_dfflr__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module e203_exu_disp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sirv_gnrl_dfflr__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_exu_oitf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module e203_exu_alu_csrctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module e203_exu_alu_bjp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_exu_alu_lsuagu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module e203_exu_alu_rglr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_exu_alu_muldiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 11    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module sirv_gnrl_dffl__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module sirv_gnrl_dffl__2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module e203_exu_alu_dpath 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     35 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module e203_exu_alu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module e203_exu_longpwbck 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module e203_exu_wbck 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module e203_exu_branchslv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_exu_excp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  14 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module e203_exu_commit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module sirv_gnrl_dfflr__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffr__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module e203_exu_csr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module sirv_gnrl_dfflr__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
Module e203_lsu_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflrs__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_icb_splt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_n2w__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_n2w 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               91 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_bypbuf__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     91 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_itcm_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_bypbuf__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_sim_ram 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
Module sirv_sim_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module sirv_gnrl_dffr__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
Module sirv_gnrl_dffr__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_dffr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_plic_man 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 51    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
Module e203_subsys_hclkgen_rstsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_subsys_pllclkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module e203_subsys_gfcm 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module e203_subsys_hclkgen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module sirv_gnrl_icb_splt__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module sirv_AsyncResetReg__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gpio 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  32 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 384   
Module sirv_uarttx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_queue_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_uartrx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 21    
Module sirv_queue_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_uart__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 6     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module sirv_tl_repeater_5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_tlwidthwidget_qspi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sirv_repeater_6 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_tlfragmenter_qspi_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_queue_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_queue_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_qspi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_qspi_physical 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
Module sirv_qspi_media 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 1     
Module sirv_qspi_flashmap 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module sirv_qspi_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_flash_qspi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 15    
+---Registers : 
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module sirv_pwm8_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     19 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module sirv_pwm8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module sirv_uarttx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_queue_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_uartrx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 21    
Module sirv_queue_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_uart 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 6     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module sirv_queue_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_queue_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_qspi_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_qspi_physical_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
Module sirv_qspi_media_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 1     
Module sirv_qspi_4cs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 13    
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module sirv_pwm16_core__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module sirv_pwm16__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module sirv_queue_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_queue_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_qspi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_qspi_physical_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
Module sirv_qspi_media_2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 1     
Module sirv_qspi_1cs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 13    
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module sirv_pwm16_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module sirv_pwm16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module sirv_spigpioport_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module sirv_gnrl_dffr__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module sirv_gnrl_dffr__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__7 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__6 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__5 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__8 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized5__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_icb2axi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sirv_gnrl_dfflrs__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized10__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module i2c_master_bit_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module i2c_master_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dfflrs__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__57 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync_2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module e203_subsys_main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 96    
Module sirv_gnrl_dffr__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
Module sirv_gnrl_dffr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_jtag_dtm 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 2     
	   4 Input     41 Bit        Muxes := 1     
	   3 Input     41 Bit        Muxes := 1     
	   5 Input     41 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module sirv_AsyncResetReg__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_AsyncResetReg__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized3__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_debug_csr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module sirv_gnrl_dffr__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module sirv_gnrl_dffr__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_debug_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dffr__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffr__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_icb_splt__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflrs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_rtc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     42 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
Module sirv_pmu_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module sirv_AsyncResetReg__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_pmu 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module sirv_AsyncResetReg__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_wdog 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
Module sirv_queue 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_aon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 49    
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	 128 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module sirv_AsyncResetReg__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_AsyncResetReg__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_DeglitchShiftRegister__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sirv_DeglitchShiftRegister__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sirv_DeglitchShiftRegister 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sirv_gnrl_dffr__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_aon_wrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_aon_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module clkdivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/qout_r_reg was removed.  [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:156]
WARNING: [Synth 8-6014] Unused sequential element flop_o_irq.plic_irq_prio_dffr/qout_r_reg was removed.  [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:232]
WARNING: [Synth 8-6014] Unused sequential element Repeater_5_1/saved_data_reg was removed.  [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v:103]
WARNING: [Synth 8-6014] Unused sequential element u_repeater/saved_data_reg was removed.  [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v:103]
WARNING: [Synth 8-6014] Unused sequential element u_sirv_debug_csr/ndreset_dfflr/qout_r_reg was removed.  [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:111]
WARNING: [Synth 8-6014] Unused sequential element u_sirv_debug_csr/fullreset_dfflr/qout_r_reg was removed.  [/home/nikihuang/Documents/lab/project1/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:111]
INFO: [Synth 8-5546] ROM "slowclkgen/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6430] The Block RAM u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg to conserve power
INFO: [Synth 8-6430] The Block RAM u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg to conserve power
Block RAM u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimalBlock RAM u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimalRAM Pipeline Warning: Read Address Register Found For RAM u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[24]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[21]' (FDCE) to 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[25]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[25]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[22]' (FDCE) to 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[26]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[26]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[23]' (FDCE) to 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[27]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[24]' (FDCE) to 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[28]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[28]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[25]' (FDCE) to 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[29]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[26]' (FDCE) to 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[30]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[30]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[27]' (FDCE) to 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[31]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[31]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[28]' (FDCE) to 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[32]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[29]' (FDCE) to 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[33]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[33]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[30]' (FDCE) to 'u_e203_subsys_maini_1/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[23]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[22]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[21]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[20]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[20]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[19]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[14]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[12]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[11]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[10]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[10]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[17]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[16]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[15]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[3]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/\u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man /\enab_r_i[0].irq_enab_dfflr/qout_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[4]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[8]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[9]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[5]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[5]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[6]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[6]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[7]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[7]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[18]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[34]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[34]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/\u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man /\enab_r_i[1].irq_enab_dfflr/qout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/u_e203_subsys_mems/\u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/u_e203_subsys_mems/\u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2] )
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/u_e203_subsys_mems/\u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]' (FDE) to 'u_e203_subsys_maini_1/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/u_e203_subsys_mems/\u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_ifu/\u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[53]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[42]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[43]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[44]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[46]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[47]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[51]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[52]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[53]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[54]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[55]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[56]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[57]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[58]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[59]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[60]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[61]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[62]' (FDE) to 'u_e203_subsys_maini_1/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_biu/\u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_biu/\u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_ifu/\u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/u_e203_subsys_mems/\u_sirv_mem_fab/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_csr/\epc_dfflr/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_csr/\cause_dfflr/qout_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_csr/\mdvnob2b_dfflr/qout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_csr/\itcmnohold_dfflr/qout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_csr/\mcgstop_dfflr/qout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_csr/\counterstop_dfflr/qout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_csr/\mie_dfflr/qout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_oitf/\oitf_entries[0].rdfpu_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_oitf/\oitf_entries[1].rdfpu_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_biu/\u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/\icb_state_dfflr/qout_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_biu/\u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_core /u_e203_ifu/\u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0] )
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[8]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[7]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[6]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[5]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[4]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[3]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[7]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[6]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[5]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[3]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[33]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[33]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/outs_cnt_dfflr/qout_r_reg[0]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_sirv_mem_fab/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[2]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[49]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[47]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[46]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[45]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[44]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[43]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[42]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[41]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[40]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[39]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[38]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[37]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[36]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[35]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[34]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[33]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[32]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[31]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[30]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[29]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[28]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[27]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[26]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[25]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[24]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[23]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[22]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[21]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[20]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[19]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[18]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[17]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[16]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[15]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[14]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[13]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[12]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[11]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[10]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[9]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[8]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[7]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[6]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[5]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[4]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[3]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[47]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[46]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[44]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[43]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[42]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[41]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[40]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[39]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[38]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[37]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[36]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[35]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[34]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[33]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[31]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[30]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]) is unused and will be removed from module e203_subsys_mems.
WARNING: [Synth 8-3332] Sequential element (u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[28]) is unused and will be removed from module e203_subsys_mems.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_expl_apb_icb2apb/\u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_i2c_wishb_icb32towishb8/\u_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_expl_axi_icb2axi/\u_sirv_gnrl_rw_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_address_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_size_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/saved_size_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_expl_apb_icb2apb/\u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_expl_apb_icb2apb/\u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_i2c_wishb_icb32towishb8/\u_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_expl_axi_icb2axi/\u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_expl_axi_icb2axi/\u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_expl_axi_icb2axi/\u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_expl_axi_icb2axi/\u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_expl_axi_icb2axi/\u_sirv_gnrl_rw_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top/\qspi_TLWidthWidget/Repeater_5_1/full_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_3/u_sirv_aon_top/\u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/por_reset_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_3/u_sirv_debug_module/\u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_e203_subsys_topi_3/u_sirv_aon_top/\u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_3/u_sirv_debug_module/\u_sirv_debug_csr/dpc_dfflr/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_3/u_sirv_aon_top/\u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/por_reset_r_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_1/u_e203_cpu_top/\u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_ext2itcm_n2w/fifo_dp_1.u_sirv_gnrl_n2w_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/u_aon_icb_cdc_rx/\buf_dat_dfflr/qout_r_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_3/u_sirv_aon_top/\u_sirv_aon_wrapper/bootrom_deglitch/T_8_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_3/u_sirv_aon_top/\u_sirv_aon_wrapper/bootrom_deglitch/T_8_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_3/u_sirv_aon_top/\u_sirv_aon_wrapper/bootrom_deglitch/T_8_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_topi_3/u_sirv_aon_top/\u_sirv_aon_wrapper/bootrom_deglitch/T_8_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/\u_sirv_gpio_top/u_sirv_gpio /\T_3256_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/\u_sirv_gpio_top/u_sirv_gpio /\T_3256_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/\u_sirv_gpio_top/u_sirv_gpio /\T_3256_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_e203_subsys_maini_2/u_e203_subsys_perips/\u_sirv_gpio_top/u_sirv_gpio /\T_3256_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:23 ; elapsed = 00:03:37 . Memory (MB): peak = 2225.070 ; gain = 1021.016 ; free physical = 5706 ; free virtual = 13599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+----------------------+---------------+----------------+
|Module Name   | RTL Object           | Depth x Width | Implemented As | 
+--------------+----------------------+---------------+----------------+
|sirv_mrom     | mask_rom             | 1024x31       | LUT            | 
|sirv_mrom_top | u_sirv_mrom/mask_rom | 1024x31       | LUT            | 
+--------------+----------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sirv_sim_ram:                 | mem[1].non_last.mem_r_reg | 8 K x 64(READ_FIRST)   | W |   | 8 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|sirv_sim_ram__parameterized0: | mem[1].non_last.mem_r_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------------------+------------------------------------+-----------+----------------------+--------------+
|Module Name                                                 | RTL Object                         | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------------------------------------+------------------------------------+-----------+----------------------+--------------+
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_uart0_top | u_sirv_uart/u_txq/ram_reg          | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_uart0_top | u_sirv_uart/u_rxq/ram_reg          | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top | u_sirv_flash_qspi/fifo/rxq/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top | u_sirv_flash_qspi/fifo/txq/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_uart1_top | u_sirv_uart/u_txq/ram_reg          | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_uart1_top | u_sirv_uart/u_rxq/ram_reg          | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi1_top | u_sirv_qspi_4cs/fifo/txq/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi1_top | u_sirv_qspi_4cs/fifo/rxq/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi2_top | u_sirv_qspi_1cs/fifo/txq/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi2_top | u_sirv_qspi_1cs/fifo/rxq/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
+------------------------------------------------------------+------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_0/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_0/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_0/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_0/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_0/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_0/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_0/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_0/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_0/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_0/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_0/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_0/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_0/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_0/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_0/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_0/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_1/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_1/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_1/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_1/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_1/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_1/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_1/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_1/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_1/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_1/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_1/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_1/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_1/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_1/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_1/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_e203_subsys_maini_1/u_e203_cpu_top/i_1/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |e203_subsys_main__GB0 |           1|     20837|
|2     |e203_subsys_main__GB1 |           1|     12675|
|3     |e203_subsys_top__GC0  |           1|      5245|
|4     |e203_soc_top__GC0     |           1|        32|
|5     |system__GC0           |           1|       129|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ip_mmcm/clk_out1' to pin 'ip_mmcm/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ip_mmcm/clk_out2' to pin 'ip_mmcm/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:28 ; elapsed = 00:03:43 . Memory (MB): peak = 2225.070 ; gain = 1021.016 ; free physical = 5607 ; free virtual = 13500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:59 ; elapsed = 00:04:14 . Memory (MB): peak = 2225.070 ; gain = 1021.016 ; free physical = 5507 ; free virtual = 13406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sirv_sim_ram:                 | mem[1].non_last.mem_r_reg | 8 K x 64(READ_FIRST)   | W |   | 8 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|sirv_sim_ram__parameterized0: | mem[1].non_last.mem_r_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------------------------------------------------------+------------------------------------+-----------+----------------------+--------------+
|Module Name                                                 | RTL Object                         | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------------------------------------+------------------------------------+-----------+----------------------+--------------+
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_uart0_top | u_sirv_uart/u_txq/ram_reg          | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_uart0_top | u_sirv_uart/u_rxq/ram_reg          | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top | u_sirv_flash_qspi/fifo/rxq/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi0_top | u_sirv_flash_qspi/fifo/txq/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_uart1_top | u_sirv_uart/u_txq/ram_reg          | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_uart1_top | u_sirv_uart/u_rxq/ram_reg          | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi1_top | u_sirv_qspi_4cs/fifo/txq/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi1_top | u_sirv_qspi_4cs/fifo/rxq/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi2_top | u_sirv_qspi_1cs/fifo/txq/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
|u_e203_subsys_maini_2/u_e203_subsys_perips/u_sirv_qspi2_top | u_sirv_qspi_1cs/fifo/rxq/ram_reg   | Implied   | 8 x 8                | RAM32M x 2   | 
+------------------------------------------------------------+------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |e203_subsys_main__GB1 |           1|     12675|
|2     |e203_soc_top__GC0     |           1|        32|
|3     |system__GC0           |           1|       129|
|4     |system_GT0            |           1|     26043|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:05 ; elapsed = 00:04:21 . Memory (MB): peak = 2225.070 ; gain = 1021.016 ; free physical = 5570 ; free virtual = 13469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/jtag_DRV_TDO_reg is being inverted and renamed to dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/jtag_DRV_TDO_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:06 ; elapsed = 00:04:22 . Memory (MB): peak = 2225.070 ; gain = 1021.016 ; free physical = 5570 ; free virtual = 13469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:06 ; elapsed = 00:04:22 . Memory (MB): peak = 2225.070 ; gain = 1021.016 ; free physical = 5570 ; free virtual = 13469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:08 ; elapsed = 00:04:24 . Memory (MB): peak = 2225.070 ; gain = 1021.016 ; free physical = 5562 ; free virtual = 13462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:08 ; elapsed = 00:04:24 . Memory (MB): peak = 2225.070 ; gain = 1021.016 ; free physical = 5563 ; free virtual = 13463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:09 ; elapsed = 00:04:25 . Memory (MB): peak = 2225.070 ; gain = 1021.016 ; free physical = 5555 ; free virtual = 13455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:09 ; elapsed = 00:04:25 . Memory (MB): peak = 2225.070 ; gain = 1021.016 ; free physical = 5555 ; free virtual = 13455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system      | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/sync_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mmcm          |         1|
|2     |reset_sys     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |mmcm       |     1|
|2     |reset_sys  |     1|
|3     |BUFG       |     2|
|4     |CARRY4     |   222|
|5     |LUT1       |    89|
|6     |LUT2       |   733|
|7     |LUT3       |  1357|
|8     |LUT4       |  1580|
|9     |LUT5       |  2576|
|10    |LUT6       |  4419|
|11    |MUXF7      |   381|
|12    |MUXF8      |    84|
|13    |PULLUP     |     7|
|14    |RAM32M     |    20|
|15    |RAMB36E1   |    16|
|16    |RAMB36E1_1 |    16|
|17    |SRL16E     |     1|
|18    |FDCE       |  3823|
|19    |FDPE       |   296|
|20    |FDRE       |  2539|
|21    |FDSE       |    46|
|22    |IBUF       |     2|
|23    |IOBUF      |    38|
|24    |OBUF       |    16|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------+-----------------------------------------+------+
|      |Instance                                                               |Module                                   |Cells |
+------+-----------------------------------------------------------------------+-----------------------------------------+------+
|1     |top                                                                    |                                         | 18271|
|2     |  dut                                                                  |e203_soc_top                             | 18148|
|3     |    u_e203_subsys_top                                                  |e203_subsys_top                          | 18148|
|4     |      u_e203_subsys_main                                               |e203_subsys_main                         | 15296|
|5     |        u_e203_cpu_top                                                 |e203_cpu_top                             |  7484|
|6     |          u_e203_cpu                                                   |e203_cpu                                 |  7449|
|7     |            u_e203_core                                                |e203_core                                |  7274|
|8     |              u_e203_biu                                               |e203_biu                                 |   743|
|9     |                u_biu_icb_arbt                                         |sirv_gnrl_icb_arbt__parameterized0       |     5|
|10    |                  \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo       |sirv_gnrl_pipe_stage__parameterized1     |     5|
|11    |                    \dp_gt_0.vld_dfflr                                 |sirv_gnrl_dfflr__parameterized0_673      |     5|
|12    |                u_biu_icb_splt                                         |sirv_gnrl_icb_splt                       |    44|
|13    |                  \splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo  |sirv_gnrl_pipe_stage__parameterized2     |    44|
|14    |                    \dp_gt_0.dat_dfflr                                 |sirv_gnrl_dffl__parameterized8           |     8|
|15    |                    \dp_gt_0.vld_dfflr                                 |sirv_gnrl_dfflr__parameterized0_672      |    36|
|16    |                u_sirv_gnrl_icb_buffer                                 |sirv_gnrl_icb_buffer                     |   694|
|17    |                  u_sirv_gnrl_cmd_fifo                                 |sirv_gnrl_fifo__parameterized0           |   654|
|18    |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                    |sirv_gnrl_dffl__parameterized6_669       |   646|
|19    |                    \dp_gt0.vec_0_dfflrs                               |sirv_gnrl_dfflrs_670                     |     2|
|20    |                    \dp_gt0.vec_31_dfflr                               |sirv_gnrl_dfflr__parameterized0_671      |     6|
|21    |                  u_sirv_gnrl_rsp_fifo                                 |sirv_gnrl_fifo__parameterized1           |    40|
|22    |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                    |sirv_gnrl_dffl__parameterized7_666       |    33|
|23    |                    \dp_gt0.vec_0_dfflrs                               |sirv_gnrl_dfflrs_667                     |     1|
|24    |                    \dp_gt0.vec_31_dfflr                               |sirv_gnrl_dfflr__parameterized0_668      |     6|
|25    |              u_e203_exu                                               |e203_exu                                 |  3334|
|26    |                alu_wbck_o_rdidx_dff                                   |sirv_gnrl_dfflr__parameterized2_588      |    16|
|27    |                alu_wbck_o_valid_dff                                   |sirv_gnrl_dfflr__parameterized0_589      |     2|
|28    |                alu_wbck_o_wdat_dff                                    |sirv_gnrl_dfflr__parameterized3_590      |    64|
|29    |                longp_wbck_o_rdidx_dff                                 |sirv_gnrl_dfflr__parameterized2_591      |     6|
|30    |                longp_wbck_o_valid_dff                                 |sirv_gnrl_dfflr__parameterized0_592      |     1|
|31    |                longp_wbck_o_wdat_dff                                  |sirv_gnrl_dfflr__parameterized3_593      |    32|
|32    |                u_e203_exu_alu                                         |e203_exu_alu                             |   738|
|33    |                  u_e203_exu_alu_dpath                                 |e203_exu_alu_dpath                       |   109|
|34    |                    sbf_0_dffl                                         |sirv_gnrl_dffl_664                       |    44|
|35    |                    sbf_1_dffl                                         |sirv_gnrl_dffl_665                       |    65|
|36    |                  u_e203_exu_alu_lsuagu                                |e203_exu_alu_lsuagu                      |   199|
|37    |                    icb_leftover_err_dfflr                             |sirv_gnrl_dfflr__parameterized0_662      |     2|
|38    |                    icb_state_dfflr                                    |sirv_gnrl_dfflr__parameterized5_663      |   197|
|39    |                  u_e203_exu_alu_muldiv                                |e203_exu_alu_muldiv                      |   394|
|40    |                    exec_cnt_dfflr                                     |sirv_gnrl_dfflr_657                      |    16|
|41    |                    flushed_dfflr                                      |sirv_gnrl_dfflr__parameterized0_658      |     2|
|42    |                    muldiv_state_dfflr                                 |sirv_gnrl_dfflr__parameterized6_659      |   374|
|43    |                    part_prdt_sft1_dfflr                               |sirv_gnrl_dfflr__parameterized0_660      |     1|
|44    |                    part_remd_sft1_dfflr                               |sirv_gnrl_dfflr__parameterized0_661      |     1|
|45    |                  u_e203_exu_alu_rglr                                  |e203_exu_alu_rglr                        |    36|
|46    |                u_e203_exu_commit                                      |e203_exu_commit                          |    12|
|47    |                  u_e203_exu_branchslv                                 |e203_exu_branchslv                       |     8|
|48    |                  u_e203_exu_excp                                      |e203_exu_excp                            |     4|
|49    |                    step_req_dfflr                                     |sirv_gnrl_dfflr__parameterized0_655      |     3|
|50    |                    wfi_halt_req_dfflr                                 |sirv_gnrl_dfflr__parameterized0_656      |     1|
|51    |                u_e203_exu_csr                                         |e203_exu_csr                             |   305|
|52    |                  badaddr_dfflr                                        |sirv_gnrl_dfflr__parameterized3_636      |    32|
|53    |                  cause_dfflr                                          |sirv_gnrl_dfflr__parameterized3_637      |     5|
|54    |                  counterstop_dfflr                                    |sirv_gnrl_dfflr__parameterized3_638      |     3|
|55    |                  epc_dfflr                                            |sirv_gnrl_dfflr__parameterized3_639      |    31|
|56    |                  itcmnohold_dfflr                                     |sirv_gnrl_dfflr__parameterized3_640      |     1|
|57    |                  mcgstop_dfflr                                        |sirv_gnrl_dfflr__parameterized3_641      |     2|
|58    |                  mcycle_dfflr                                         |sirv_gnrl_dfflr__parameterized3_642      |    41|
|59    |                  mcycleh_dfflr                                        |sirv_gnrl_dfflr__parameterized3_643      |    33|
|60    |                  mdvnob2b_dfflr                                       |sirv_gnrl_dfflr__parameterized3_644      |     1|
|61    |                  meip_dffr                                            |sirv_gnrl_dffr_645                       |     1|
|62    |                  mie_dfflr                                            |sirv_gnrl_dfflr__parameterized3_646      |     7|
|63    |                  minstret_dfflr                                       |sirv_gnrl_dfflr__parameterized3_647      |    41|
|64    |                  minstreth_dfflr                                      |sirv_gnrl_dfflr__parameterized3_648      |    38|
|65    |                  mscratch_dfflr                                       |sirv_gnrl_dfflr__parameterized3_649      |    32|
|66    |                  msip_dffr                                            |sirv_gnrl_dffr_650                       |     1|
|67    |                  mtip_dffr                                            |sirv_gnrl_dffr_651                       |     1|
|68    |                  mtvec_dfflr                                          |sirv_gnrl_dfflr__parameterized3_652      |    33|
|69    |                  status_mie_dfflr                                     |sirv_gnrl_dfflr__parameterized0_653      |     1|
|70    |                  status_mpie_dfflr                                    |sirv_gnrl_dfflr__parameterized0_654      |     1|
|71    |                u_e203_exu_oitf                                        |e203_exu_oitf                            |   136|
|72    |                  \depth_gt1.alc_ptr_dfflrs                            |sirv_gnrl_dfflr__parameterized0_625      |     2|
|73    |                  \depth_gt1.alc_ptr_flg_dfflrs                        |sirv_gnrl_dfflr__parameterized0_626      |     2|
|74    |                  \depth_gt1.ret_ptr_dfflrs                            |sirv_gnrl_dfflr__parameterized0_627      |     3|
|75    |                  \depth_gt1.ret_ptr_flg_dfflrs                        |sirv_gnrl_dfflr__parameterized0_628      |     7|
|76    |                  \oitf_entries[0].pc_dfflrs                           |sirv_gnrl_dffl__parameterized2_629       |    31|
|77    |                  \oitf_entries[0].rdidx_dfflrs                        |sirv_gnrl_dffl__parameterized3           |     8|
|78    |                  \oitf_entries[0].rdwen_dfflrs                        |sirv_gnrl_dffl__parameterized4_630       |     2|
|79    |                  \oitf_entries[0].vld_dfflrs                          |sirv_gnrl_dfflr__parameterized0_631      |     2|
|80    |                  \oitf_entries[1].pc_dfflrs                           |sirv_gnrl_dffl__parameterized2_632       |    62|
|81    |                  \oitf_entries[1].rdidx_dfflrs                        |sirv_gnrl_dffl__parameterized3_633       |    12|
|82    |                  \oitf_entries[1].rdwen_dfflrs                        |sirv_gnrl_dffl__parameterized4_634       |     2|
|83    |                  \oitf_entries[1].vld_dfflrs                          |sirv_gnrl_dfflr__parameterized0_635      |     3|
|84    |                u_e203_exu_regfile                                     |e203_exu_regfile                         |  2022|
|85    |                  \regfile[10].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_594       |    32|
|86    |                  \regfile[11].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_595       |   160|
|87    |                  \regfile[12].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_596       |    32|
|88    |                  \regfile[13].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_597       |    32|
|89    |                  \regfile[14].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_598       |    32|
|90    |                  \regfile[15].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_599       |    96|
|91    |                  \regfile[16].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_600       |    32|
|92    |                  \regfile[17].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_601       |    32|
|93    |                  \regfile[18].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_602       |    32|
|94    |                  \regfile[19].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_603       |   329|
|95    |                  \regfile[1].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_604       |    32|
|96    |                  \regfile[20].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_605       |    32|
|97    |                  \regfile[21].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_606       |    32|
|98    |                  \regfile[22].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_607       |    32|
|99    |                  \regfile[23].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_608       |    96|
|100   |                  \regfile[24].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_609       |    32|
|101   |                  \regfile[25].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_610       |    32|
|102   |                  \regfile[26].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_611       |    32|
|103   |                  \regfile[27].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_612       |   192|
|104   |                  \regfile[28].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_613       |    32|
|105   |                  \regfile[29].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_614       |    32|
|106   |                  \regfile[2].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_615       |    32|
|107   |                  \regfile[30].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_616       |    32|
|108   |                  \regfile[31].rfno0.rf_dffl                           |sirv_gnrl_dffl__parameterized2_617       |    96|
|109   |                  \regfile[3].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_618       |   192|
|110   |                  \regfile[4].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_619       |    32|
|111   |                  \regfile[5].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_620       |    32|
|112   |                  \regfile[6].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_621       |    32|
|113   |                  \regfile[7].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_622       |    96|
|114   |                  \regfile[8].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_623       |    32|
|115   |                  \regfile[9].rfno0.rf_dffl                            |sirv_gnrl_dffl__parameterized2_624       |    32|
|116   |              u_e203_ifu                                               |e203_ifu                                 |  2865|
|117   |                u_e203_ifu_ifetch                                      |e203_ifu_ifetch                          |  2390|
|118   |                  dly_flush_dfflr                                      |sirv_gnrl_dfflr__parameterized0_574      |     2|
|119   |                  ifu_err_dfflr                                        |sirv_gnrl_dfflr__parameterized0_575      |     2|
|120   |                  ifu_hi_ir_dfflr                                      |sirv_gnrl_dfflr__parameterized1          |    61|
|121   |                  ifu_lo_ir_dfflr                                      |sirv_gnrl_dfflr__parameterized1_576      |  2079|
|122   |                  ifu_pc_dfflr                                         |sirv_gnrl_dfflr__parameterized3_577      |    61|
|123   |                  ifu_prdt_taken_dfflr                                 |sirv_gnrl_dfflr__parameterized0_578      |     1|
|124   |                  ir_muldiv_b2b_dfflr                                  |sirv_gnrl_dfflr__parameterized0_579      |     1|
|125   |                  ir_pc_vld_dfflr                                      |sirv_gnrl_dfflr__parameterized0_580      |     1|
|126   |                  ir_rs1idx_dfflr                                      |sirv_gnrl_dfflr__parameterized2          |    98|
|127   |                  ir_rs2idx_dfflr                                      |sirv_gnrl_dfflr__parameterized2_581      |    18|
|128   |                  ir_valid_dfflr                                       |sirv_gnrl_dfflr__parameterized0_582      |     5|
|129   |                  out_flag_dfflr                                       |sirv_gnrl_dfflr__parameterized0_583      |     2|
|130   |                  pc_dfflr                                             |sirv_gnrl_dfflr__parameterized3_584      |    41|
|131   |                  pc_newpend_dfflr                                     |sirv_gnrl_dfflr__parameterized0_585      |     1|
|132   |                  reset_flag_dffrs                                     |sirv_gnrl_dffrs                          |     2|
|133   |                  reset_req_dfflr                                      |sirv_gnrl_dfflr__parameterized0_586      |     2|
|134   |                  u_e203_ifu_litebpu                                   |e203_ifu_litebpu                         |     5|
|135   |                    rs1xn_rdrf_dfflrs                                  |sirv_gnrl_dfflr__parameterized0_587      |     1|
|136   |                u_e203_ifu_ift2icb                                     |e203_ifu_ift2icb                         |   475|
|137   |                  icb2itcm_dfflr                                       |sirv_gnrl_dfflr__parameterized0_563      |     8|
|138   |                  icb2mem_dfflr                                        |sirv_gnrl_dfflr__parameterized0_564      |    54|
|139   |                  icb_addr_2_1_dffl                                    |sirv_gnrl_dffl__parameterized0_565       |    39|
|140   |                  icb_state_dfflr                                      |sirv_gnrl_dfflr__parameterized4_566      |    91|
|141   |                  leftover_dffl                                        |sirv_gnrl_dffl__parameterized1           |    22|
|142   |                  leftover_err_dfflr                                   |sirv_gnrl_dfflr__parameterized0_567      |     1|
|143   |                  req_lane_cross_dfflr                                 |sirv_gnrl_dfflr__parameterized0_568      |     1|
|144   |                  req_need_0uop_dfflr                                  |sirv_gnrl_dfflr__parameterized0_569      |     1|
|145   |                  req_need_2uop_dfflr                                  |sirv_gnrl_dfflr__parameterized0_570      |     1|
|146   |                  req_same_cross_holdup_dfflr                          |sirv_gnrl_dfflr__parameterized0_571      |     1|
|147   |                  u_e203_ifetch_rsp_bypbuf                             |sirv_gnrl_bypbuf                         |   250|
|148   |                    u_bypbuf_fifo                                      |sirv_gnrl_fifo                           |   250|
|149   |                      \dp_gt0.fifo_rf[0].fifo_rf_dffl                  |sirv_gnrl_dffl                           |   246|
|150   |                      \dp_gt0.vec_0_dfflrs                             |sirv_gnrl_dfflrs_572                     |     1|
|151   |                      \dp_gt0.vec_31_dfflr                             |sirv_gnrl_dfflr__parameterized0_573      |     3|
|152   |              u_e203_lsu                                               |e203_lsu                                 |   332|
|153   |                u_e203_lsu_ctrl                                        |e203_lsu_ctrl                            |   332|
|154   |                  excl_addr_dffl                                       |sirv_gnrl_dfflr__parameterized3_557      |    32|
|155   |                  excl_flg_dffl                                        |sirv_gnrl_dfflr__parameterized0_558      |     2|
|156   |                  u_e203_lsu_splt_stage                                |sirv_gnrl_pipe_stage__parameterized0     |   288|
|157   |                    \dp_gt_0.dat_dfflr                                 |sirv_gnrl_dffl__parameterized5           |   205|
|158   |                    \dp_gt_0.vld_dfflr                                 |sirv_gnrl_dfflr__parameterized0_562      |    83|
|159   |                  u_lsu_icb_arbt                                       |sirv_gnrl_icb_arbt                       |     3|
|160   |                    \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo     |sirv_gnrl_pipe_stage_559                 |     3|
|161   |                      \dp_gt_0.dat_dfflr                               |sirv_gnrl_dffl__parameterized4_560       |     1|
|162   |                      \dp_gt_0.vld_dfflr                               |sirv_gnrl_dfflr__parameterized0_561      |     2|
|163   |            u_e203_dtcm_ctrl                                           |e203_dtcm_ctrl                           |    79|
|164   |              u_dtcm_icb_arbt                                          |sirv_gnrl_icb_arbt__parameterized2       |     2|
|165   |                \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo         |sirv_gnrl_pipe_stage_555                 |     2|
|166   |                  \dp_gt_0.vld_dfflr                                   |sirv_gnrl_dfflr__parameterized0_556      |     2|
|167   |              u_sram_icb_ctrl                                          |sirv_sram_icb_ctrl__parameterized0       |    77|
|168   |                u_byp_icb_cmd_buf                                      |sirv_gnrl_bypbuf__parameterized1         |    75|
|169   |                  u_bypbuf_fifo                                        |sirv_gnrl_fifo__parameterized3           |    75|
|170   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                    |sirv_gnrl_dffl__parameterized10          |    52|
|171   |                    \dp_gt0.vec_0_dfflrs                               |sirv_gnrl_dfflrs_553                     |     1|
|172   |                    \dp_gt0.vec_31_dfflr                               |sirv_gnrl_dfflr__parameterized0_554      |    22|
|173   |                u_sirv_1cyc_sram_ctrl                                  |sirv_1cyc_sram_ctrl__parameterized0      |     2|
|174   |                  u_e1_stage                                           |sirv_gnrl_pipe_stage_551                 |     2|
|175   |                    \dp_gt_0.vld_dfflr                                 |sirv_gnrl_dfflr__parameterized0_552      |     2|
|176   |            u_e203_irq_sync                                            |e203_irq_sync                            |     9|
|177   |              \master_gen.u_dbg_irq_sync                               |sirv_gnrl_sync_539                       |     2|
|178   |                \sync_gen[0].i_is_0.sync_dffr                          |sirv_gnrl_dffr_549                       |     1|
|179   |                \sync_gen[1].i_is_not_0.sync_dffr                      |sirv_gnrl_dffr_550                       |     1|
|180   |              \master_gen.u_ext_irq_sync                               |sirv_gnrl_sync_540                       |     2|
|181   |                \sync_gen[0].i_is_0.sync_dffr                          |sirv_gnrl_dffr_547                       |     1|
|182   |                \sync_gen[1].i_is_not_0.sync_dffr                      |sirv_gnrl_dffr_548                       |     1|
|183   |              \master_gen.u_sft_irq_sync                               |sirv_gnrl_sync_541                       |     3|
|184   |                \sync_gen[0].i_is_0.sync_dffr                          |sirv_gnrl_dffr_545                       |     1|
|185   |                \sync_gen[1].i_is_not_0.sync_dffr                      |sirv_gnrl_dffr_546                       |     2|
|186   |              \master_gen.u_tmr_irq_sync                               |sirv_gnrl_sync_542                       |     2|
|187   |                \sync_gen[0].i_is_0.sync_dffr                          |sirv_gnrl_dffr_543                       |     1|
|188   |                \sync_gen[1].i_is_not_0.sync_dffr                      |sirv_gnrl_dffr_544                       |     1|
|189   |            u_e203_itcm_ctrl                                           |e203_itcm_ctrl                           |    84|
|190   |              ifu_holdup_dffl                                          |sirv_gnrl_dfflr__parameterized0_530      |     2|
|191   |              u_itcm_icb_arbt                                          |sirv_gnrl_icb_arbt__parameterized1       |     3|
|192   |                \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo         |sirv_gnrl_pipe_stage_537                 |     3|
|193   |                  \dp_gt_0.vld_dfflr                                   |sirv_gnrl_dfflr__parameterized0_538      |     3|
|194   |              u_itcm_icb_lsu2itcm_n2w                                  |sirv_gnrl_icb_n2w                        |     4|
|195   |                \fifo_dp_1.u_sirv_gnrl_n2w_fifo                        |sirv_gnrl_pipe_stage                     |     4|
|196   |                  \dp_gt_0.dat_dfflr                                   |sirv_gnrl_dffl__parameterized4_535       |     1|
|197   |                  \dp_gt_0.vld_dfflr                                   |sirv_gnrl_dfflr__parameterized0_536      |     3|
|198   |              u_sram_icb_ctrl                                          |sirv_sram_icb_ctrl                       |    75|
|199   |                u_byp_icb_cmd_buf                                      |sirv_gnrl_bypbuf__parameterized0         |    69|
|200   |                  u_bypbuf_fifo                                        |sirv_gnrl_fifo__parameterized2           |    69|
|201   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                    |sirv_gnrl_dffl__parameterized9           |    56|
|202   |                    \dp_gt0.vec_0_dfflrs                               |sirv_gnrl_dfflrs_533                     |     1|
|203   |                    \dp_gt0.vec_31_dfflr                               |sirv_gnrl_dfflr__parameterized0_534      |    12|
|204   |                u_sirv_1cyc_sram_ctrl                                  |sirv_1cyc_sram_ctrl                      |     6|
|205   |                  u_e1_stage                                           |sirv_gnrl_pipe_stage__parameterized3     |     6|
|206   |                    \dp_gt_0.dat_dfflr                                 |sirv_gnrl_dffl__parameterized0_531       |     2|
|207   |                    \dp_gt_0.vld_dfflr                                 |sirv_gnrl_dfflr__parameterized0_532      |     4|
|208   |            u_e203_reset_ctrl                                          |e203_reset_ctrl                          |     3|
|209   |          u_e203_srams                                                 |e203_srams                               |    35|
|210   |            u_e203_dtcm_ram                                            |e203_dtcm_ram                            |    16|
|211   |              u_e203_dtcm_gnrl_ram                                     |sirv_gnrl_ram__parameterized0            |    16|
|212   |                u_sirv_sim_ram                                         |sirv_sim_ram__parameterized0             |    16|
|213   |            u_e203_itcm_ram                                            |e203_itcm_ram                            |    19|
|214   |              u_e203_itcm_gnrl_ram                                     |sirv_gnrl_ram                            |    19|
|215   |                u_sirv_sim_ram                                         |sirv_sim_ram                             |    19|
|216   |        u_e203_subsys_clint                                            |e203_subsys_clint                        |   221|
|217   |          u_aon_rtctoggle_sync                                         |sirv_gnrl_sync_526                       |     3|
|218   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_528                       |     1|
|219   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_529                       |     2|
|220   |          u_sirv_clint_top                                             |sirv_clint_top                           |   218|
|221   |            io_rtcToggle_dffr                                          |sirv_gnrl_dffr_527                       |     1|
|222   |            u_sirv_clint                                               |sirv_clint                               |   217|
|223   |        u_e203_subsys_mems                                             |e203_subsys_mems                         |   547|
|224   |          u_expl_axi_icb2axi                                           |sirv_gnrl_icb2axi__parameterized0        |    70|
|225   |            u_sirv_gnrl_axi_buffer                                     |sirv_gnrl_axi_buffer_501                 |    36|
|226   |              o_axi_ar_fifo                                            |sirv_gnrl_fifo__parameterized7_511       |     8|
|227   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_524                     |     1|
|228   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4_525      |     7|
|229   |              o_axi_aw_fifo                                            |sirv_gnrl_fifo__parameterized7_512       |     6|
|230   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_522                     |     1|
|231   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4_523      |     5|
|232   |              o_axi_bresp_fifo                                         |sirv_gnrl_fifo__parameterized9_513       |     9|
|233   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_520                     |     1|
|234   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4_521      |     8|
|235   |              o_axi_rdata_fifo                                         |sirv_gnrl_fifo__parameterized5_514       |     6|
|236   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_518                     |     1|
|237   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4_519      |     5|
|238   |              o_axi_wdata_fifo                                         |sirv_gnrl_fifo__parameterized8_515       |     7|
|239   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_516                     |     1|
|240   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4_517      |     6|
|241   |            u_sirv_gnrl_rw_fifo                                        |sirv_gnrl_fifo__parameterized11          |    34|
|242   |              \dp_gt0.dp_gt1.rptr_vec_31_dfflr                         |sirv_gnrl_dfflr__parameterized6_502      |     7|
|243   |              \dp_gt0.dp_gt1.wptr_vec_31_dfflr                         |sirv_gnrl_dfflr__parameterized6_503      |     8|
|244   |              \dp_gt0.fifo_rf[0].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized4_504       |     1|
|245   |              \dp_gt0.fifo_rf[1].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized4_505       |     1|
|246   |              \dp_gt0.fifo_rf[2].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized4_506       |     1|
|247   |              \dp_gt0.fifo_rf[3].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized4_507       |     1|
|248   |              \dp_gt0.rptr_vec_0_dfflrs                                |sirv_gnrl_dfflrs_508                     |     2|
|249   |              \dp_gt0.vec_0_dfflrs                                     |sirv_gnrl_dfflrs_509                     |     2|
|250   |              \dp_gt0.vec_31_dfflr                                     |sirv_gnrl_dfflr__parameterized5          |     8|
|251   |              \dp_gt0.wptr_vec_0_dfflrs                                |sirv_gnrl_dfflrs_510                     |     3|
|252   |          u_sirv_mem_fab                                               |sirv_icb1to8_bus                         |   472|
|253   |            u_i_icb_splt                                               |sirv_gnrl_icb_splt__parameterized1       |    52|
|254   |              \splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo      |sirv_gnrl_pipe_stage__parameterized6     |    52|
|255   |                \dp_gt_0.dat_dfflr                                     |sirv_gnrl_dffl__parameterized14          |    37|
|256   |                \dp_gt_0.vld_dfflr                                     |sirv_gnrl_dfflr__parameterized0_500      |    15|
|257   |            u_sirv_gnrl_icb_buffer                                     |sirv_gnrl_icb_buffer__parameterized0_481 |   420|
|258   |              u_sirv_gnrl_cmd_fifo                                     |sirv_gnrl_fifo__parameterized4_482       |   299|
|259   |                \dp_gt0.dp_gt1.rptr_vec_31_dfflr                       |sirv_gnrl_dfflr__parameterized0_492      |   102|
|260   |                \dp_gt0.dp_gt1.wptr_vec_31_dfflr                       |sirv_gnrl_dfflr__parameterized0_493      |     2|
|261   |                \dp_gt0.fifo_rf[0].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized6_494       |    90|
|262   |                \dp_gt0.fifo_rf[1].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized6_495       |    86|
|263   |                \dp_gt0.rptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_496                     |     5|
|264   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_497                     |     1|
|265   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4_498      |    11|
|266   |                \dp_gt0.wptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_499                     |     2|
|267   |              u_sirv_gnrl_rsp_fifo                                     |sirv_gnrl_fifo__parameterized5_483       |   121|
|268   |                \dp_gt0.dp_gt1.rptr_vec_31_dfflr                       |sirv_gnrl_dfflr__parameterized0_484      |    34|
|269   |                \dp_gt0.dp_gt1.wptr_vec_31_dfflr                       |sirv_gnrl_dfflr__parameterized0_485      |     4|
|270   |                \dp_gt0.fifo_rf[0].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized7_486       |    33|
|271   |                \dp_gt0.fifo_rf[1].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized7_487       |    33|
|272   |                \dp_gt0.rptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_488                     |     1|
|273   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_489                     |     1|
|274   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4_490      |    11|
|275   |                \dp_gt0.wptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_491                     |     4|
|276   |          u_sirv_mrom_top                                              |sirv_mrom_top                            |     5|
|277   |            u_sirv_mrom                                                |sirv_mrom                                |     5|
|278   |        u_e203_subsys_perips                                           |e203_subsys_perips                       |  5982|
|279   |          u_expl_apb_icb2apb                                           |sirv_gnrl_icb2apb                        |     5|
|280   |            apb_enable_dfflr                                           |sirv_gnrl_dfflr__parameterized0_464      |     1|
|281   |            u_rsp_fifo                                                 |sirv_gnrl_fifo__parameterized10_465      |     4|
|282   |              \dp_gt0.vec_0_dfflrs                                     |sirv_gnrl_dfflrs_466                     |     2|
|283   |              \dp_gt0.vec_31_dfflr                                     |sirv_gnrl_dfflr__parameterized0_467      |     2|
|284   |          u_sirv_hclkgen_regs                                          |sirv_hclkgen_regs                        |    26|
|285   |            hfxoscen_dfflrs                                            |sirv_gnrl_dfflrs_298                     |     1|
|286   |            pll_ASLEEP_dfflrs                                          |sirv_gnrl_dfflr__parameterized0_299      |     1|
|287   |            pll_M_0_dfflr                                              |sirv_gnrl_dfflr__parameterized0_300      |     1|
|288   |            pll_M_1_dfflr                                              |sirv_gnrl_dfflrs_301                     |     1|
|289   |            pll_M_2_dfflr                                              |sirv_gnrl_dfflr__parameterized0_302      |     1|
|290   |            pll_M_3_dfflr                                              |sirv_gnrl_dfflr__parameterized0_303      |     1|
|291   |            pll_M_4_dfflr                                              |sirv_gnrl_dfflrs_304                     |     1|
|292   |            pll_M_5_dfflr                                              |sirv_gnrl_dfflrs_305                     |     1|
|293   |            pll_M_6_dfflr                                              |sirv_gnrl_dfflr__parameterized0_306      |     1|
|294   |            pll_M_7_dfflr                                              |sirv_gnrl_dfflr__parameterized0_307      |     1|
|295   |            pll_N_0_dfflr                                              |sirv_gnrl_dfflr__parameterized0_308      |     1|
|296   |            pll_N_1_dfflr                                              |sirv_gnrl_dfflrs_309                     |     1|
|297   |            pll_N_42_dfflr                                             |sirv_gnrl_dfflr__parameterized6_310      |     3|
|298   |            pll_OD_0_dfflr                                             |sirv_gnrl_dfflr__parameterized0_311      |     1|
|299   |            pll_OD_1_dfflrs                                            |sirv_gnrl_dfflrs_312                     |     1|
|300   |            pll_RESET_dfflrs                                           |sirv_gnrl_dfflr__parameterized0_313      |     1|
|301   |            pllbypass_dfflrs                                           |sirv_gnrl_dfflrs_314                     |     1|
|302   |            plloutdiv_dfflr                                            |sirv_gnrl_dfflr                          |     6|
|303   |            plloutdivby1_dfflrs                                        |sirv_gnrl_dfflrs_315                     |     1|
|304   |          u_dedicated_qspi0_pins                                       |sirv_spigpioport_2                       |    12|
|305   |          u_aon_icb_cdc_rx                                             |sirv_gnrl_cdc_rx                         |    40|
|306   |            buf_dat_dfflr                                              |sirv_gnrl_dfflr__parameterized8          |    32|
|307   |            buf_vld_dfflr                                              |sirv_gnrl_dfflr__parameterized0_475      |     2|
|308   |            i_rdy_dfflr                                                |sirv_gnrl_dfflr__parameterized0_476      |     3|
|309   |            i_vld_sync_dffr                                            |sirv_gnrl_dffr_477                       |     1|
|310   |            u_i_vld_sync                                               |sirv_gnrl_sync_478                       |     2|
|311   |              \sync_gen[0].i_is_0.sync_dffr                            |sirv_gnrl_dffr_479                       |     1|
|312   |              \sync_gen[1].i_is_not_0.sync_dffr                        |sirv_gnrl_dffr_480                       |     1|
|313   |          u_aon_icb_cdc_tx                                             |sirv_gnrl_cdc_tx                         |    57|
|314   |            buf_nrdy_dfflr                                             |sirv_gnrl_dfflr__parameterized0_468      |     4|
|315   |            dat_dfflr                                                  |sirv_gnrl_dfflr__parameterized7_469      |    48|
|316   |            o_rdy_sync_dffr                                            |sirv_gnrl_dffr_470                       |     1|
|317   |            u_o_rdy_sync                                               |sirv_gnrl_sync_471                       |     3|
|318   |              \sync_gen[0].i_is_0.sync_dffr                            |sirv_gnrl_dffr_473                       |     1|
|319   |              \sync_gen[1].i_is_not_0.sync_dffr                        |sirv_gnrl_dffr_474                       |     2|
|320   |            vld_dfflr                                                  |sirv_gnrl_dfflr__parameterized0_472      |     1|
|321   |          u_expl_axi_icb2axi                                           |sirv_gnrl_icb2axi                        |    45|
|322   |            u_sirv_gnrl_axi_buffer                                     |sirv_gnrl_axi_buffer                     |    41|
|323   |              o_axi_ar_fifo                                            |sirv_gnrl_fifo__parameterized7           |     7|
|324   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_462                     |     1|
|325   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4_463      |     6|
|326   |              o_axi_aw_fifo                                            |sirv_gnrl_fifo__parameterized7_452       |     8|
|327   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_460                     |     1|
|328   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4_461      |     7|
|329   |              o_axi_bresp_fifo                                         |sirv_gnrl_fifo__parameterized9           |     8|
|330   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_458                     |     1|
|331   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4_459      |     7|
|332   |              o_axi_rdata_fifo                                         |sirv_gnrl_fifo__parameterized5_453       |     7|
|333   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_456                     |     1|
|334   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4_457      |     6|
|335   |              o_axi_wdata_fifo                                         |sirv_gnrl_fifo__parameterized8           |    11|
|336   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_454                     |     1|
|337   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4_455      |    10|
|338   |            u_sirv_gnrl_rw_fifo                                        |sirv_gnrl_fifo__parameterized6           |     4|
|339   |              \dp_gt0.fifo_rf[0].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized4           |     1|
|340   |              \dp_gt0.vec_0_dfflrs                                     |sirv_gnrl_dfflrs_450                     |     1|
|341   |              \dp_gt0.vec_31_dfflr                                     |sirv_gnrl_dfflr__parameterized0_451      |     2|
|342   |          u_i2c_master_top                                             |i2c_master_top                           |   249|
|343   |            byte_controller                                            |i2c_master_byte_ctrl                     |   185|
|344   |              bit_controller                                           |i2c_master_bit_ctrl                      |   130|
|345   |          u_i2c_wishb_icb32towishb8                                    |sirv_gnrl_icb32towishb8                  |    70|
|346   |            u_rsp_fifo                                                 |sirv_gnrl_fifo__parameterized10          |    37|
|347   |              \dp_gt0.fifo_rf[0].fifo_rf_dffl                          |sirv_gnrl_dffl__parameterized2_447       |    32|
|348   |              \dp_gt0.vec_0_dfflrs                                     |sirv_gnrl_dfflrs_448                     |     2|
|349   |              \dp_gt0.vec_31_dfflr                                     |sirv_gnrl_dfflr__parameterized0_449      |     3|
|350   |          u_sirv_gpio_top                                              |sirv_gpio_top                            |  1054|
|351   |            u_sirv_gpio                                                |sirv_gpio                                |  1054|
|352   |              u_ieReg                                                  |sirv_AsyncResetRegVec_67                 |    54|
|353   |                u_reg_0                                                |sirv_AsyncResetReg_415                   |     2|
|354   |                u_reg_1                                                |sirv_AsyncResetReg_416                   |     2|
|355   |                u_reg_10                                               |sirv_AsyncResetReg_417                   |     2|
|356   |                u_reg_11                                               |sirv_AsyncResetReg_418                   |     2|
|357   |                u_reg_12                                               |sirv_AsyncResetReg_419                   |     2|
|358   |                u_reg_13                                               |sirv_AsyncResetReg_420                   |     2|
|359   |                u_reg_14                                               |sirv_AsyncResetReg_421                   |     1|
|360   |                u_reg_15                                               |sirv_AsyncResetReg_422                   |     1|
|361   |                u_reg_16                                               |sirv_AsyncResetReg_423                   |     2|
|362   |                u_reg_17                                               |sirv_AsyncResetReg_424                   |     2|
|363   |                u_reg_18                                               |sirv_AsyncResetReg_425                   |     2|
|364   |                u_reg_19                                               |sirv_AsyncResetReg_426                   |     2|
|365   |                u_reg_2                                                |sirv_AsyncResetReg_427                   |     2|
|366   |                u_reg_20                                               |sirv_AsyncResetReg_428                   |     2|
|367   |                u_reg_21                                               |sirv_AsyncResetReg_429                   |     2|
|368   |                u_reg_22                                               |sirv_AsyncResetReg_430                   |     2|
|369   |                u_reg_23                                               |sirv_AsyncResetReg_431                   |     2|
|370   |                u_reg_24                                               |sirv_AsyncResetReg_432                   |     2|
|371   |                u_reg_25                                               |sirv_AsyncResetReg_433                   |     2|
|372   |                u_reg_26                                               |sirv_AsyncResetReg_434                   |     2|
|373   |                u_reg_27                                               |sirv_AsyncResetReg_435                   |     1|
|374   |                u_reg_28                                               |sirv_AsyncResetReg_436                   |     1|
|375   |                u_reg_29                                               |sirv_AsyncResetReg_437                   |     2|
|376   |                u_reg_3                                                |sirv_AsyncResetReg_438                   |     1|
|377   |                u_reg_30                                               |sirv_AsyncResetReg_439                   |     1|
|378   |                u_reg_31                                               |sirv_AsyncResetReg_440                   |     2|
|379   |                u_reg_4                                                |sirv_AsyncResetReg_441                   |     1|
|380   |                u_reg_5                                                |sirv_AsyncResetReg_442                   |     2|
|381   |                u_reg_6                                                |sirv_AsyncResetReg_443                   |     1|
|382   |                u_reg_7                                                |sirv_AsyncResetReg_444                   |     1|
|383   |                u_reg_8                                                |sirv_AsyncResetReg_445                   |     1|
|384   |                u_reg_9                                                |sirv_AsyncResetReg_446                   |     2|
|385   |              u_iofEnReg                                               |sirv_AsyncResetRegVec_67_316             |   146|
|386   |                u_reg_0                                                |sirv_AsyncResetReg_383                   |     5|
|387   |                u_reg_1                                                |sirv_AsyncResetReg_384                   |     6|
|388   |                u_reg_10                                               |sirv_AsyncResetReg_385                   |     4|
|389   |                u_reg_11                                               |sirv_AsyncResetReg_386                   |     6|
|390   |                u_reg_12                                               |sirv_AsyncResetReg_387                   |     6|
|391   |                u_reg_13                                               |sirv_AsyncResetReg_388                   |     6|
|392   |                u_reg_14                                               |sirv_AsyncResetReg_389                   |     6|
|393   |                u_reg_15                                               |sirv_AsyncResetReg_390                   |     6|
|394   |                u_reg_16                                               |sirv_AsyncResetReg_391                   |     4|
|395   |                u_reg_17                                               |sirv_AsyncResetReg_392                   |     5|
|396   |                u_reg_18                                               |sirv_AsyncResetReg_393                   |     3|
|397   |                u_reg_19                                               |sirv_AsyncResetReg_394                   |     6|
|398   |                u_reg_2                                                |sirv_AsyncResetReg_395                   |     4|
|399   |                u_reg_20                                               |sirv_AsyncResetReg_396                   |     5|
|400   |                u_reg_21                                               |sirv_AsyncResetReg_397                   |     6|
|401   |                u_reg_22                                               |sirv_AsyncResetReg_398                   |     6|
|402   |                u_reg_23                                               |sirv_AsyncResetReg_399                   |     3|
|403   |                u_reg_24                                               |sirv_AsyncResetReg_400                   |     4|
|404   |                u_reg_25                                               |sirv_AsyncResetReg_401                   |     4|
|405   |                u_reg_26                                               |sirv_AsyncResetReg_402                   |     4|
|406   |                u_reg_27                                               |sirv_AsyncResetReg_403                   |     4|
|407   |                u_reg_28                                               |sirv_AsyncResetReg_404                   |     4|
|408   |                u_reg_29                                               |sirv_AsyncResetReg_405                   |     4|
|409   |                u_reg_3                                                |sirv_AsyncResetReg_406                   |     6|
|410   |                u_reg_30                                               |sirv_AsyncResetReg_407                   |     4|
|411   |                u_reg_31                                               |sirv_AsyncResetReg_408                   |     4|
|412   |                u_reg_4                                                |sirv_AsyncResetReg_409                   |     4|
|413   |                u_reg_5                                                |sirv_AsyncResetReg_410                   |     4|
|414   |                u_reg_6                                                |sirv_AsyncResetReg_411                   |     3|
|415   |                u_reg_7                                                |sirv_AsyncResetReg_412                   |     3|
|416   |                u_reg_8                                                |sirv_AsyncResetReg_413                   |     3|
|417   |                u_reg_9                                                |sirv_AsyncResetReg_414                   |     4|
|418   |              u_oeReg                                                  |sirv_AsyncResetRegVec_67_317             |    90|
|419   |                u_reg_0                                                |sirv_AsyncResetReg_351                   |     3|
|420   |                u_reg_1                                                |sirv_AsyncResetReg_352                   |     3|
|421   |                u_reg_10                                               |sirv_AsyncResetReg_353                   |     3|
|422   |                u_reg_11                                               |sirv_AsyncResetReg_354                   |     3|
|423   |                u_reg_12                                               |sirv_AsyncResetReg_355                   |     3|
|424   |                u_reg_13                                               |sirv_AsyncResetReg_356                   |     3|
|425   |                u_reg_14                                               |sirv_AsyncResetReg_357                   |     2|
|426   |                u_reg_15                                               |sirv_AsyncResetReg_358                   |     3|
|427   |                u_reg_16                                               |sirv_AsyncResetReg_359                   |     3|
|428   |                u_reg_17                                               |sirv_AsyncResetReg_360                   |     3|
|429   |                u_reg_18                                               |sirv_AsyncResetReg_361                   |     3|
|430   |                u_reg_19                                               |sirv_AsyncResetReg_362                   |     3|
|431   |                u_reg_2                                                |sirv_AsyncResetReg_363                   |     4|
|432   |                u_reg_20                                               |sirv_AsyncResetReg_364                   |     3|
|433   |                u_reg_21                                               |sirv_AsyncResetReg_365                   |     3|
|434   |                u_reg_22                                               |sirv_AsyncResetReg_366                   |     3|
|435   |                u_reg_23                                               |sirv_AsyncResetReg_367                   |     3|
|436   |                u_reg_24                                               |sirv_AsyncResetReg_368                   |     3|
|437   |                u_reg_25                                               |sirv_AsyncResetReg_369                   |     3|
|438   |                u_reg_26                                               |sirv_AsyncResetReg_370                   |     4|
|439   |                u_reg_27                                               |sirv_AsyncResetReg_371                   |     3|
|440   |                u_reg_28                                               |sirv_AsyncResetReg_372                   |     2|
|441   |                u_reg_29                                               |sirv_AsyncResetReg_373                   |     3|
|442   |                u_reg_3                                                |sirv_AsyncResetReg_374                   |     2|
|443   |                u_reg_30                                               |sirv_AsyncResetReg_375                   |     2|
|444   |                u_reg_31                                               |sirv_AsyncResetReg_376                   |     3|
|445   |                u_reg_4                                                |sirv_AsyncResetReg_377                   |     2|
|446   |                u_reg_5                                                |sirv_AsyncResetReg_378                   |     3|
|447   |                u_reg_6                                                |sirv_AsyncResetReg_379                   |     2|
|448   |                u_reg_7                                                |sirv_AsyncResetReg_380                   |     2|
|449   |                u_reg_8                                                |sirv_AsyncResetReg_381                   |     2|
|450   |                u_reg_9                                                |sirv_AsyncResetReg_382                   |     3|
|451   |              u_pueReg                                                 |sirv_AsyncResetRegVec_67_318             |    64|
|452   |                u_reg_0                                                |sirv_AsyncResetReg_319                   |     2|
|453   |                u_reg_1                                                |sirv_AsyncResetReg_320                   |     2|
|454   |                u_reg_10                                               |sirv_AsyncResetReg_321                   |     2|
|455   |                u_reg_11                                               |sirv_AsyncResetReg_322                   |     2|
|456   |                u_reg_12                                               |sirv_AsyncResetReg_323                   |     2|
|457   |                u_reg_13                                               |sirv_AsyncResetReg_324                   |     2|
|458   |                u_reg_14                                               |sirv_AsyncResetReg_325                   |     2|
|459   |                u_reg_15                                               |sirv_AsyncResetReg_326                   |     2|
|460   |                u_reg_16                                               |sirv_AsyncResetReg_327                   |     2|
|461   |                u_reg_17                                               |sirv_AsyncResetReg_328                   |     2|
|462   |                u_reg_18                                               |sirv_AsyncResetReg_329                   |     2|
|463   |                u_reg_19                                               |sirv_AsyncResetReg_330                   |     2|
|464   |                u_reg_2                                                |sirv_AsyncResetReg_331                   |     2|
|465   |                u_reg_20                                               |sirv_AsyncResetReg_332                   |     2|
|466   |                u_reg_21                                               |sirv_AsyncResetReg_333                   |     2|
|467   |                u_reg_22                                               |sirv_AsyncResetReg_334                   |     2|
|468   |                u_reg_23                                               |sirv_AsyncResetReg_335                   |     2|
|469   |                u_reg_24                                               |sirv_AsyncResetReg_336                   |     2|
|470   |                u_reg_25                                               |sirv_AsyncResetReg_337                   |     2|
|471   |                u_reg_26                                               |sirv_AsyncResetReg_338                   |     2|
|472   |                u_reg_27                                               |sirv_AsyncResetReg_339                   |     2|
|473   |                u_reg_28                                               |sirv_AsyncResetReg_340                   |     2|
|474   |                u_reg_29                                               |sirv_AsyncResetReg_341                   |     2|
|475   |                u_reg_3                                                |sirv_AsyncResetReg_342                   |     2|
|476   |                u_reg_30                                               |sirv_AsyncResetReg_343                   |     2|
|477   |                u_reg_31                                               |sirv_AsyncResetReg_344                   |     2|
|478   |                u_reg_4                                                |sirv_AsyncResetReg_345                   |     2|
|479   |                u_reg_5                                                |sirv_AsyncResetReg_346                   |     2|
|480   |                u_reg_6                                                |sirv_AsyncResetReg_347                   |     2|
|481   |                u_reg_7                                                |sirv_AsyncResetReg_348                   |     2|
|482   |                u_reg_8                                                |sirv_AsyncResetReg_349                   |     2|
|483   |                u_reg_9                                                |sirv_AsyncResetReg_350                   |     2|
|484   |          u_sirv_ppi_fab                                               |sirv_icb1to16_bus                        |  1734|
|485   |            u_buf_icb_splt                                             |sirv_gnrl_icb_splt__parameterized0       |    92|
|486   |              \splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo      |sirv_gnrl_pipe_stage__parameterized5     |    92|
|487   |                \dp_gt_0.dat_dfflr                                     |sirv_gnrl_dffl__parameterized11          |    54|
|488   |                \dp_gt_0.vld_dfflr                                     |sirv_gnrl_dfflr__parameterized0_297      |    38|
|489   |            u_sirv_gnrl_icb_buffer                                     |sirv_gnrl_icb_buffer__parameterized0     |  1642|
|490   |              u_sirv_gnrl_cmd_fifo                                     |sirv_gnrl_fifo__parameterized4           |  1521|
|491   |                \dp_gt0.dp_gt1.rptr_vec_31_dfflr                       |sirv_gnrl_dfflr__parameterized0_290      |    10|
|492   |                \dp_gt0.dp_gt1.wptr_vec_31_dfflr                       |sirv_gnrl_dfflr__parameterized0_291      |     3|
|493   |                \dp_gt0.fifo_rf[0].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized6           |   421|
|494   |                \dp_gt0.fifo_rf[1].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized6_292       |  1019|
|495   |                \dp_gt0.rptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_293                     |    56|
|496   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_294                     |     1|
|497   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4_295      |     8|
|498   |                \dp_gt0.wptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_296                     |     3|
|499   |              u_sirv_gnrl_rsp_fifo                                     |sirv_gnrl_fifo__parameterized5           |   121|
|500   |                \dp_gt0.dp_gt1.rptr_vec_31_dfflr                       |sirv_gnrl_dfflr__parameterized0_284      |     2|
|501   |                \dp_gt0.dp_gt1.wptr_vec_31_dfflr                       |sirv_gnrl_dfflr__parameterized0_285      |     3|
|502   |                \dp_gt0.fifo_rf[0].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized7           |    33|
|503   |                \dp_gt0.fifo_rf[1].fifo_rf_dffl                        |sirv_gnrl_dffl__parameterized7_286       |    33|
|504   |                \dp_gt0.rptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_287                     |     2|
|505   |                \dp_gt0.vec_0_dfflrs                                   |sirv_gnrl_dfflrs_288                     |     1|
|506   |                \dp_gt0.vec_31_dfflr                                   |sirv_gnrl_dfflr__parameterized4          |    11|
|507   |                \dp_gt0.wptr_vec_0_dfflrs                              |sirv_gnrl_dfflrs_289                     |     3|
|508   |          u_sirv_pwm0_top                                              |sirv_pwm8_top                            |   187|
|509   |            u_sirv_pwm8                                                |sirv_pwm8                                |   187|
|510   |              pwm                                                      |sirv_pwm8_core                           |   187|
|511   |          u_sirv_pwm1_top                                              |sirv_pwm16_top                           |   280|
|512   |            u_sirv_pwm16                                               |sirv_pwm16_282                           |   280|
|513   |              pwm                                                      |sirv_pwm16_core_283                      |   280|
|514   |          u_sirv_pwm2_top                                              |sirv_pwm16_top_266                       |   280|
|515   |            u_sirv_pwm16                                               |sirv_pwm16                               |   280|
|516   |              pwm                                                      |sirv_pwm16_core                          |   280|
|517   |          u_sirv_qspi0_top                                             |sirv_flash_qspi_top                      |   703|
|518   |            qspi_TLFragmenter_1                                        |sirv_tlfragmenter_qspi_1                 |   100|
|519   |              u_repeater                                               |sirv_repeater_6                          |    78|
|520   |            qspi_TLWidthWidget                                         |sirv_tlwidthwidget_qspi                  |    30|
|521   |            u_sirv_flash_qspi                                          |sirv_flash_qspi                          |   573|
|522   |              arb                                                      |sirv_qspi_arbiter                        |    14|
|523   |              fifo                                                     |sirv_qspi_fifo_279                       |    55|
|524   |                rxq                                                    |sirv_queue_1_280                         |    26|
|525   |                txq                                                    |sirv_queue_1_281                         |    24|
|526   |              flash                                                    |sirv_qspi_flashmap                       |    99|
|527   |              mac                                                      |sirv_qspi_media                          |   273|
|528   |                phy                                                    |sirv_qspi_physical                       |   249|
|529   |          u_sirv_qspi1_top                                             |sirv_qspi_4cs_top                        |   373|
|530   |            u_sirv_qspi_4cs                                            |sirv_qspi_4cs                            |   373|
|531   |              fifo                                                     |sirv_qspi_fifo_276                       |    58|
|532   |                rxq                                                    |sirv_queue_1_277                         |    21|
|533   |                txq                                                    |sirv_queue_1_278                         |    24|
|534   |              mac                                                      |sirv_qspi_media_1                        |   240|
|535   |                phy                                                    |sirv_qspi_physical_1                     |   222|
|536   |          u_sirv_qspi2_top                                             |sirv_qspi_1cs_top                        |   355|
|537   |            u_sirv_qspi_1cs                                            |sirv_qspi_1cs                            |   355|
|538   |              fifo                                                     |sirv_qspi_fifo                           |    52|
|539   |                rxq                                                    |sirv_queue_1_274                         |    22|
|540   |                txq                                                    |sirv_queue_1_275                         |    26|
|541   |              mac                                                      |sirv_qspi_media_2                        |   233|
|542   |                phy                                                    |sirv_qspi_physical_2                     |   221|
|543   |          u_sirv_uart0_top                                             |sirv_uart_top                            |   256|
|544   |            u_sirv_uart                                                |sirv_uart_269                            |   256|
|545   |              u_rxm                                                    |sirv_uartrx_270                          |    95|
|546   |              u_rxq                                                    |sirv_queue_1_271                         |    23|
|547   |              u_txm                                                    |sirv_uarttx_272                          |    86|
|548   |              u_txq                                                    |sirv_queue_1_273                         |    23|
|549   |          u_sirv_uart1_top                                             |sirv_uart_top_267                        |   256|
|550   |            u_sirv_uart                                                |sirv_uart                                |   256|
|551   |              u_rxm                                                    |sirv_uartrx                              |    95|
|552   |              u_rxq                                                    |sirv_queue_1                             |    23|
|553   |              u_txm                                                    |sirv_uarttx                              |    86|
|554   |              u_txq                                                    |sirv_queue_1_268                         |    23|
|555   |        u_e203_subsys_plic                                             |e203_subsys_plic                         |  1000|
|556   |          u_rtc_irq_sync                                               |sirv_gnrl_sync_100                       |     2|
|557   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_264                       |     1|
|558   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_265                       |     1|
|559   |          u_wdg_irq_sync                                               |sirv_gnrl_sync_101                       |     2|
|560   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_102                       |     1|
|561   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_103                       |     1|
|562   |          u_sirv_plic_top                                              |sirv_plic_top                            |   996|
|563   |            u_sirv_plic_man                                            |sirv_plic_man                            |   944|
|564   |              \enab_r_i[0].irq_enab_dfflr                              |sirv_gnrl_dfflr__parameterized3_104      |   226|
|565   |              \enab_r_i[1].irq_enab_dfflr                              |sirv_gnrl_dfflr__parameterized3_105      |   145|
|566   |              \flop_i_irq.plic_irq_i_dffr                              |sirv_gnrl_dffr__parameterized0           |    52|
|567   |              \flop_icb_rsp.u_buf_icb_rsp_buf                          |sirv_gnrl_pipe_stage__parameterized4     |   106|
|568   |                \dp_gt_0.dat_dfflr                                     |sirv_gnrl_dffl__parameterized2           |   105|
|569   |                \dp_gt_0.vld_dfflr                                     |sirv_gnrl_dfflr__parameterized0_263      |     1|
|570   |              \flop_o_irq.plic_irq_id_dffr                             |sirv_gnrl_dffr__parameterized1           |     6|
|571   |              \flop_o_irq.plic_irq_o_dffr                              |sirv_gnrl_dffr_106                       |     1|
|572   |              irq_thod_dfflr                                           |sirv_gnrl_dfflr__parameterized6_107      |     3|
|573   |              \source_gen[10].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_108      |     7|
|574   |              \source_gen[10].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_109      |     3|
|575   |              \source_gen[10].u_LevelGateway_1_1                       |sirv_LevelGateway                        |     1|
|576   |              \source_gen[11].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_110      |     2|
|577   |              \source_gen[11].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_111      |     3|
|578   |              \source_gen[11].u_LevelGateway_1_1                       |sirv_LevelGateway_112                    |     1|
|579   |              \source_gen[12].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_113      |     7|
|580   |              \source_gen[12].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_114      |     3|
|581   |              \source_gen[12].u_LevelGateway_1_1                       |sirv_LevelGateway_115                    |     1|
|582   |              \source_gen[13].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_116      |     2|
|583   |              \source_gen[13].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_117      |     3|
|584   |              \source_gen[13].u_LevelGateway_1_1                       |sirv_LevelGateway_118                    |     1|
|585   |              \source_gen[14].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_119      |     9|
|586   |              \source_gen[14].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_120      |     3|
|587   |              \source_gen[14].u_LevelGateway_1_1                       |sirv_LevelGateway_121                    |     1|
|588   |              \source_gen[15].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_122      |     2|
|589   |              \source_gen[15].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_123      |     3|
|590   |              \source_gen[15].u_LevelGateway_1_1                       |sirv_LevelGateway_124                    |     1|
|591   |              \source_gen[16].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_125      |     2|
|592   |              \source_gen[16].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_126      |     5|
|593   |              \source_gen[16].u_LevelGateway_1_1                       |sirv_LevelGateway_127                    |     1|
|594   |              \source_gen[17].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_128      |     2|
|595   |              \source_gen[17].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_129      |     3|
|596   |              \source_gen[17].u_LevelGateway_1_1                       |sirv_LevelGateway_130                    |     1|
|597   |              \source_gen[18].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_131      |     7|
|598   |              \source_gen[18].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_132      |     3|
|599   |              \source_gen[18].u_LevelGateway_1_1                       |sirv_LevelGateway_133                    |     1|
|600   |              \source_gen[19].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_134      |     2|
|601   |              \source_gen[19].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_135      |     3|
|602   |              \source_gen[19].u_LevelGateway_1_1                       |sirv_LevelGateway_136                    |     1|
|603   |              \source_gen[1].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_137      |     3|
|604   |              \source_gen[1].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_138      |     4|
|605   |              \source_gen[1].u_LevelGateway_1_1                        |sirv_LevelGateway_139                    |     1|
|606   |              \source_gen[20].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_140      |     7|
|607   |              \source_gen[20].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_141      |     3|
|608   |              \source_gen[20].u_LevelGateway_1_1                       |sirv_LevelGateway_142                    |     1|
|609   |              \source_gen[21].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_143      |     2|
|610   |              \source_gen[21].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_144      |     3|
|611   |              \source_gen[21].u_LevelGateway_1_1                       |sirv_LevelGateway_145                    |     1|
|612   |              \source_gen[22].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_146      |     9|
|613   |              \source_gen[22].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_147      |     3|
|614   |              \source_gen[22].u_LevelGateway_1_1                       |sirv_LevelGateway_148                    |     1|
|615   |              \source_gen[23].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_149      |     2|
|616   |              \source_gen[23].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_150      |     3|
|617   |              \source_gen[23].u_LevelGateway_1_1                       |sirv_LevelGateway_151                    |     1|
|618   |              \source_gen[24].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_152      |     7|
|619   |              \source_gen[24].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_153      |     3|
|620   |              \source_gen[24].u_LevelGateway_1_1                       |sirv_LevelGateway_154                    |     1|
|621   |              \source_gen[25].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_155      |     2|
|622   |              \source_gen[25].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_156      |     3|
|623   |              \source_gen[25].u_LevelGateway_1_1                       |sirv_LevelGateway_157                    |     1|
|624   |              \source_gen[26].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_158      |     2|
|625   |              \source_gen[26].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_159      |     5|
|626   |              \source_gen[26].u_LevelGateway_1_1                       |sirv_LevelGateway_160                    |     1|
|627   |              \source_gen[27].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_161      |     2|
|628   |              \source_gen[27].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_162      |     3|
|629   |              \source_gen[27].u_LevelGateway_1_1                       |sirv_LevelGateway_163                    |     1|
|630   |              \source_gen[28].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_164      |     2|
|631   |              \source_gen[28].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_165      |     3|
|632   |              \source_gen[28].u_LevelGateway_1_1                       |sirv_LevelGateway_166                    |     1|
|633   |              \source_gen[29].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_167      |     3|
|634   |              \source_gen[29].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_168      |     4|
|635   |              \source_gen[29].u_LevelGateway_1_1                       |sirv_LevelGateway_169                    |     1|
|636   |              \source_gen[2].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_170      |     2|
|637   |              \source_gen[2].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_171      |     5|
|638   |              \source_gen[2].u_LevelGateway_1_1                        |sirv_LevelGateway_172                    |     1|
|639   |              \source_gen[30].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_173      |     2|
|640   |              \source_gen[30].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_174      |     5|
|641   |              \source_gen[30].u_LevelGateway_1_1                       |sirv_LevelGateway_175                    |     1|
|642   |              \source_gen[31].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_176      |     2|
|643   |              \source_gen[31].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_177      |     3|
|644   |              \source_gen[31].u_LevelGateway_1_1                       |sirv_LevelGateway_178                    |     1|
|645   |              \source_gen[32].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_179      |     7|
|646   |              \source_gen[32].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_180      |     3|
|647   |              \source_gen[32].u_LevelGateway_1_1                       |sirv_LevelGateway_181                    |     1|
|648   |              \source_gen[33].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_182      |     2|
|649   |              \source_gen[33].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_183      |     3|
|650   |              \source_gen[33].u_LevelGateway_1_1                       |sirv_LevelGateway_184                    |     1|
|651   |              \source_gen[34].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_185      |     2|
|652   |              \source_gen[34].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_186      |     3|
|653   |              \source_gen[34].u_LevelGateway_1_1                       |sirv_LevelGateway_187                    |     1|
|654   |              \source_gen[35].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_188      |     3|
|655   |              \source_gen[35].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_189      |     4|
|656   |              \source_gen[35].u_LevelGateway_1_1                       |sirv_LevelGateway_190                    |     1|
|657   |              \source_gen[36].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_191      |     2|
|658   |              \source_gen[36].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_192      |     5|
|659   |              \source_gen[36].u_LevelGateway_1_1                       |sirv_LevelGateway_193                    |     1|
|660   |              \source_gen[37].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_194      |     2|
|661   |              \source_gen[37].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_195      |     3|
|662   |              \source_gen[37].u_LevelGateway_1_1                       |sirv_LevelGateway_196                    |     1|
|663   |              \source_gen[38].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_197      |     2|
|664   |              \source_gen[38].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_198      |     5|
|665   |              \source_gen[38].u_LevelGateway_1_1                       |sirv_LevelGateway_199                    |     1|
|666   |              \source_gen[39].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_200      |     2|
|667   |              \source_gen[39].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_201      |     3|
|668   |              \source_gen[39].u_LevelGateway_1_1                       |sirv_LevelGateway_202                    |     1|
|669   |              \source_gen[3].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_203      |     2|
|670   |              \source_gen[3].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_204      |     3|
|671   |              \source_gen[3].u_LevelGateway_1_1                        |sirv_LevelGateway_205                    |     1|
|672   |              \source_gen[40].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_206      |     7|
|673   |              \source_gen[40].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_207      |     3|
|674   |              \source_gen[40].u_LevelGateway_1_1                       |sirv_LevelGateway_208                    |     1|
|675   |              \source_gen[41].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_209      |     2|
|676   |              \source_gen[41].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_210      |     3|
|677   |              \source_gen[41].u_LevelGateway_1_1                       |sirv_LevelGateway_211                    |     1|
|678   |              \source_gen[42].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_212      |     2|
|679   |              \source_gen[42].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_213      |     5|
|680   |              \source_gen[42].u_LevelGateway_1_1                       |sirv_LevelGateway_214                    |     1|
|681   |              \source_gen[43].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_215      |     2|
|682   |              \source_gen[43].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_216      |     3|
|683   |              \source_gen[43].u_LevelGateway_1_1                       |sirv_LevelGateway_217                    |     1|
|684   |              \source_gen[44].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_218      |     7|
|685   |              \source_gen[44].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_219      |     3|
|686   |              \source_gen[44].u_LevelGateway_1_1                       |sirv_LevelGateway_220                    |     1|
|687   |              \source_gen[45].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_221      |     2|
|688   |              \source_gen[45].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_222      |     3|
|689   |              \source_gen[45].u_LevelGateway_1_1                       |sirv_LevelGateway_223                    |     1|
|690   |              \source_gen[46].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_224      |     2|
|691   |              \source_gen[46].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_225      |     3|
|692   |              \source_gen[46].u_LevelGateway_1_1                       |sirv_LevelGateway_226                    |     1|
|693   |              \source_gen[47].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_227      |     3|
|694   |              \source_gen[47].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_228      |     4|
|695   |              \source_gen[47].u_LevelGateway_1_1                       |sirv_LevelGateway_229                    |     1|
|696   |              \source_gen[48].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_230      |     2|
|697   |              \source_gen[48].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_231      |     5|
|698   |              \source_gen[48].u_LevelGateway_1_1                       |sirv_LevelGateway_232                    |     1|
|699   |              \source_gen[49].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_233      |     2|
|700   |              \source_gen[49].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_234      |     6|
|701   |              \source_gen[49].u_LevelGateway_1_1                       |sirv_LevelGateway_235                    |     1|
|702   |              \source_gen[4].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_236      |     3|
|703   |              \source_gen[4].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_237      |     4|
|704   |              \source_gen[4].u_LevelGateway_1_1                        |sirv_LevelGateway_238                    |     1|
|705   |              \source_gen[50].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_239      |     2|
|706   |              \source_gen[50].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_240      |     5|
|707   |              \source_gen[50].u_LevelGateway_1_1                       |sirv_LevelGateway_241                    |     1|
|708   |              \source_gen[51].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_242      |     2|
|709   |              \source_gen[51].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_243      |     3|
|710   |              \source_gen[51].u_LevelGateway_1_1                       |sirv_LevelGateway_244                    |     1|
|711   |              \source_gen[52].irq_pend_dfflr                           |sirv_gnrl_dfflr__parameterized0_245      |     2|
|712   |              \source_gen[52].irq_prio_dfflr                           |sirv_gnrl_dfflr__parameterized6_246      |     7|
|713   |              \source_gen[52].u_LevelGateway_1_1                       |sirv_LevelGateway_247                    |     1|
|714   |              \source_gen[5].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_248      |     2|
|715   |              \source_gen[5].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_249      |     3|
|716   |              \source_gen[5].u_LevelGateway_1_1                        |sirv_LevelGateway_250                    |     1|
|717   |              \source_gen[6].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_251      |     3|
|718   |              \source_gen[6].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_252      |     4|
|719   |              \source_gen[6].u_LevelGateway_1_1                        |sirv_LevelGateway_253                    |     1|
|720   |              \source_gen[7].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_254      |     2|
|721   |              \source_gen[7].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_255      |     3|
|722   |              \source_gen[7].u_LevelGateway_1_1                        |sirv_LevelGateway_256                    |     1|
|723   |              \source_gen[8].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_257      |     2|
|724   |              \source_gen[8].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_258      |     5|
|725   |              \source_gen[8].u_LevelGateway_1_1                        |sirv_LevelGateway_259                    |     1|
|726   |              \source_gen[9].irq_pend_dfflr                            |sirv_gnrl_dfflr__parameterized0_260      |     2|
|727   |              \source_gen[9].irq_prio_dfflr                            |sirv_gnrl_dfflr__parameterized6_261      |     3|
|728   |              \source_gen[9].u_LevelGateway_1_1                        |sirv_LevelGateway_262                    |     1|
|729   |        u_main_ResetCatchAndSync_2_1                                   |sirv_ResetCatchAndSync_2                 |    45|
|730   |          reset_n_catch_reg                                            |sirv_AsyncResetRegVec_129                |    45|
|731   |            reg_0                                                      |sirv_AsyncResetReg_80                    |    26|
|732   |            reg_1                                                      |sirv_AsyncResetReg_81                    |     1|
|733   |            reg_10                                                     |sirv_AsyncResetReg_82                    |     1|
|734   |            reg_11                                                     |sirv_AsyncResetReg_83                    |     1|
|735   |            reg_12                                                     |sirv_AsyncResetReg_84                    |     1|
|736   |            reg_13                                                     |sirv_AsyncResetReg_85                    |     1|
|737   |            reg_14                                                     |sirv_AsyncResetReg_86                    |     1|
|738   |            reg_15                                                     |sirv_AsyncResetReg_87                    |     1|
|739   |            reg_16                                                     |sirv_AsyncResetReg_88                    |     1|
|740   |            reg_17                                                     |sirv_AsyncResetReg_89                    |     1|
|741   |            reg_18                                                     |sirv_AsyncResetReg_90                    |     1|
|742   |            reg_19                                                     |sirv_AsyncResetReg_91                    |     1|
|743   |            reg_2                                                      |sirv_AsyncResetReg_92                    |     1|
|744   |            reg_3                                                      |sirv_AsyncResetReg_93                    |     1|
|745   |            reg_4                                                      |sirv_AsyncResetReg_94                    |     1|
|746   |            reg_5                                                      |sirv_AsyncResetReg_95                    |     1|
|747   |            reg_6                                                      |sirv_AsyncResetReg_96                    |     1|
|748   |            reg_7                                                      |sirv_AsyncResetReg_97                    |     1|
|749   |            reg_8                                                      |sirv_AsyncResetReg_98                    |     1|
|750   |            reg_9                                                      |sirv_AsyncResetReg_99                    |     1|
|751   |      u_sirv_aon_top                                                   |sirv_aon_top                             |  1997|
|752   |        u_aon_1to2_icb                                                 |sirv_icb1to2_bus                         |     9|
|753   |          u_i_icb_splt                                                 |sirv_gnrl_icb_splt__parameterized2       |     9|
|754   |            \splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo        |sirv_gnrl_pipe_stage__parameterized7     |     9|
|755   |              \dp_gt_0.dat_dfflr                                       |sirv_gnrl_dffl__parameterized0           |     8|
|756   |              \dp_gt_0.vld_dfflr                                       |sirv_gnrl_dfflr__parameterized0_79       |     1|
|757   |        u_aon_icb_cdc_rx                                               |sirv_gnrl_cdc_rx__parameterized2         |    63|
|758   |          buf_dat_dfflr                                                |sirv_gnrl_dfflr__parameterized7          |    54|
|759   |          buf_vld_dfflr                                                |sirv_gnrl_dfflr__parameterized0_73       |     3|
|760   |          i_rdy_dfflr                                                  |sirv_gnrl_dfflr__parameterized0_74       |     3|
|761   |          i_vld_sync_dffr                                              |sirv_gnrl_dffr_75                        |     1|
|762   |          u_i_vld_sync                                                 |sirv_gnrl_sync_76                        |     2|
|763   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_77                        |     1|
|764   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_78                        |     1|
|765   |        u_aon_icb_cdc_tx                                               |sirv_gnrl_cdc_tx__parameterized2         |    44|
|766   |          buf_nrdy_dfflr                                               |sirv_gnrl_dfflr__parameterized0_66       |     5|
|767   |          dat_dfflr                                                    |sirv_gnrl_dfflr__parameterized3_67       |    32|
|768   |          o_rdy_sync_dffr                                              |sirv_gnrl_dffr_68                        |     1|
|769   |          u_o_rdy_sync                                                 |sirv_gnrl_sync_69                        |     4|
|770   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_71                        |     1|
|771   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_72                        |     3|
|772   |          vld_dfflr                                                    |sirv_gnrl_dfflr__parameterized0_70       |     2|
|773   |        u_aon_lclkgen_regs                                             |sirv_aon_lclkgen_regs                    |     2|
|774   |          lfxoscen_dfflrs                                              |sirv_gnrl_dfflrs                         |     2|
|775   |        u_sirv_aon_wrapper                                             |sirv_aon_wrapper                         |  1879|
|776   |          ResetCatchAndSync_1_1                                        |sirv_ResetCatchAndSync_41                |     4|
|777   |            reset_n_catch_reg                                          |sirv_AsyncResetRegVec_36_62              |     4|
|778   |              reg_0                                                    |sirv_AsyncResetReg_63                    |     2|
|779   |              reg_1                                                    |sirv_AsyncResetReg_64                    |     1|
|780   |              reg_2                                                    |sirv_AsyncResetReg_65                    |     1|
|781   |          aonrst_catch                                                 |sirv_ResetCatchAndSync_42                |     4|
|782   |            reset_n_catch_reg                                          |sirv_AsyncResetRegVec_36_58              |     4|
|783   |              reg_0                                                    |sirv_AsyncResetReg_59                    |     2|
|784   |              reg_1                                                    |sirv_AsyncResetReg_60                    |     1|
|785   |              reg_2                                                    |sirv_AsyncResetReg_61                    |     1|
|786   |          dwakeup_deglitch                                             |sirv_DeglitchShiftRegister               |     4|
|787   |          io_rtc_dffr                                                  |sirv_gnrl_dffr_43                        |     1|
|788   |          u_sirv_aon                                                   |sirv_aon                                 |  1866|
|789   |            rtc                                                        |sirv_rtc                                 |   225|
|790   |              AsyncResetRegVec_1                                       |sirv_AsyncResetRegVec_56                 |    21|
|791   |                reg_0                                                  |sirv_AsyncResetReg_57                    |    21|
|792   |            u_queue_1                                                  |sirv_queue                               |   602|
|793   |            u_sirv_pmu                                                 |sirv_pmu                                 |   390|
|794   |              AsyncResetRegVec_1_1                                     |sirv_AsyncResetRegVec_1                  |    54|
|795   |                reg_1                                                  |sirv_AsyncResetReg_53                    |     1|
|796   |                reg_2                                                  |sirv_AsyncResetReg_54                    |     1|
|797   |                reg_3                                                  |sirv_AsyncResetReg_55                    |    52|
|798   |              u_pmu_core                                               |sirv_pmu_core                            |   325|
|799   |            wdog                                                       |sirv_wdog                                |   137|
|800   |              AsyncResetRegVec_2_1                                     |sirv_AsyncResetRegVec                    |     2|
|801   |                reg_0                                                  |sirv_AsyncResetReg_52                    |     2|
|802   |              AsyncResetRegVec_3_1                                     |sirv_AsyncResetRegVec_44                 |     4|
|803   |                reg_0                                                  |sirv_AsyncResetReg_51                    |     4|
|804   |              AsyncResetRegVec_4_1                                     |sirv_AsyncResetRegVec_45                 |    14|
|805   |                reg_0                                                  |sirv_AsyncResetReg_50                    |    14|
|806   |              AsyncResetRegVec_5_1                                     |sirv_AsyncResetRegVec_46                 |     2|
|807   |                reg_0                                                  |sirv_AsyncResetReg_49                    |     2|
|808   |              AsyncResetRegVec_6_1                                     |sirv_AsyncResetRegVec_47                 |    53|
|809   |                reg_0                                                  |sirv_AsyncResetReg_48                    |    53|
|810   |      u_sirv_debug_module                                              |sirv_debug_module                        |   834|
|811   |        cleardebint_dfflr                                              |sirv_gnrl_dfflr__parameterized0          |     1|
|812   |        \dm_halt_int_gen[0].dm_debint_dfflr                            |sirv_gnrl_dfflr__parameterized0_0        |     2|
|813   |        \dm_halt_int_gen[0].dm_haltnot_dfflr                           |sirv_gnrl_dfflr__parameterized0_1        |     2|
|814   |        dm_hartid_dfflr                                                |sirv_gnrl_dfflr__parameterized0_2        |     2|
|815   |        \jtag_dtm_gen.u_sirv_jtag_dtm                                  |sirv_jtag_dtm                            |   263|
|816   |          u_jtag2debug_cdc_rx                                          |sirv_gnrl_cdc_rx__parameterized0         |    89|
|817   |            buf_dat_dfflr                                              |sirv_gnrl_dfflr__parameterized10_34      |    57|
|818   |            buf_vld_dfflr                                              |sirv_gnrl_dfflr__parameterized0_35       |    27|
|819   |            i_rdy_dfflr                                                |sirv_gnrl_dfflr__parameterized0_36       |     2|
|820   |            i_vld_sync_dffr                                            |sirv_gnrl_dffr_37                        |     1|
|821   |            u_i_vld_sync                                               |sirv_gnrl_sync_38                        |     2|
|822   |              \sync_gen[0].i_is_0.sync_dffr                            |sirv_gnrl_dffr_39                        |     1|
|823   |              \sync_gen[1].i_is_not_0.sync_dffr                        |sirv_gnrl_dffr_40                        |     1|
|824   |          u_jtag2debug_cdc_tx                                          |sirv_gnrl_cdc_tx__parameterized0         |    49|
|825   |            buf_nrdy_dfflr                                             |sirv_gnrl_dfflr__parameterized0_27       |     3|
|826   |            dat_dfflr                                                  |sirv_gnrl_dfflr__parameterized9_28       |    41|
|827   |            o_rdy_sync_dffr                                            |sirv_gnrl_dffr_29                        |     1|
|828   |            u_o_rdy_sync                                               |sirv_gnrl_sync_30                        |     2|
|829   |              \sync_gen[0].i_is_0.sync_dffr                            |sirv_gnrl_dffr_32                        |     1|
|830   |              \sync_gen[1].i_is_not_0.sync_dffr                        |sirv_gnrl_dffr_33                        |     1|
|831   |            vld_dfflr                                                  |sirv_gnrl_dfflr__parameterized0_31       |     2|
|832   |        sethaltnot_dfflr                                               |sirv_gnrl_dfflr__parameterized0_3        |     1|
|833   |        u_dm2dtm_cdc_rx                                                |sirv_gnrl_cdc_rx__parameterized1         |   131|
|834   |          buf_dat_dfflr                                                |sirv_gnrl_dfflr__parameterized9          |   123|
|835   |          buf_vld_dfflr                                                |sirv_gnrl_dfflr__parameterized0_21       |     2|
|836   |          i_rdy_dfflr                                                  |sirv_gnrl_dfflr__parameterized0_22       |     3|
|837   |          i_vld_sync_dffr                                              |sirv_gnrl_dffr_23                        |     1|
|838   |          u_i_vld_sync                                                 |sirv_gnrl_sync_24                        |     2|
|839   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_25                        |     1|
|840   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_26                        |     1|
|841   |        u_dm2dtm_cdc_tx                                                |sirv_gnrl_cdc_tx__parameterized1         |    43|
|842   |          buf_nrdy_dfflr                                               |sirv_gnrl_dfflr__parameterized0_17       |     4|
|843   |          dat_dfflr                                                    |sirv_gnrl_dfflr__parameterized10         |    34|
|844   |          o_rdy_sync_dffr                                              |sirv_gnrl_dffr                           |     1|
|845   |          u_o_rdy_sync                                                 |sirv_gnrl_sync                           |     3|
|846   |            \sync_gen[0].i_is_0.sync_dffr                              |sirv_gnrl_dffr_19                        |     1|
|847   |            \sync_gen[1].i_is_not_0.sync_dffr                          |sirv_gnrl_dffr_20                        |     2|
|848   |          vld_dfflr                                                    |sirv_gnrl_dfflr__parameterized0_18       |     1|
|849   |        u_jtag_ResetCatchAndSync_3_1                                   |sirv_ResetCatchAndSync                   |     3|
|850   |          reset_n_catch_reg                                            |sirv_AsyncResetRegVec_36                 |     3|
|851   |            reg_0                                                      |sirv_AsyncResetReg                       |     1|
|852   |            reg_1                                                      |sirv_AsyncResetReg_15                    |     1|
|853   |            reg_2                                                      |sirv_AsyncResetReg_16                    |     1|
|854   |        u_sirv_debug_csr                                               |sirv_debug_csr                           |    97|
|855   |          dcause_dfflr                                                 |sirv_gnrl_dfflr__parameterized6          |    24|
|856   |          dpc_dfflr                                                    |sirv_gnrl_dfflr__parameterized3_10       |    37|
|857   |          dscratch_dfflr                                               |sirv_gnrl_dfflr__parameterized3_11       |    32|
|858   |          ebreakm_dfflr                                                |sirv_gnrl_dfflr__parameterized0_12       |     1|
|859   |          halt_dfflr                                                   |sirv_gnrl_dfflr__parameterized0_13       |     2|
|860   |          step_dfflr                                                   |sirv_gnrl_dfflr__parameterized0_14       |     1|
|861   |        u_sirv_debug_ram                                               |sirv_debug_ram                           |   288|
|862   |          \debug_ram_gen[0].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized3          |    32|
|863   |          \debug_ram_gen[1].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized3_4        |    32|
|864   |          \debug_ram_gen[2].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized3_5        |    32|
|865   |          \debug_ram_gen[3].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized3_6        |    96|
|866   |          \debug_ram_gen[4].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized3_7        |    32|
|867   |          \debug_ram_gen[5].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized3_8        |    32|
|868   |          \debug_ram_gen[6].ram_dfflr                                  |sirv_gnrl_dfflr__parameterized3_9        |    32|
|869   |  slowclkgen                                                           |clkdivider                               |    22|
+------+-----------------------------------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:09 ; elapsed = 00:04:25 . Memory (MB): peak = 2225.070 ; gain = 1021.016 ; free physical = 5555 ; free virtual = 13456
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 870 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:01 ; elapsed = 00:04:10 . Memory (MB): peak = 2225.070 ; gain = 682.750 ; free physical = 5606 ; free virtual = 13506
Synthesis Optimization Complete : Time (s): cpu = 00:04:09 ; elapsed = 00:04:25 . Memory (MB): peak = 2225.078 ; gain = 1021.016 ; free physical = 5606 ; free virtual = 13506
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 779 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 58 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
528 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:13 ; elapsed = 00:04:29 . Memory (MB): peak = 2257.086 ; gain = 1074.766 ; free physical = 5627 ; free virtual = 13527
INFO: [Common 17-1381] The checkpoint '/home/nikihuang/Documents/lab/project1/project_1.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2281.098 ; gain = 0.000 ; free physical = 5624 ; free virtual = 13529
INFO: [Common 17-206] Exiting Vivado at Sun Nov 18 16:15:12 2018...
