# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/pinctrl/qcom,chora-tlmm.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Qualcomm Technologies, Inc. chora TLMM block

maintainers:
  - Wasim Nazir <quic_wasimn@quicinc.com>

description: |
  This binding describes the Top Level Mode Multiplexer (TLMM) block found
  in the chora platform.

allOf:
  - $ref: /schemas/pinctrl/qcom,tlmm-common.yaml#

properties:
  compatible:
    const: qcom,chora-tlmm

  reg:
    maxItems: 1

  interrupts: true
  interrupt-controller: true
  '#interrupt-cells': true
  gpio-controller: true

  gpio-reserved-ranges:
    minItems: 1
    maxItems: 105

  gpio-line-names:
    maxItems: 152

  '#gpio-cells': true
  gpio-ranges: true
  wakeup-parent: true

required:
  - compatible
  - reg

additionalProperties: false

patternProperties:
  '-state$':
    oneOf:
      - $ref: "#/$defs/qcom-chora-tlmm-state"
      - patternProperties:
          "-pins$":
            $ref: "#/$defs/qcom-chora-tlmm-state"
        additionalProperties: false

$defs:
  qcom-chora-tlmm-state:
    type: object
    description:
      Pinctrl node's client devices use subnodes for desired pin configuration.
      Client device subnodes use below standard properties.

    properties:
      pins:
        description:
          List of gpio pins affected by the properties specified in this
          subnode.
        items:
          oneOf:
            - pattern: "^gpio([0-9]|[1-9][0-9]|1[0-9][0-9]|20[0-4])$"
            - enum: [ ufs_reset ]
        minItems: 1
        maxItems: 36

      function:
        description:
          Specify the alternative function to be configured for the specified
          pins.
        enum: [ aoss_cti, atest_char0, atest_char1, atest_char2, atest_char3,
                atest_char_start, atest_usb0, atest_usb00, atest_usb01,
                audio_ext_mclk0, audio_ext_mclk1, audio_ref_clk, cam_mclk,
                cci_async_in0, cci_i2c_scl0, cci_i2c_scl1, cci_i2c_scl2,
                cci_i2c_scl3, cci_i2c_sda0, cci_i2c_sda1, cci_i2c_sda2,
                cci_i2c_sda3, cci_timer0, cci_timer1, cci_timer2, cci_timer3,
                coex_uart1_rx, coex_uart1_tx, dbg_out_clk, ddr_bist_complete,
                ddr_bist_fail, ddr_bist_start, ddr_bist_stop, ddr_pxi0, ddr_pxi1,
                dp0_hot, egpio, gcc_gp1, gcc_gp2, gcc_gp3, host2wlan_sol,
                i2s0_data0, i2s0_data1, i2s0_sck, i2s0_ws, ibi_i3c, jitter_bist,
                mdp_vsync, mdp_vsync0_out, mdp_vsync1_out, mdp_vsync2_out,
                mdp_vsync3_out, mdp_vsync_e, nav_gpio0, nav_gpio1, nav_gpio2,
                pcie0_clk_req_n, phase_flag0, phase_flag1, phase_flag10,
                phase_flag11, phase_flag12, phase_flag13, phase_flag14,
                phase_flag15, phase_flag16, phase_flag17, phase_flag18, phase_flag19,
                phase_flag2, phase_flag20, phase_flag21, phase_flag22, phase_flag23,
                phase_flag24, phase_flag25, phase_flag26, phase_flag27, phase_flag28,
                phase_flag29, phase_flag3, phase_flag30, phase_flag31, phase_flag4,
                phase_flag5, phase_flag6, phase_flag7, phase_flag8, phase_flag9,
                pll_bist_sync, pll_clk_aux, prng_rosc0, prng_rosc1, prng_rosc2,
                prng_rosc3, qdss_cti, qlink0_enable, qlink0_request, qlink0_wmss,
                qspi0_clk, qspi0_cs0_n, qspi0_cs1_n, qspi0_data0, qspi0_data1,
                qspi0_data2, qspi0_data3, qup0_se0_l0, qup0_se0_l1, qup0_se0_l2,
                qup0_se0_l3, qup0_se1_l0, qup0_se1_l1, qup0_se1_l2, qup0_se1_l3,
                qup0_se2_l0, qup0_se2_l1, qup0_se2_l2, qup0_se2_l3, qup0_se2_l4,
                qup0_se2_l5, qup0_se2_l6, qup0_se3_l0, qup0_se3_l1, qup0_se3_l2,
                qup0_se3_l3, qup0_se3_l4, qup0_se3_l5, qup0_se3_l6, qup0_se4_l0,
                qup0_se4_l1, qup0_se4_l2, qup0_se4_l3, qup0_se5_l0, qup0_se5_l1,
                qup0_se5_l2, qup0_se5_l3, qup0_se6_l0, qup0_se6_l1, qup0_se6_l2,
                qup0_se6_l3, qup0_se6_l4, qup1_se0_l0, qup1_se0_l1, qup1_se0_l2,
                qup1_se0_l3, qup1_se1_l0, qup1_se1_l1_mira, qup1_se1_l1_mirb,
                qup1_se1_l2, qup1_se1_l3_mira, qup1_se1_l3_mirb, qup1_se2_l0,
                qup1_se2_l1, qup1_se2_l2, qup1_se2_l3, qup1_se3_l0, qup1_se3_l1,
                qup1_se3_l2, qup1_se3_l3, qup1_se4_l0, qup1_se4_l1, qup1_se4_l2,
                qup1_se4_l3, qup1_se4_l4, qup1_se4_l5, qup1_se4_l6, qup1_se5_l0,
                qup1_se5_l1, qup1_se5_l2, qup1_se5_l3, qup1_se6_l0, qup1_se6_l1,
                qup1_se6_l2_mira, qup1_se6_l2_mirb, qup1_se6_l3_mira, qup1_se6_l3_mirb,
                resout_gpio_n, sd_write_protect, sdc1_clk, sdc1_cmd, sdc1_data,
                sdc1_rclk, sdc2_clk, sdc2_cmd, sdc2_data, sdc2_fb_clk, tb_trig_sdc1,
                tb_trig_sdc2, tgu_ch0_trigout, tgu_ch1_trigout, tmess_prng0,
                tmess_prng1, tmess_prng2, tmess_prng3, tsense_pwm1, tsense_pwm2,
                uim0_clk, uim0_data, uim0_present, uim0_reset, uim1_clk_mira,
                uim1_clk_mirb, uim1_data_mira, uim1_data_mirb, uim1_present_mira,
                uim1_present_mirb, uim1_reset_mira, uim1_reset_mirb, usb0_hs,
                vfr_0, vfr_1, vsense_trigger_mirnat ]


      bias-disable: true
      bias-pull-down: true
      bias-pull-up: true
      drive-strength: true
      input-enable: true
      output-high: true
      output-low: true

    required:
      - pins

    allOf:
      - $ref: "qcom,tlmm-common.yaml#/$defs/qcom-tlmm-state"
      - if:
          properties:
            pins:
              pattern: "^gpio([0-9]|[1-9][0-9]|1[0-9][0-9]|20[0-9])$"
        then:
          required:
            - function

    additionalProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    pinctrl@f100000 {
        compatible = "qcom,chora-tlmm";
        reg = <0xf100000 0xf00000>;
        gpio-controller;
        #gpio-cells = <2>;
        gpio-ranges = <&tlmm 0 0 152>;
        interrupt-controller;
        #interrupt-cells = <2>;
        interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;

        gpio-wo-state {
            pins = "gpio1";
            function = "gpio";
        };

        uart-w-state {
            rx-pins {
                pins = "gpio26";
                function = "qup1_se7_l0";
                bias-pull-up;
            };

            tx-pins {
                pins = "gpio27";
                function = "qup1_se7_l1";
                bias-disable;
            };
        };
    };
...
