<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed May 23 16:55:00 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     Timer_60s
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_in_c]
            1252 items scored, 1162 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.937ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt_111__i1  (from clk_in_c +)
   Destination:    FD1P3IX    CD             cnt_111__i0  (to clk_in_c +)

   Delay:                  12.777ns  (30.5% logic, 69.5% route), 8 logic levels.

 Constraint Details:

     12.777ns data_path cnt_111__i1 to cnt_111__i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 7.937ns

 Path Details: cnt_111__i1 to cnt_111__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_111__i1 (from clk_in_c)
Route         2   e 1.198                                  cnt[1]
LUT4        ---     0.493              A to Z              i2_3_lut
Route         2   e 1.141                                  n1138
LUT4        ---     0.493              B to Z              i3_4_lut_adj_3
Route         1   e 0.941                                  n1149
LUT4        ---     0.493              A to Z              i144_4_lut
Route         1   e 0.941                                  n22
LUT4        ---     0.493              D to Z              i1_4_lut
Route         1   e 0.941                                  n1137
LUT4        ---     0.493              A to Z              i3_4_lut
Route         1   e 0.941                                  n1017
LUT4        ---     0.493              C to Z              i2_4_lut
Route         1   e 0.941                                  n1016
LUT4        ---     0.493              D to Z              \Debounce_uut/i379_4_lut_4_lut
Route        24   e 1.838                                  n612
                  --------
                   12.777  (30.5% logic, 69.5% route), 8 logic levels.


Error:  The following path violates requirements by 7.937ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt_111__i1  (from clk_in_c +)
   Destination:    FD1P3IX    CD             cnt_111__i10  (to clk_in_c +)

   Delay:                  12.777ns  (30.5% logic, 69.5% route), 8 logic levels.

 Constraint Details:

     12.777ns data_path cnt_111__i1 to cnt_111__i10 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 7.937ns

 Path Details: cnt_111__i1 to cnt_111__i10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_111__i1 (from clk_in_c)
Route         2   e 1.198                                  cnt[1]
LUT4        ---     0.493              A to Z              i2_3_lut
Route         2   e 1.141                                  n1138
LUT4        ---     0.493              B to Z              i3_4_lut_adj_3
Route         1   e 0.941                                  n1149
LUT4        ---     0.493              A to Z              i144_4_lut
Route         1   e 0.941                                  n22
LUT4        ---     0.493              D to Z              i1_4_lut
Route         1   e 0.941                                  n1137
LUT4        ---     0.493              A to Z              i3_4_lut
Route         1   e 0.941                                  n1017
LUT4        ---     0.493              C to Z              i2_4_lut
Route         1   e 0.941                                  n1016
LUT4        ---     0.493              D to Z              \Debounce_uut/i379_4_lut_4_lut
Route        24   e 1.838                                  n612
                  --------
                   12.777  (30.5% logic, 69.5% route), 8 logic levels.


Error:  The following path violates requirements by 7.937ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt_111__i1  (from clk_in_c +)
   Destination:    FD1P3IX    CD             cnt_111__i21  (to clk_in_c +)

   Delay:                  12.777ns  (30.5% logic, 69.5% route), 8 logic levels.

 Constraint Details:

     12.777ns data_path cnt_111__i1 to cnt_111__i21 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 7.937ns

 Path Details: cnt_111__i1 to cnt_111__i21

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_111__i1 (from clk_in_c)
Route         2   e 1.198                                  cnt[1]
LUT4        ---     0.493              A to Z              i2_3_lut
Route         2   e 1.141                                  n1138
LUT4        ---     0.493              B to Z              i3_4_lut_adj_3
Route         1   e 0.941                                  n1149
LUT4        ---     0.493              A to Z              i144_4_lut
Route         1   e 0.941                                  n22
LUT4        ---     0.493              D to Z              i1_4_lut
Route         1   e 0.941                                  n1137
LUT4        ---     0.493              A to Z              i3_4_lut
Route         1   e 0.941                                  n1017
LUT4        ---     0.493              C to Z              i2_4_lut
Route         1   e 0.941                                  n1016
LUT4        ---     0.493              D to Z              \Debounce_uut/i379_4_lut_4_lut
Route        24   e 1.838                                  n612
                  --------
                   12.777  (30.5% logic, 69.5% route), 8 logic levels.

Warning: 12.937 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_in_c]                |     5.000 ns|    12.937 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n612                                    |      24|     528|     45.44%
                                        |        |        |
n1016                                   |       1|     528|     45.44%
                                        |        |        |
n1017                                   |       1|     456|     39.24%
                                        |        |        |
n1137                                   |       1|     384|     33.05%
                                        |        |        |
clk_in_c_enable_27                      |       4|     336|     28.92%
                                        |        |        |
clk_in_c_enable_15                      |       9|     278|     23.92%
                                        |        |        |
n22                                     |       1|     264|     22.72%
                                        |        |        |
n1218                                   |       2|     204|     17.56%
                                        |        |        |
n1149                                   |       1|     192|     16.52%
                                        |        |        |
n9                                      |       1|     136|     11.70%
                                        |        |        |
n1172                                   |       2|     136|     11.70%
                                        |        |        |
n1135                                   |       2|     123|     10.59%
                                        |        |        |
n1138                                   |       2|     123|     10.59%
                                        |        |        |
n1148                                   |       2|     123|     10.59%
                                        |        |        |
clk_in_c_enable_29                      |       5|     120|     10.33%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1162  Score: 4239989

Constraints cover  1696 paths, 160 nets, and 386 connections (81.3% coverage)


Peak memory: 62406656 bytes, TRCE: 2088960 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
