{"version":3,"sources":["webpack:///path---tags-vhdl-fpga-dsp-7d96f7dad28b85ad3df8.js","webpack:///./.cache/json/tags-vhdl-fpga-dsp.json"],"names":["webpackJsonp","473","module","exports","data","allMarkdownRemark","totalCount","edges","node","fields","slug","excerpt","timeToRead","frontmatter","title","tags","cover","date","pathContext","tag"],"mappings":"AAAAA,cAAc,iBAERC,IACA,SAAUC,EAAQC,GCHxBD,EAAAC,SAAkBC,MAAQC,mBAAqBC,WAAA,EAAAC,QAAyBC,MAAQC,QAAUC,KAAA,8BAAoCC,QAAA,+IAAAC,WAAA,GAAAC,aAAyLC,MAAA,4BAAAC,MAAA,iBAAAC,MAAA,0BAAAC,KAAA,uBAA6HT,MAAQC,QAAUC,KAAA,2BAAiCC,QAAA,2IAAAC,WAAA,EAAAC,aAAoLC,MAAA,uBAAAC,MAAA,iBAAAC,MAAA,kBAAAC,KAAA,yBAAiHC,aAAgBC,IAAA","file":"path---tags-vhdl-fpga-dsp-7d96f7dad28b85ad3df8.js","sourcesContent":["webpackJsonp([127133139012176],{\n\n/***/ 473:\n/***/ (function(module, exports) {\n\n\tmodule.exports = {\"data\":{\"allMarkdownRemark\":{\"totalCount\":2,\"edges\":[{\"node\":{\"fields\":{\"slug\":\"/vhdl-sine-wave-oscillator\"},\"excerpt\":\"Table of Contents Phase step Theory Design time constants Run time parameters VHDL Design Interface Architecture Testing Testing phase step…\",\"timeToRead\":11,\"frontmatter\":{\"title\":\"VHDL sine wave oscillator\",\"tags\":[\"VHDL FPGA DSP\"],\"cover\":\"/logos/sine-article.jpg\",\"date\":\"2018-09-22 22:00\"}}},{\"node\":{\"fields\":{\"slug\":\"/vhdl-i-2-s-transmitter\"},\"excerpt\":\"Table of Contents I2S parameters i2s interface Generation of the clocks Clock dividing Counters Generation of the SDIN signal Top level…\",\"timeToRead\":8,\"frontmatter\":{\"title\":\"VHDL i2s transmitter\",\"tags\":[\"VHDL FPGA DSP\"],\"cover\":\"/logos/wave.jpg\",\"date\":\"2018-09-14 22:00\"}}}]}},\"pathContext\":{\"tag\":\"VHDL FPGA DSP\"}}\n\n/***/ })\n\n});\n\n\n// WEBPACK FOOTER //\n// path---tags-vhdl-fpga-dsp-7d96f7dad28b85ad3df8.js","module.exports = {\"data\":{\"allMarkdownRemark\":{\"totalCount\":2,\"edges\":[{\"node\":{\"fields\":{\"slug\":\"/vhdl-sine-wave-oscillator\"},\"excerpt\":\"Table of Contents Phase step Theory Design time constants Run time parameters VHDL Design Interface Architecture Testing Testing phase step…\",\"timeToRead\":11,\"frontmatter\":{\"title\":\"VHDL sine wave oscillator\",\"tags\":[\"VHDL FPGA DSP\"],\"cover\":\"/logos/sine-article.jpg\",\"date\":\"2018-09-22 22:00\"}}},{\"node\":{\"fields\":{\"slug\":\"/vhdl-i-2-s-transmitter\"},\"excerpt\":\"Table of Contents I2S parameters i2s interface Generation of the clocks Clock dividing Counters Generation of the SDIN signal Top level…\",\"timeToRead\":8,\"frontmatter\":{\"title\":\"VHDL i2s transmitter\",\"tags\":[\"VHDL FPGA DSP\"],\"cover\":\"/logos/wave.jpg\",\"date\":\"2018-09-14 22:00\"}}}]}},\"pathContext\":{\"tag\":\"VHDL FPGA DSP\"}}\n\n\n//////////////////\n// WEBPACK FOOTER\n// ./~/json-loader!./.cache/json/tags-vhdl-fpga-dsp.json\n// module id = 473\n// module chunks = 127133139012176"],"sourceRoot":""}