<profile>

<section name = "Vivado HLS Report for 'dense_out'" level="0">
<item name = "Date">Sun Aug 11 14:02:21 2024
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">cnn_ap_lp</item>
<item name = "Solution">OPT_AP_LP_0</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 18.460, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">176, 176, 176, 176, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_soft_max_fu_438">soft_max, 64, 64, 64, 64, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Dense_Loop">110, 110, 11, -, -, 10, no</column>
<column name=" + Flat_Loop">7, 7, 4, 2, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 10, -, -, -</column>
<column name="Expression">-, -, 0, 390, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 2, 1766, 1745, -</column>
<column name="Memory">4, -, 8, 2, 0</column>
<column name="Multiplexer">-, -, -, 263, -</column>
<column name="Register">-, -, 232, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 5, 1, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_soft_max_fu_438">soft_max, 0, 2, 1766, 1745, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="cnn_mac_muladd_13ckv_U2346">cnn_mac_muladd_13ckv, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_13ckv_U2347">cnn_mac_muladd_13ckv, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_13ckv_U2348">cnn_mac_muladd_13ckv, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_13ckv_U2349">cnn_mac_muladd_13ckv, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_13ckv_U2350">cnn_mac_muladd_13ckv, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_13ckv_U2351">cnn_mac_muladd_13ckv, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_13ckv_U2352">cnn_mac_muladd_13ckv, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_13ckv_U2353">cnn_mac_muladd_13ckv, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_13ckv_U2354">cnn_mac_muladd_13ckv, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_13ckv_U2355">cnn_mac_muladd_13ckv, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dense_array_V_U">dense_out_dense_acjv, 1, 0, 0, 0, 10, 14, 1, 140</column>
<column name="dense_out_weights_V_U">dense_out_dense_ochv, 3, 0, 0, 0, 300, 9, 1, 2700</column>
<column name="dense_out_bias_V_U">dense_out_dense_ociv, 0, 8, 2, 0, 10, 8, 1, 80</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1116_10_fu_777_p2">+, 0, 0, 8, 10, 10</column>
<column name="add_ln1116_11_fu_783_p2">+, 0, 0, 8, 10, 10</column>
<column name="add_ln1116_12_fu_822_p2">+, 0, 0, 8, 10, 10</column>
<column name="add_ln1116_13_fu_828_p2">+, 0, 0, 8, 10, 10</column>
<column name="add_ln1116_14_fu_867_p2">+, 0, 0, 8, 10, 10</column>
<column name="add_ln1116_15_fu_873_p2">+, 0, 0, 8, 10, 10</column>
<column name="add_ln1116_16_fu_912_p2">+, 0, 0, 8, 10, 10</column>
<column name="add_ln1116_17_fu_918_p2">+, 0, 0, 8, 10, 10</column>
<column name="add_ln1116_18_fu_957_p2">+, 0, 0, 8, 10, 10</column>
<column name="add_ln1116_19_fu_963_p2">+, 0, 0, 8, 10, 10</column>
<column name="add_ln1116_1_fu_535_p2">+, 0, 0, 8, 9, 9</column>
<column name="add_ln1116_2_fu_582_p2">+, 0, 0, 8, 9, 9</column>
<column name="add_ln1116_3_fu_588_p2">+, 0, 0, 8, 9, 9</column>
<column name="add_ln1116_4_fu_628_p2">+, 0, 0, 8, 9, 9</column>
<column name="add_ln1116_5_fu_634_p2">+, 0, 0, 8, 9, 9</column>
<column name="add_ln1116_6_fu_674_p2">+, 0, 0, 8, 10, 10</column>
<column name="add_ln1116_7_fu_680_p2">+, 0, 0, 8, 10, 10</column>
<column name="add_ln1116_8_fu_726_p2">+, 0, 0, 8, 10, 10</column>
<column name="add_ln1116_9_fu_732_p2">+, 0, 0, 8, 10, 10</column>
<column name="add_ln1116_fu_529_p2">+, 0, 0, 8, 9, 9</column>
<column name="add_ln46_10_fu_985_p2">+, 0, 0, 12, 3, 2</column>
<column name="add_ln46_11_fu_991_p2">+, 0, 0, 12, 3, 2</column>
<column name="add_ln46_1_fu_644_p2">+, 0, 0, 15, 6, 2</column>
<column name="add_ln46_2_fu_696_p2">+, 0, 0, 15, 6, 3</column>
<column name="add_ln46_3_fu_748_p2">+, 0, 0, 15, 6, 3</column>
<column name="add_ln46_4_fu_793_p2">+, 0, 0, 15, 6, 3</column>
<column name="add_ln46_5_fu_838_p2">+, 0, 0, 15, 6, 3</column>
<column name="add_ln46_6_fu_883_p2">+, 0, 0, 15, 6, 4</column>
<column name="add_ln46_7_fu_928_p2">+, 0, 0, 15, 6, 4</column>
<column name="add_ln46_8_fu_973_p2">+, 0, 0, 15, 5, 4</column>
<column name="add_ln46_9_fu_979_p2">+, 0, 0, 12, 3, 2</column>
<column name="add_ln46_fu_598_p2">+, 0, 0, 15, 5, 2</column>
<column name="d_fu_477_p2">+, 0, 0, 13, 4, 1</column>
<column name="dense_array_V_d0">+, 0, 0, 19, 14, 14</column>
<column name="icmp_ln41_fu_471_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln46_fu_495_p2">icmp, 0, 0, 11, 5, 3</column>
<column name="or_ln46_fu_552_p2">or, 0, 0, 5, 5, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_f_0_0_phi_fu_430_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_indvars_iv14_phi_fu_406_p4">9, 2, 3, 6</column>
<column name="ap_phi_mux_indvars_iv22_phi_fu_394_p4">9, 2, 3, 6</column>
<column name="ap_phi_mux_indvars_iv34_phi_fu_382_p4">9, 2, 3, 6</column>
<column name="d_0_reg_367">9, 2, 4, 8</column>
<column name="dense_array_V_address0">15, 3, 4, 12</column>
<column name="dense_array_V_ce0">15, 3, 1, 3</column>
<column name="dense_array_V_ce1">9, 2, 1, 2</column>
<column name="dense_array_V_we1">9, 2, 1, 2</column>
<column name="dense_out_weights_V_address0">15, 3, 9, 27</column>
<column name="dense_out_weights_V_address1">15, 3, 9, 27</column>
<column name="dense_out_weights_V_address2">15, 3, 9, 27</column>
<column name="dense_out_weights_V_address3">15, 3, 9, 27</column>
<column name="dense_out_weights_V_address4">15, 3, 9, 27</column>
<column name="f_0_0_reg_426">9, 2, 5, 10</column>
<column name="indvars_iv14_reg_402">9, 2, 3, 6</column>
<column name="indvars_iv22_reg_390">9, 2, 3, 6</column>
<column name="indvars_iv34_reg_378">9, 2, 3, 6</column>
<column name="p_Val2_0_reg_414">9, 2, 14, 28</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln46_10_reg_1523">3, 0, 3, 0</column>
<column name="add_ln46_11_reg_1528">3, 0, 3, 0</column>
<column name="add_ln46_8_reg_1513">5, 0, 5, 0</column>
<column name="add_ln46_9_reg_1518">3, 0, 3, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="d_0_reg_367">4, 0, 4, 0</column>
<column name="d_reg_1344">4, 0, 4, 0</column>
<column name="dense_2_out_0_V_loa_1_reg_1483">13, 0, 13, 0</column>
<column name="dense_2_out_0_V_loa_reg_1453">13, 0, 13, 0</column>
<column name="dense_2_out_1_V_loa_1_reg_1493">13, 0, 13, 0</column>
<column name="dense_2_out_1_V_loa_reg_1458">13, 0, 13, 0</column>
<column name="dense_2_out_2_V_loa_reg_1463">13, 0, 13, 0</column>
<column name="dense_2_out_3_V_loa_reg_1468">13, 0, 13, 0</column>
<column name="dense_2_out_4_V_loa_reg_1473">13, 0, 13, 0</column>
<column name="f_0_0_cast1_reg_1377">5, 0, 6, 1</column>
<column name="f_0_0_reg_426">5, 0, 5, 0</column>
<column name="grp_soft_max_fu_438_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln46_reg_1373">1, 0, 1, 0</column>
<column name="icmp_ln46_reg_1373_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvars_iv14_reg_402">3, 0, 3, 0</column>
<column name="indvars_iv22_reg_390">3, 0, 3, 0</column>
<column name="indvars_iv34_reg_378">3, 0, 3, 0</column>
<column name="p_Val2_0_reg_414">14, 0, 14, 0</column>
<column name="reg_451">9, 0, 9, 0</column>
<column name="reg_455">9, 0, 9, 0</column>
<column name="reg_459">9, 0, 9, 0</column>
<column name="reg_463">9, 0, 9, 0</column>
<column name="reg_467">9, 0, 9, 0</column>
<column name="tmp_73_reg_1533">14, 0, 14, 0</column>
<column name="zext_ln1117_2_reg_1436">3, 0, 64, 61</column>
<column name="zext_ln46_1_reg_1366">4, 0, 9, 5</column>
<column name="zext_ln46_reg_1355">4, 0, 10, 6</column>
<column name="zext_ln48_reg_1349">4, 0, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense_out, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense_out, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense_out, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense_out, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense_out, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense_out, return value</column>
<column name="dense_2_out_0_V_address0">out, 3, ap_memory, dense_2_out_0_V, array</column>
<column name="dense_2_out_0_V_ce0">out, 1, ap_memory, dense_2_out_0_V, array</column>
<column name="dense_2_out_0_V_q0">in, 13, ap_memory, dense_2_out_0_V, array</column>
<column name="dense_2_out_0_V_address1">out, 3, ap_memory, dense_2_out_0_V, array</column>
<column name="dense_2_out_0_V_ce1">out, 1, ap_memory, dense_2_out_0_V, array</column>
<column name="dense_2_out_0_V_q1">in, 13, ap_memory, dense_2_out_0_V, array</column>
<column name="dense_2_out_1_V_address0">out, 3, ap_memory, dense_2_out_1_V, array</column>
<column name="dense_2_out_1_V_ce0">out, 1, ap_memory, dense_2_out_1_V, array</column>
<column name="dense_2_out_1_V_q0">in, 13, ap_memory, dense_2_out_1_V, array</column>
<column name="dense_2_out_1_V_address1">out, 3, ap_memory, dense_2_out_1_V, array</column>
<column name="dense_2_out_1_V_ce1">out, 1, ap_memory, dense_2_out_1_V, array</column>
<column name="dense_2_out_1_V_q1">in, 13, ap_memory, dense_2_out_1_V, array</column>
<column name="dense_2_out_2_V_address0">out, 3, ap_memory, dense_2_out_2_V, array</column>
<column name="dense_2_out_2_V_ce0">out, 1, ap_memory, dense_2_out_2_V, array</column>
<column name="dense_2_out_2_V_q0">in, 13, ap_memory, dense_2_out_2_V, array</column>
<column name="dense_2_out_2_V_address1">out, 3, ap_memory, dense_2_out_2_V, array</column>
<column name="dense_2_out_2_V_ce1">out, 1, ap_memory, dense_2_out_2_V, array</column>
<column name="dense_2_out_2_V_q1">in, 13, ap_memory, dense_2_out_2_V, array</column>
<column name="dense_2_out_3_V_address0">out, 3, ap_memory, dense_2_out_3_V, array</column>
<column name="dense_2_out_3_V_ce0">out, 1, ap_memory, dense_2_out_3_V, array</column>
<column name="dense_2_out_3_V_q0">in, 13, ap_memory, dense_2_out_3_V, array</column>
<column name="dense_2_out_3_V_address1">out, 3, ap_memory, dense_2_out_3_V, array</column>
<column name="dense_2_out_3_V_ce1">out, 1, ap_memory, dense_2_out_3_V, array</column>
<column name="dense_2_out_3_V_q1">in, 13, ap_memory, dense_2_out_3_V, array</column>
<column name="dense_2_out_4_V_address0">out, 3, ap_memory, dense_2_out_4_V, array</column>
<column name="dense_2_out_4_V_ce0">out, 1, ap_memory, dense_2_out_4_V, array</column>
<column name="dense_2_out_4_V_q0">in, 13, ap_memory, dense_2_out_4_V, array</column>
<column name="dense_2_out_4_V_address1">out, 3, ap_memory, dense_2_out_4_V, array</column>
<column name="dense_2_out_4_V_ce1">out, 1, ap_memory, dense_2_out_4_V, array</column>
<column name="dense_2_out_4_V_q1">in, 13, ap_memory, dense_2_out_4_V, array</column>
<column name="prediction_V_address0">out, 4, ap_memory, prediction_V, array</column>
<column name="prediction_V_ce0">out, 1, ap_memory, prediction_V, array</column>
<column name="prediction_V_we0">out, 1, ap_memory, prediction_V, array</column>
<column name="prediction_V_d0">out, 14, ap_memory, prediction_V, array</column>
</table>
</item>
</section>
</profile>
