<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › dma › ioat › dma_v3.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dma_v3.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is provided under a dual BSD/GPLv2 license.  When using or</span>
<span class="cm"> * redistributing this file, you may do so under either license.</span>
<span class="cm"> *</span>
<span class="cm"> * GPL LICENSE SUMMARY</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2004 - 2009 Intel Corporation. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> *</span>
<span class="cm"> * The full GNU General Public License is included in this distribution in</span>
<span class="cm"> * the file called &quot;COPYING&quot;.</span>
<span class="cm"> *</span>
<span class="cm"> * BSD LICENSE</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2004-2009 Intel Corporation. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Redistribution and use in source and binary forms, with or without</span>
<span class="cm"> * modification, are permitted provided that the following conditions are met:</span>
<span class="cm"> *</span>
<span class="cm"> *   * Redistributions of source code must retain the above copyright</span>
<span class="cm"> *     notice, this list of conditions and the following disclaimer.</span>
<span class="cm"> *   * Redistributions in binary form must reproduce the above copyright</span>
<span class="cm"> *     notice, this list of conditions and the following disclaimer in</span>
<span class="cm"> *     the documentation and/or other materials provided with the</span>
<span class="cm"> *     distribution.</span>
<span class="cm"> *   * Neither the name of Intel Corporation nor the names of its</span>
<span class="cm"> *     contributors may be used to endorse or promote products derived</span>
<span class="cm"> *     from this software without specific prior written permission.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span>
<span class="cm"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span>
<span class="cm"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<span class="cm"> * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</span>
<span class="cm"> * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<span class="cm"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<span class="cm"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span>
<span class="cm"> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span>
<span class="cm"> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span>
<span class="cm"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span>
<span class="cm"> * POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Support routines for v3+ hardware</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/gfp.h&gt;</span>
<span class="cp">#include &lt;linux/dmaengine.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/prefetch.h&gt;</span>
<span class="cp">#include &quot;../dmaengine.h&quot;</span>
<span class="cp">#include &quot;registers.h&quot;</span>
<span class="cp">#include &quot;hw.h&quot;</span>
<span class="cp">#include &quot;dma.h&quot;</span>
<span class="cp">#include &quot;dma_v2.h&quot;</span>

<span class="cm">/* ioat hardware assumes at least two sources for raid operations */</span>
<span class="cp">#define src_cnt_to_sw(x) ((x) + 2)</span>
<span class="cp">#define src_cnt_to_hw(x) ((x) - 2)</span>

<span class="cm">/* provide a lookup table for setting the source address in the base or</span>
<span class="cm"> * extended descriptor of an xor or pq descriptor</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">xor_idx_to_desc</span> <span class="o">=</span> <span class="mh">0xe0</span><span class="p">;</span>
<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">xor_idx_to_field</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">pq_idx_to_desc</span> <span class="o">=</span> <span class="mh">0xf8</span><span class="p">;</span>
<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">pq_idx_to_field</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span> <span class="p">};</span>

<span class="k">static</span> <span class="n">dma_addr_t</span> <span class="nf">xor_get_src</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="n">descs</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="n">raw</span> <span class="o">=</span> <span class="n">descs</span><span class="p">[</span><span class="n">xor_idx_to_desc</span> <span class="o">&gt;&gt;</span> <span class="n">idx</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">];</span>

	<span class="k">return</span> <span class="n">raw</span><span class="o">-&gt;</span><span class="n">field</span><span class="p">[</span><span class="n">xor_idx_to_field</span><span class="p">[</span><span class="n">idx</span><span class="p">]];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xor_set_src</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="n">descs</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
			<span class="n">dma_addr_t</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="n">raw</span> <span class="o">=</span> <span class="n">descs</span><span class="p">[</span><span class="n">xor_idx_to_desc</span> <span class="o">&gt;&gt;</span> <span class="n">idx</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">];</span>

	<span class="n">raw</span><span class="o">-&gt;</span><span class="n">field</span><span class="p">[</span><span class="n">xor_idx_to_field</span><span class="p">[</span><span class="n">idx</span><span class="p">]]</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">dma_addr_t</span> <span class="nf">pq_get_src</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="n">descs</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="n">raw</span> <span class="o">=</span> <span class="n">descs</span><span class="p">[</span><span class="n">pq_idx_to_desc</span> <span class="o">&gt;&gt;</span> <span class="n">idx</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">];</span>

	<span class="k">return</span> <span class="n">raw</span><span class="o">-&gt;</span><span class="n">field</span><span class="p">[</span><span class="n">pq_idx_to_field</span><span class="p">[</span><span class="n">idx</span><span class="p">]];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pq_set_src</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="n">descs</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		       <span class="n">dma_addr_t</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u8</span> <span class="n">coef</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ioat_pq_descriptor</span> <span class="o">*</span><span class="n">pq</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ioat_pq_descriptor</span> <span class="o">*</span><span class="p">)</span> <span class="n">descs</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="n">raw</span> <span class="o">=</span> <span class="n">descs</span><span class="p">[</span><span class="n">pq_idx_to_desc</span> <span class="o">&gt;&gt;</span> <span class="n">idx</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">];</span>

	<span class="n">raw</span><span class="o">-&gt;</span><span class="n">field</span><span class="p">[</span><span class="n">pq_idx_to_field</span><span class="p">[</span><span class="n">idx</span><span class="p">]]</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">pq</span><span class="o">-&gt;</span><span class="n">coef</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">coef</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ioat3_dma_unmap</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioat2_dma_chan</span> <span class="o">*</span><span class="n">ioat</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">ioat_ring_ent</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ioat_chan_common</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ioat</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">len</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">len</span> <span class="o">-</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">tx</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dma_ctrl_flags</span> <span class="n">flags</span> <span class="o">=</span> <span class="n">tx</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">op</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IOAT_OP_COPY</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">null</span><span class="p">)</span> <span class="cm">/* skip &#39;interrupt&#39; ops */</span>
			<span class="n">ioat_dma_unmap</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IOAT_OP_FILL</span>: <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ioat_fill_descriptor</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">fill</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_COMPL_SKIP_DEST_UNMAP</span><span class="p">))</span>
			<span class="n">ioat_unmap</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">dst_addr</span> <span class="o">-</span> <span class="n">offset</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span>
				   <span class="n">PCI_DMA_FROMDEVICE</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">IOAT_OP_XOR_VAL</span>:
	<span class="k">case</span> <span class="n">IOAT_OP_XOR</span>: <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ioat_xor_descriptor</span> <span class="o">*</span><span class="n">xor</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">xor</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">ioat_ring_ent</span> <span class="o">*</span><span class="n">ext</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">ioat_xor_ext_descriptor</span> <span class="o">*</span><span class="n">xor_ex</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">src_cnt</span> <span class="o">=</span> <span class="n">src_cnt_to_sw</span><span class="p">(</span><span class="n">xor</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">src_cnt</span><span class="p">);</span>
		<span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="n">descs</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">src_cnt</span> <span class="o">&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ext</span> <span class="o">=</span> <span class="n">ioat2_get_ring_ent</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">xor_ex</span> <span class="o">=</span> <span class="n">ext</span><span class="o">-&gt;</span><span class="n">xor_ex</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_COMPL_SKIP_SRC_UNMAP</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">descs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="p">)</span> <span class="n">xor</span><span class="p">;</span>
			<span class="n">descs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="p">)</span> <span class="n">xor_ex</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">src_cnt</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dma_addr_t</span> <span class="n">src</span> <span class="o">=</span> <span class="n">xor_get_src</span><span class="p">(</span><span class="n">descs</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

				<span class="n">ioat_unmap</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">src</span> <span class="o">-</span> <span class="n">offset</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span>
					   <span class="n">PCI_DMA_TODEVICE</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="cm">/* dest is a source in xor validate operations */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">xor</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">op</span> <span class="o">==</span> <span class="n">IOAT_OP_XOR_VAL</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ioat_unmap</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">xor</span><span class="o">-&gt;</span><span class="n">dst_addr</span> <span class="o">-</span> <span class="n">offset</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span>
					   <span class="n">PCI_DMA_TODEVICE</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_COMPL_SKIP_DEST_UNMAP</span><span class="p">))</span>
			<span class="n">ioat_unmap</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">xor</span><span class="o">-&gt;</span><span class="n">dst_addr</span> <span class="o">-</span> <span class="n">offset</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span>
				   <span class="n">PCI_DMA_FROMDEVICE</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">IOAT_OP_PQ_VAL</span>:
	<span class="k">case</span> <span class="n">IOAT_OP_PQ</span>: <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ioat_pq_descriptor</span> <span class="o">*</span><span class="n">pq</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">pq</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">ioat_ring_ent</span> <span class="o">*</span><span class="n">ext</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">ioat_pq_ext_descriptor</span> <span class="o">*</span><span class="n">pq_ex</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">src_cnt</span> <span class="o">=</span> <span class="n">src_cnt_to_sw</span><span class="p">(</span><span class="n">pq</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">src_cnt</span><span class="p">);</span>
		<span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="n">descs</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">src_cnt</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ext</span> <span class="o">=</span> <span class="n">ioat2_get_ring_ent</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">pq_ex</span> <span class="o">=</span> <span class="n">ext</span><span class="o">-&gt;</span><span class="n">pq_ex</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* in the &#39;continue&#39; case don&#39;t unmap the dests as sources */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dmaf_p_disabled_continue</span><span class="p">(</span><span class="n">flags</span><span class="p">))</span>
			<span class="n">src_cnt</span><span class="o">--</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dmaf_continue</span><span class="p">(</span><span class="n">flags</span><span class="p">))</span>
			<span class="n">src_cnt</span> <span class="o">-=</span> <span class="mi">3</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_COMPL_SKIP_SRC_UNMAP</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">descs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="p">)</span> <span class="n">pq</span><span class="p">;</span>
			<span class="n">descs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="p">)</span> <span class="n">pq_ex</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">src_cnt</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dma_addr_t</span> <span class="n">src</span> <span class="o">=</span> <span class="n">pq_get_src</span><span class="p">(</span><span class="n">descs</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

				<span class="n">ioat_unmap</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">src</span> <span class="o">-</span> <span class="n">offset</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span>
					   <span class="n">PCI_DMA_TODEVICE</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="cm">/* the dests are sources in pq validate operations */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">pq</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">op</span> <span class="o">==</span> <span class="n">IOAT_OP_XOR_VAL</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_PQ_DISABLE_P</span><span class="p">))</span>
					<span class="n">ioat_unmap</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pq</span><span class="o">-&gt;</span><span class="n">p_addr</span> <span class="o">-</span> <span class="n">offset</span><span class="p">,</span>
						   <span class="n">len</span><span class="p">,</span> <span class="n">PCI_DMA_TODEVICE</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_PQ_DISABLE_Q</span><span class="p">))</span>
					<span class="n">ioat_unmap</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pq</span><span class="o">-&gt;</span><span class="n">q_addr</span> <span class="o">-</span> <span class="n">offset</span><span class="p">,</span>
						   <span class="n">len</span><span class="p">,</span> <span class="n">PCI_DMA_TODEVICE</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_COMPL_SKIP_DEST_UNMAP</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_PQ_DISABLE_P</span><span class="p">))</span>
				<span class="n">ioat_unmap</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pq</span><span class="o">-&gt;</span><span class="n">p_addr</span> <span class="o">-</span> <span class="n">offset</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span>
					   <span class="n">PCI_DMA_BIDIRECTIONAL</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_PQ_DISABLE_Q</span><span class="p">))</span>
				<span class="n">ioat_unmap</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pq</span><span class="o">-&gt;</span><span class="n">q_addr</span> <span class="o">-</span> <span class="n">offset</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span>
					   <span class="n">PCI_DMA_BIDIRECTIONAL</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="nl">default:</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: unknown op type: %#x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">__func__</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">op</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">desc_has_ext</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioat_ring_ent</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ioat_dma_descriptor</span> <span class="o">*</span><span class="n">hw</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">op</span> <span class="o">==</span> <span class="n">IOAT_OP_XOR</span> <span class="o">||</span>
	    <span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">op</span> <span class="o">==</span> <span class="n">IOAT_OP_XOR_VAL</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ioat_xor_descriptor</span> <span class="o">*</span><span class="n">xor</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">xor</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">src_cnt_to_sw</span><span class="p">(</span><span class="n">xor</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">src_cnt</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">5</span><span class="p">)</span>
			<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">op</span> <span class="o">==</span> <span class="n">IOAT_OP_PQ</span> <span class="o">||</span>
		   <span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">op</span> <span class="o">==</span> <span class="n">IOAT_OP_PQ_VAL</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ioat_pq_descriptor</span> <span class="o">*</span><span class="n">pq</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">pq</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">src_cnt_to_sw</span><span class="p">(</span><span class="n">pq</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">src_cnt</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span>
			<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * __cleanup - reclaim used descriptors</span>
<span class="cm"> * @ioat: channel (ring) to clean</span>
<span class="cm"> *</span>
<span class="cm"> * The difference from the dma_v2.c __cleanup() is that this routine</span>
<span class="cm"> * handles extended descriptors and dma-unmapping raid operations.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">__cleanup</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioat2_dma_chan</span> <span class="o">*</span><span class="n">ioat</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">phys_complete</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ioat_chan_common</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ioat</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioat_ring_ent</span> <span class="o">*</span><span class="n">desc</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">seen_current</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">ioat</span><span class="o">-&gt;</span><span class="n">tail</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">active</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">to_dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;%s: head: %#x tail: %#x issued: %#x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">__func__</span><span class="p">,</span> <span class="n">ioat</span><span class="o">-&gt;</span><span class="n">head</span><span class="p">,</span> <span class="n">ioat</span><span class="o">-&gt;</span><span class="n">tail</span><span class="p">,</span> <span class="n">ioat</span><span class="o">-&gt;</span><span class="n">issued</span><span class="p">);</span>

	<span class="n">active</span> <span class="o">=</span> <span class="n">ioat2_ring_active</span><span class="p">(</span><span class="n">ioat</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">active</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">seen_current</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">tx</span><span class="p">;</span>

		<span class="n">smp_read_barrier_depends</span><span class="p">();</span>
		<span class="n">prefetch</span><span class="p">(</span><span class="n">ioat2_get_ring_ent</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">desc</span> <span class="o">=</span> <span class="n">ioat2_get_ring_ent</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">dump_desc_dbg</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
		<span class="n">tx</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tx</span><span class="o">-&gt;</span><span class="n">cookie</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dma_cookie_complete</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>
			<span class="n">ioat3_dma_unmap</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">desc</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">tx</span><span class="o">-&gt;</span><span class="n">callback</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">tx</span><span class="o">-&gt;</span><span class="n">callback</span><span class="p">(</span><span class="n">tx</span><span class="o">-&gt;</span><span class="n">callback_param</span><span class="p">);</span>
				<span class="n">tx</span><span class="o">-&gt;</span><span class="n">callback</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">tx</span><span class="o">-&gt;</span><span class="n">phys</span> <span class="o">==</span> <span class="n">phys_complete</span><span class="p">)</span>
			<span class="n">seen_current</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

		<span class="cm">/* skip extended descriptors */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">desc_has_ext</span><span class="p">(</span><span class="n">desc</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">BUG_ON</span><span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span> <span class="o">&gt;=</span> <span class="n">active</span><span class="p">);</span>
			<span class="n">i</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">smp_mb</span><span class="p">();</span> <span class="cm">/* finish all descriptor reads before incrementing tail */</span>
	<span class="n">ioat</span><span class="o">-&gt;</span><span class="n">tail</span> <span class="o">=</span> <span class="n">idx</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">active</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">seen_current</span><span class="p">);</span> <span class="cm">/* no active descs have written a completion? */</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">last_completion</span> <span class="o">=</span> <span class="n">phys_complete</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">active</span> <span class="o">-</span> <span class="n">i</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">to_dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;%s: cancel completion timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">__func__</span><span class="p">);</span>
		<span class="n">clear_bit</span><span class="p">(</span><span class="n">IOAT_COMPLETION_PENDING</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">);</span>
		<span class="n">mod_timer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">timer</span><span class="p">,</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">IDLE_TIMEOUT</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* 5 microsecond delay per pending descriptor */</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">min</span><span class="p">((</span><span class="mi">5</span> <span class="o">*</span> <span class="p">(</span><span class="n">active</span> <span class="o">-</span> <span class="n">i</span><span class="p">)),</span> <span class="n">IOAT_INTRDELAY_MASK</span><span class="p">),</span>
	       <span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">IOAT_INTRDELAY_OFFSET</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ioat3_cleanup</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioat2_dma_chan</span> <span class="o">*</span><span class="n">ioat</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ioat_chan_common</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ioat</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">phys_complete</span><span class="p">;</span>

	<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">cleanup_lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ioat_cleanup_preamble</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">phys_complete</span><span class="p">))</span>
		<span class="n">__cleanup</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">phys_complete</span><span class="p">);</span>
	<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">cleanup_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ioat3_cleanup_event</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ioat2_dma_chan</span> <span class="o">*</span><span class="n">ioat</span> <span class="o">=</span> <span class="n">to_ioat2_chan</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">data</span><span class="p">);</span>

	<span class="n">ioat3_cleanup</span><span class="p">(</span><span class="n">ioat</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">IOAT_CHANCTRL_RUN</span><span class="p">,</span> <span class="n">ioat</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">IOAT_CHANCTRL_OFFSET</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ioat3_restart_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioat2_dma_chan</span> <span class="o">*</span><span class="n">ioat</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ioat_chan_common</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ioat</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">phys_complete</span><span class="p">;</span>

	<span class="n">ioat2_quiesce</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ioat_cleanup_preamble</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">phys_complete</span><span class="p">))</span>
		<span class="n">__cleanup</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">phys_complete</span><span class="p">);</span>

	<span class="n">__ioat2_restart_chan</span><span class="p">(</span><span class="n">ioat</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ioat3_timer_event</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ioat2_dma_chan</span> <span class="o">*</span><span class="n">ioat</span> <span class="o">=</span> <span class="n">to_ioat2_chan</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">data</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ioat_chan_common</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ioat</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">IOAT_COMPLETION_PENDING</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dma_addr_t</span> <span class="n">phys_complete</span><span class="p">;</span>
		<span class="n">u64</span> <span class="n">status</span><span class="p">;</span>

		<span class="n">status</span> <span class="o">=</span> <span class="n">ioat_chansts</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

		<span class="cm">/* when halted due to errors check for channel</span>
<span class="cm">		 * programming errors before advancing the completion state</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">is_ioat_halted</span><span class="p">(</span><span class="n">status</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">chanerr</span><span class="p">;</span>

			<span class="n">chanerr</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">IOAT_CHANERR_OFFSET</span><span class="p">);</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">to_dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;%s: Channel halted (%x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">__func__</span><span class="p">,</span> <span class="n">chanerr</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">IOAT_RUN</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">))</span>
				<span class="n">BUG_ON</span><span class="p">(</span><span class="n">is_ioat_bug</span><span class="p">(</span><span class="n">chanerr</span><span class="p">));</span>
			<span class="k">else</span> <span class="cm">/* we never got off the ground */</span>
				<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* if we haven&#39;t made progress and we have already</span>
<span class="cm">		 * acknowledged a pending completion once, then be more</span>
<span class="cm">		 * forceful with a restart</span>
<span class="cm">		 */</span>
		<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">cleanup_lock</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ioat_cleanup_preamble</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">phys_complete</span><span class="p">))</span>
			<span class="n">__cleanup</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">phys_complete</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">IOAT_COMPLETION_ACK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ioat</span><span class="o">-&gt;</span><span class="n">prep_lock</span><span class="p">);</span>
			<span class="n">ioat3_restart_channel</span><span class="p">(</span><span class="n">ioat</span><span class="p">);</span>
			<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ioat</span><span class="o">-&gt;</span><span class="n">prep_lock</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">set_bit</span><span class="p">(</span><span class="n">IOAT_COMPLETION_ACK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">);</span>
			<span class="n">mod_timer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">timer</span><span class="p">,</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">COMPLETION_TIMEOUT</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">cleanup_lock</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">u16</span> <span class="n">active</span><span class="p">;</span>

		<span class="cm">/* if the ring is idle, empty, and oversized try to step</span>
<span class="cm">		 * down the size</span>
<span class="cm">		 */</span>
		<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">cleanup_lock</span><span class="p">);</span>
		<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ioat</span><span class="o">-&gt;</span><span class="n">prep_lock</span><span class="p">);</span>
		<span class="n">active</span> <span class="o">=</span> <span class="n">ioat2_ring_active</span><span class="p">(</span><span class="n">ioat</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">active</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">ioat</span><span class="o">-&gt;</span><span class="n">alloc_order</span> <span class="o">&gt;</span> <span class="n">ioat_get_alloc_order</span><span class="p">())</span>
			<span class="n">reshape_ring</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">ioat</span><span class="o">-&gt;</span><span class="n">alloc_order</span><span class="o">-</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ioat</span><span class="o">-&gt;</span><span class="n">prep_lock</span><span class="p">);</span>
		<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">cleanup_lock</span><span class="p">);</span>

		<span class="cm">/* keep shrinking until we get back to our minimum</span>
<span class="cm">		 * default size</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ioat</span><span class="o">-&gt;</span><span class="n">alloc_order</span> <span class="o">&gt;</span> <span class="n">ioat_get_alloc_order</span><span class="p">())</span>
			<span class="n">mod_timer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">timer</span><span class="p">,</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">IDLE_TIMEOUT</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">enum</span> <span class="n">dma_status</span>
<span class="nf">ioat3_tx_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">c</span><span class="p">,</span> <span class="n">dma_cookie_t</span> <span class="n">cookie</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">dma_tx_state</span> <span class="o">*</span><span class="n">txstate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ioat2_dma_chan</span> <span class="o">*</span><span class="n">ioat</span> <span class="o">=</span> <span class="n">to_ioat2_chan</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
	<span class="k">enum</span> <span class="n">dma_status</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">dma_cookie_status</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">cookie</span><span class="p">,</span> <span class="n">txstate</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="n">DMA_SUCCESS</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ioat3_cleanup</span><span class="p">(</span><span class="n">ioat</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">dma_cookie_status</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">cookie</span><span class="p">,</span> <span class="n">txstate</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="nf">ioat3_prep_memset_lock</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">c</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">dest</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">,</span>
		       <span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ioat2_dma_chan</span> <span class="o">*</span><span class="n">ioat</span> <span class="o">=</span> <span class="n">to_ioat2_chan</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ioat_ring_ent</span> <span class="o">*</span><span class="n">desc</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">total_len</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioat_fill_descriptor</span> <span class="o">*</span><span class="n">fill</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">src_data</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x0101010101010101ULL</span><span class="p">)</span> <span class="o">*</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">num_descs</span><span class="p">,</span> <span class="n">idx</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">num_descs</span> <span class="o">=</span> <span class="n">ioat2_xferlen_to_descs</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">num_descs</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">ioat2_check_space_lock</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">num_descs</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">idx</span> <span class="o">=</span> <span class="n">ioat</span><span class="o">-&gt;</span><span class="n">head</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="kt">size_t</span> <span class="n">xfer_size</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="kt">size_t</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ioat</span><span class="o">-&gt;</span><span class="n">xfercap_log</span><span class="p">);</span>

		<span class="n">desc</span> <span class="o">=</span> <span class="n">ioat2_get_ring_ent</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">fill</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">fill</span><span class="p">;</span>

		<span class="n">fill</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">=</span> <span class="n">xfer_size</span><span class="p">;</span>
		<span class="n">fill</span><span class="o">-&gt;</span><span class="n">src_data</span> <span class="o">=</span> <span class="n">src_data</span><span class="p">;</span>
		<span class="n">fill</span><span class="o">-&gt;</span><span class="n">dst_addr</span> <span class="o">=</span> <span class="n">dest</span><span class="p">;</span>
		<span class="n">fill</span><span class="o">-&gt;</span><span class="n">ctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">fill</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">op</span> <span class="o">=</span> <span class="n">IOAT_OP_FILL</span><span class="p">;</span>

		<span class="n">len</span> <span class="o">-=</span> <span class="n">xfer_size</span><span class="p">;</span>
		<span class="n">dest</span> <span class="o">+=</span> <span class="n">xfer_size</span><span class="p">;</span>
		<span class="n">dump_desc_dbg</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">++</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_descs</span><span class="p">);</span>

	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="n">total_len</span><span class="p">;</span>
	<span class="n">fill</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">int_en</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_INTERRUPT</span><span class="p">);</span>
	<span class="n">fill</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">fence</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_FENCE</span><span class="p">);</span>
	<span class="n">fill</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">compl_write</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">dump_desc_dbg</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>

	<span class="cm">/* we leave the channel locked to ensure in order submission */</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="nf">__ioat3_prep_xor_lock</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">c</span><span class="p">,</span> <span class="k">enum</span> <span class="n">sum_check_flags</span> <span class="o">*</span><span class="n">result</span><span class="p">,</span>
		      <span class="n">dma_addr_t</span> <span class="n">dest</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span>
		      <span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ioat2_dma_chan</span> <span class="o">*</span><span class="n">ioat</span> <span class="o">=</span> <span class="n">to_ioat2_chan</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ioat_ring_ent</span> <span class="o">*</span><span class="n">compl_desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioat_ring_ent</span> <span class="o">*</span><span class="n">desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioat_ring_ent</span> <span class="o">*</span><span class="n">ext</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">total_len</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioat_xor_descriptor</span> <span class="o">*</span><span class="n">xor</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioat_xor_ext_descriptor</span> <span class="o">*</span><span class="n">xor_ex</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioat_dma_descriptor</span> <span class="o">*</span><span class="n">hw</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_descs</span><span class="p">,</span> <span class="n">with_ext</span><span class="p">,</span> <span class="n">idx</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op</span> <span class="o">=</span> <span class="n">result</span> <span class="o">?</span> <span class="n">IOAT_OP_XOR_VAL</span> <span class="o">:</span> <span class="n">IOAT_OP_XOR</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">src_cnt</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">);</span>

	<span class="n">num_descs</span> <span class="o">=</span> <span class="n">ioat2_xferlen_to_descs</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
	<span class="cm">/* we need 2x the number of descriptors to cover greater than 5</span>
<span class="cm">	 * sources</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">src_cnt</span> <span class="o">&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">with_ext</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">num_descs</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">with_ext</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* completion writes from the raid engine may pass completion</span>
<span class="cm">	 * writes from the legacy engine, so we need one extra null</span>
<span class="cm">	 * (legacy) descriptor to ensure all completion writes arrive in</span>
<span class="cm">	 * order.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">num_descs</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">ioat2_check_space_lock</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">num_descs</span><span class="o">+</span><span class="mi">1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">idx</span> <span class="o">=</span> <span class="n">ioat</span><span class="o">-&gt;</span><span class="n">head</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="n">descs</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
		<span class="kt">size_t</span> <span class="n">xfer_size</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="kt">size_t</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ioat</span><span class="o">-&gt;</span><span class="n">xfercap_log</span><span class="p">);</span>
		<span class="kt">int</span> <span class="n">s</span><span class="p">;</span>

		<span class="n">desc</span> <span class="o">=</span> <span class="n">ioat2_get_ring_ent</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">xor</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">xor</span><span class="p">;</span>

		<span class="cm">/* save a branch by unconditionally retrieving the</span>
<span class="cm">		 * extended descriptor xor_set_src() knows to not write</span>
<span class="cm">		 * to it in the single descriptor case</span>
<span class="cm">		 */</span>
		<span class="n">ext</span> <span class="o">=</span> <span class="n">ioat2_get_ring_ent</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">xor_ex</span> <span class="o">=</span> <span class="n">ext</span><span class="o">-&gt;</span><span class="n">xor_ex</span><span class="p">;</span>

		<span class="n">descs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="p">)</span> <span class="n">xor</span><span class="p">;</span>
		<span class="n">descs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="p">)</span> <span class="n">xor_ex</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">s</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">s</span> <span class="o">&lt;</span> <span class="n">src_cnt</span><span class="p">;</span> <span class="n">s</span><span class="o">++</span><span class="p">)</span>
			<span class="n">xor_set_src</span><span class="p">(</span><span class="n">descs</span><span class="p">,</span> <span class="n">src</span><span class="p">[</span><span class="n">s</span><span class="p">],</span> <span class="n">offset</span><span class="p">,</span> <span class="n">s</span><span class="p">);</span>
		<span class="n">xor</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">=</span> <span class="n">xfer_size</span><span class="p">;</span>
		<span class="n">xor</span><span class="o">-&gt;</span><span class="n">dst_addr</span> <span class="o">=</span> <span class="n">dest</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
		<span class="n">xor</span><span class="o">-&gt;</span><span class="n">ctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">xor</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">op</span> <span class="o">=</span> <span class="n">op</span><span class="p">;</span>
		<span class="n">xor</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">src_cnt</span> <span class="o">=</span> <span class="n">src_cnt_to_hw</span><span class="p">(</span><span class="n">src_cnt</span><span class="p">);</span>

		<span class="n">len</span> <span class="o">-=</span> <span class="n">xfer_size</span><span class="p">;</span>
		<span class="n">offset</span> <span class="o">+=</span> <span class="n">xfer_size</span><span class="p">;</span>
		<span class="n">dump_desc_dbg</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">((</span><span class="n">i</span> <span class="o">+=</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">with_ext</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">num_descs</span><span class="p">);</span>

	<span class="cm">/* last xor descriptor carries the unmap parameters and fence bit */</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="n">total_len</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">result</span><span class="p">)</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">result</span> <span class="o">=</span> <span class="n">result</span><span class="p">;</span>
	<span class="n">xor</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">fence</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_FENCE</span><span class="p">);</span>

	<span class="cm">/* completion descriptor carries interrupt bit */</span>
	<span class="n">compl_desc</span> <span class="o">=</span> <span class="n">ioat2_get_ring_ent</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
	<span class="n">compl_desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_INTERRUPT</span><span class="p">;</span>
	<span class="n">hw</span> <span class="o">=</span> <span class="n">compl_desc</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">null</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">int_en</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_INTERRUPT</span><span class="p">);</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">compl_write</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">=</span> <span class="n">NULL_DESC_BUFFER_SIZE</span><span class="p">;</span>
	<span class="n">dump_desc_dbg</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">compl_desc</span><span class="p">);</span>

	<span class="cm">/* we leave the channel locked to ensure in order submission */</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">compl_desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="nf">ioat3_prep_xor</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">dest</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span>
	       <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__ioat3_prep_xor_lock</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">dest</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="nf">ioat3_prep_xor_val</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span>
		    <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span>
		    <span class="k">enum</span> <span class="n">sum_check_flags</span> <span class="o">*</span><span class="n">result</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* the cleanup routine only sets bits on validate failure, it</span>
<span class="cm">	 * does not clear bits on validate success... so clear it here</span>
<span class="cm">	 */</span>
	<span class="o">*</span><span class="n">result</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">__ioat3_prep_xor_lock</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">result</span><span class="p">,</span> <span class="n">src</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">src</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
				     <span class="n">src_cnt</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">dump_pq_desc_dbg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioat2_dma_chan</span> <span class="o">*</span><span class="n">ioat</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ioat_ring_ent</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ioat_ring_ent</span> <span class="o">*</span><span class="n">ext</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_dev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ioat</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ioat_pq_descriptor</span> <span class="o">*</span><span class="n">pq</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">pq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioat_pq_ext_descriptor</span> <span class="o">*</span><span class="n">pq_ex</span> <span class="o">=</span> <span class="n">ext</span> <span class="o">?</span> <span class="n">ext</span><span class="o">-&gt;</span><span class="n">pq_ex</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="n">descs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">pq</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">pq_ex</span> <span class="p">};</span>
	<span class="kt">int</span> <span class="n">src_cnt</span> <span class="o">=</span> <span class="n">src_cnt_to_sw</span><span class="p">(</span><span class="n">pq</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">src_cnt</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;desc[%d]: (%#llx-&gt;%#llx) flags: %#x&quot;</span>
		<span class="s">&quot; sz: %#x ctl: %#x (op: %d int: %d compl: %d pq: &#39;%s%s&#39; src_cnt: %d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">desc_id</span><span class="p">(</span><span class="n">desc</span><span class="p">),</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">phys</span><span class="p">,</span>
		<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span> <span class="p">(</span><span class="n">pq_ex</span> <span class="o">?</span> <span class="n">pq_ex</span><span class="o">-&gt;</span><span class="n">next</span> <span class="o">:</span> <span class="n">pq</span><span class="o">-&gt;</span><span class="n">next</span><span class="p">),</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">flags</span><span class="p">,</span> <span class="n">pq</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">pq</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="n">pq</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">op</span><span class="p">,</span> <span class="n">pq</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">int_en</span><span class="p">,</span>
		<span class="n">pq</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">compl_write</span><span class="p">,</span>
		<span class="n">pq</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">p_disable</span> <span class="o">?</span> <span class="s">&quot;&quot;</span> <span class="o">:</span> <span class="s">&quot;p&quot;</span><span class="p">,</span> <span class="n">pq</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">q_disable</span> <span class="o">?</span> <span class="s">&quot;&quot;</span> <span class="o">:</span> <span class="s">&quot;q&quot;</span><span class="p">,</span>
		<span class="n">pq</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">src_cnt</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">src_cnt</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">src[%d]: %#llx coef: %#x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span>
			<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span> <span class="n">pq_get_src</span><span class="p">(</span><span class="n">descs</span><span class="p">,</span> <span class="n">i</span><span class="p">),</span> <span class="n">pq</span><span class="o">-&gt;</span><span class="n">coef</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">P: %#llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pq</span><span class="o">-&gt;</span><span class="n">p_addr</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Q: %#llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pq</span><span class="o">-&gt;</span><span class="n">q_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="nf">__ioat3_prep_pq_lock</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">c</span><span class="p">,</span> <span class="k">enum</span> <span class="n">sum_check_flags</span> <span class="o">*</span><span class="n">result</span><span class="p">,</span>
		     <span class="k">const</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">dst</span><span class="p">,</span> <span class="k">const</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span>
		     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">scf</span><span class="p">,</span>
		     <span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ioat2_dma_chan</span> <span class="o">*</span><span class="n">ioat</span> <span class="o">=</span> <span class="n">to_ioat2_chan</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ioat_chan_common</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ioat</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioat_ring_ent</span> <span class="o">*</span><span class="n">compl_desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioat_ring_ent</span> <span class="o">*</span><span class="n">desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioat_ring_ent</span> <span class="o">*</span><span class="n">ext</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">total_len</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioat_pq_descriptor</span> <span class="o">*</span><span class="n">pq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioat_pq_ext_descriptor</span> <span class="o">*</span><span class="n">pq_ex</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioat_dma_descriptor</span> <span class="o">*</span><span class="n">hw</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op</span> <span class="o">=</span> <span class="n">result</span> <span class="o">?</span> <span class="n">IOAT_OP_PQ_VAL</span> <span class="o">:</span> <span class="n">IOAT_OP_PQ</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">s</span><span class="p">,</span> <span class="n">idx</span><span class="p">,</span> <span class="n">with_ext</span><span class="p">,</span> <span class="n">num_descs</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">to_dev</span><span class="p">(</span><span class="n">chan</span><span class="p">),</span> <span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="cm">/* the engine requires at least two sources (we provide</span>
<span class="cm">	 * at least 1 implied source in the DMA_PREP_CONTINUE case)</span>
<span class="cm">	 */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">src_cnt</span> <span class="o">+</span> <span class="n">dmaf_continue</span><span class="p">(</span><span class="n">flags</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">);</span>

	<span class="n">num_descs</span> <span class="o">=</span> <span class="n">ioat2_xferlen_to_descs</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
	<span class="cm">/* we need 2x the number of descriptors to cover greater than 3</span>
<span class="cm">	 * sources (we need 1 extra source in the q-only continuation</span>
<span class="cm">	 * case and 3 extra sources in the p+q continuation case.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">src_cnt</span> <span class="o">+</span> <span class="n">dmaf_p_disabled_continue</span><span class="p">(</span><span class="n">flags</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">3</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">dmaf_continue</span><span class="p">(</span><span class="n">flags</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">dmaf_p_disabled_continue</span><span class="p">(</span><span class="n">flags</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">with_ext</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">num_descs</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">with_ext</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* completion writes from the raid engine may pass completion</span>
<span class="cm">	 * writes from the legacy engine, so we need one extra null</span>
<span class="cm">	 * (legacy) descriptor to ensure all completion writes arrive in</span>
<span class="cm">	 * order.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">num_descs</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="n">ioat2_check_space_lock</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">num_descs</span><span class="o">+</span><span class="mi">1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">idx</span> <span class="o">=</span> <span class="n">ioat</span><span class="o">-&gt;</span><span class="n">head</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="n">descs</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
		<span class="kt">size_t</span> <span class="n">xfer_size</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="kt">size_t</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ioat</span><span class="o">-&gt;</span><span class="n">xfercap_log</span><span class="p">);</span>

		<span class="n">desc</span> <span class="o">=</span> <span class="n">ioat2_get_ring_ent</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">pq</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">pq</span><span class="p">;</span>

		<span class="cm">/* save a branch by unconditionally retrieving the</span>
<span class="cm">		 * extended descriptor pq_set_src() knows to not write</span>
<span class="cm">		 * to it in the single descriptor case</span>
<span class="cm">		 */</span>
		<span class="n">ext</span> <span class="o">=</span> <span class="n">ioat2_get_ring_ent</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="n">i</span> <span class="o">+</span> <span class="n">with_ext</span><span class="p">);</span>
		<span class="n">pq_ex</span> <span class="o">=</span> <span class="n">ext</span><span class="o">-&gt;</span><span class="n">pq_ex</span><span class="p">;</span>

		<span class="n">descs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="p">)</span> <span class="n">pq</span><span class="p">;</span>
		<span class="n">descs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ioat_raw_descriptor</span> <span class="o">*</span><span class="p">)</span> <span class="n">pq_ex</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">s</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">s</span> <span class="o">&lt;</span> <span class="n">src_cnt</span><span class="p">;</span> <span class="n">s</span><span class="o">++</span><span class="p">)</span>
			<span class="n">pq_set_src</span><span class="p">(</span><span class="n">descs</span><span class="p">,</span> <span class="n">src</span><span class="p">[</span><span class="n">s</span><span class="p">],</span> <span class="n">offset</span><span class="p">,</span> <span class="n">scf</span><span class="p">[</span><span class="n">s</span><span class="p">],</span> <span class="n">s</span><span class="p">);</span>

		<span class="cm">/* see the comment for dma_maxpq in include/linux/dmaengine.h */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dmaf_p_disabled_continue</span><span class="p">(</span><span class="n">flags</span><span class="p">))</span>
			<span class="n">pq_set_src</span><span class="p">(</span><span class="n">descs</span><span class="p">,</span> <span class="n">dst</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">offset</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">s</span><span class="o">++</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dmaf_continue</span><span class="p">(</span><span class="n">flags</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pq_set_src</span><span class="p">(</span><span class="n">descs</span><span class="p">,</span> <span class="n">dst</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">s</span><span class="o">++</span><span class="p">);</span>
			<span class="n">pq_set_src</span><span class="p">(</span><span class="n">descs</span><span class="p">,</span> <span class="n">dst</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">offset</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">s</span><span class="o">++</span><span class="p">);</span>
			<span class="n">pq_set_src</span><span class="p">(</span><span class="n">descs</span><span class="p">,</span> <span class="n">dst</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">s</span><span class="o">++</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">pq</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">=</span> <span class="n">xfer_size</span><span class="p">;</span>
		<span class="n">pq</span><span class="o">-&gt;</span><span class="n">p_addr</span> <span class="o">=</span> <span class="n">dst</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
		<span class="n">pq</span><span class="o">-&gt;</span><span class="n">q_addr</span> <span class="o">=</span> <span class="n">dst</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
		<span class="n">pq</span><span class="o">-&gt;</span><span class="n">ctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">pq</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">op</span> <span class="o">=</span> <span class="n">op</span><span class="p">;</span>
		<span class="n">pq</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">src_cnt</span> <span class="o">=</span> <span class="n">src_cnt_to_hw</span><span class="p">(</span><span class="n">s</span><span class="p">);</span>
		<span class="n">pq</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">p_disable</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_PQ_DISABLE_P</span><span class="p">);</span>
		<span class="n">pq</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">q_disable</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_PQ_DISABLE_Q</span><span class="p">);</span>

		<span class="n">len</span> <span class="o">-=</span> <span class="n">xfer_size</span><span class="p">;</span>
		<span class="n">offset</span> <span class="o">+=</span> <span class="n">xfer_size</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">((</span><span class="n">i</span> <span class="o">+=</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">with_ext</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">num_descs</span><span class="p">);</span>

	<span class="cm">/* last pq descriptor carries the unmap parameters and fence bit */</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="n">total_len</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">result</span><span class="p">)</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">result</span> <span class="o">=</span> <span class="n">result</span><span class="p">;</span>
	<span class="n">pq</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">fence</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_FENCE</span><span class="p">);</span>
	<span class="n">dump_pq_desc_dbg</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">desc</span><span class="p">,</span> <span class="n">ext</span><span class="p">);</span>

	<span class="cm">/* completion descriptor carries interrupt bit */</span>
	<span class="n">compl_desc</span> <span class="o">=</span> <span class="n">ioat2_get_ring_ent</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
	<span class="n">compl_desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_INTERRUPT</span><span class="p">;</span>
	<span class="n">hw</span> <span class="o">=</span> <span class="n">compl_desc</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">null</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">int_en</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_INTERRUPT</span><span class="p">);</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">compl_write</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">=</span> <span class="n">NULL_DESC_BUFFER_SIZE</span><span class="p">;</span>
	<span class="n">dump_desc_dbg</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">compl_desc</span><span class="p">);</span>

	<span class="cm">/* we leave the channel locked to ensure in order submission */</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">compl_desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="nf">ioat3_prep_pq</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">dst</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span>
	      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">scf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span>
	      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* specify valid address for disabled result */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_PQ_DISABLE_P</span><span class="p">)</span>
		<span class="n">dst</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">dst</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_PQ_DISABLE_Q</span><span class="p">)</span>
		<span class="n">dst</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">dst</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

	<span class="cm">/* handle the single source multiply case from the raid6</span>
<span class="cm">	 * recovery path</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_PQ_DISABLE_P</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">src_cnt</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_addr_t</span> <span class="n">single_source</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
		<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">single_source_coef</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

		<span class="n">BUG_ON</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_PQ_DISABLE_Q</span><span class="p">);</span>
		<span class="n">single_source</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">src</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">single_source</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">src</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">single_source_coef</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">scf</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">single_source_coef</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">return</span> <span class="n">__ioat3_prep_pq_lock</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">dst</span><span class="p">,</span> <span class="n">single_source</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>
					    <span class="n">single_source_coef</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="k">return</span> <span class="n">__ioat3_prep_pq_lock</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">dst</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="n">scf</span><span class="p">,</span>
					    <span class="n">len</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="nf">ioat3_prep_pq_val</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">pq</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span>
		  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">scf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span>
		  <span class="k">enum</span> <span class="n">sum_check_flags</span> <span class="o">*</span><span class="n">pqres</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* specify valid address for disabled result */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_PQ_DISABLE_P</span><span class="p">)</span>
		<span class="n">pq</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">pq</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_PQ_DISABLE_Q</span><span class="p">)</span>
		<span class="n">pq</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">pq</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

	<span class="cm">/* the cleanup routine only sets bits on validate failure, it</span>
<span class="cm">	 * does not clear bits on validate success... so clear it here</span>
<span class="cm">	 */</span>
	<span class="o">*</span><span class="n">pqres</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">__ioat3_prep_pq_lock</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">pqres</span><span class="p">,</span> <span class="n">pq</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="n">scf</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span>
				    <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="nf">ioat3_prep_pqxor</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">dst</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span>
		 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">scf</span><span class="p">[</span><span class="n">src_cnt</span><span class="p">];</span>
	<span class="n">dma_addr_t</span> <span class="n">pq</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">scf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">src_cnt</span><span class="p">);</span>
	<span class="n">pq</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">dst</span><span class="p">;</span>
	<span class="n">flags</span> <span class="o">|=</span> <span class="n">DMA_PREP_PQ_DISABLE_Q</span><span class="p">;</span>
	<span class="n">pq</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">dst</span><span class="p">;</span> <span class="cm">/* specify valid address for disabled result */</span>

	<span class="k">return</span> <span class="n">__ioat3_prep_pq_lock</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">pq</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="n">scf</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span>
				    <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="nf">ioat3_prep_pqxor_val</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span>
		     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span>
		     <span class="k">enum</span> <span class="n">sum_check_flags</span> <span class="o">*</span><span class="n">result</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">scf</span><span class="p">[</span><span class="n">src_cnt</span><span class="p">];</span>
	<span class="n">dma_addr_t</span> <span class="n">pq</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="cm">/* the cleanup routine only sets bits on validate failure, it</span>
<span class="cm">	 * does not clear bits on validate success... so clear it here</span>
<span class="cm">	 */</span>
	<span class="o">*</span><span class="n">result</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">scf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">src_cnt</span><span class="p">);</span>
	<span class="n">pq</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">src</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">flags</span> <span class="o">|=</span> <span class="n">DMA_PREP_PQ_DISABLE_Q</span><span class="p">;</span>
	<span class="n">pq</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">pq</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span> <span class="cm">/* specify valid address for disabled result */</span>

	<span class="k">return</span> <span class="n">__ioat3_prep_pq_lock</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">result</span><span class="p">,</span> <span class="n">pq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">src</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">src_cnt</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span> <span class="n">scf</span><span class="p">,</span>
				    <span class="n">len</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="nf">ioat3_prep_interrupt_lock</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">c</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ioat2_dma_chan</span> <span class="o">*</span><span class="n">ioat</span> <span class="o">=</span> <span class="n">to_ioat2_chan</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ioat_ring_ent</span> <span class="o">*</span><span class="n">desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioat_dma_descriptor</span> <span class="o">*</span><span class="n">hw</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ioat2_check_space_lock</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">desc</span> <span class="o">=</span> <span class="n">ioat2_get_ring_ent</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">ioat</span><span class="o">-&gt;</span><span class="n">head</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">hw</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">null</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">int_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">fence</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_FENCE</span><span class="p">);</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">ctl_f</span><span class="p">.</span><span class="n">compl_write</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">=</span> <span class="n">NULL_DESC_BUFFER_SIZE</span><span class="p">;</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">src_addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">dst_addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">dump_desc_dbg</span><span class="p">(</span><span class="n">ioat</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>

	<span class="cm">/* we leave the channel locked to ensure in order submission */</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">ioat3_dma_test_callback</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">dma_async_param</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">completion</span> <span class="o">*</span><span class="n">cmp</span> <span class="o">=</span> <span class="n">dma_async_param</span><span class="p">;</span>

	<span class="n">complete</span><span class="p">(</span><span class="n">cmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define IOAT_NUM_SRC_TEST 6 </span><span class="cm">/* must be &lt;= 8 */</span><span class="cp"></span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">ioat_xor_val_self_test</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioatdma_device</span> <span class="o">*</span><span class="n">device</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">src_idx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">dest</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">xor_srcs</span><span class="p">[</span><span class="n">IOAT_NUM_SRC_TEST</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">xor_val_srcs</span><span class="p">[</span><span class="n">IOAT_NUM_SRC_TEST</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">dma_addr_t</span> <span class="n">dma_srcs</span><span class="p">[</span><span class="n">IOAT_NUM_SRC_TEST</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">dma_addr_t</span> <span class="n">dma_addr</span><span class="p">,</span> <span class="n">dest_dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">tx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">dma_chan</span><span class="p">;</span>
	<span class="n">dma_cookie_t</span> <span class="n">cookie</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cmp_byte</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cmp_word</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">xor_val_result</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">completion</span> <span class="n">cmp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmo</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_device</span> <span class="o">*</span><span class="n">dma</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dma_has_cap</span><span class="p">(</span><span class="n">DMA_XOR</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">src_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">src_idx</span> <span class="o">&lt;</span> <span class="n">IOAT_NUM_SRC_TEST</span><span class="p">;</span> <span class="n">src_idx</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">xor_srcs</span><span class="p">[</span><span class="n">src_idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">alloc_page</span><span class="p">(</span><span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">xor_srcs</span><span class="p">[</span><span class="n">src_idx</span><span class="p">])</span> <span class="p">{</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">src_idx</span><span class="o">--</span><span class="p">)</span>
				<span class="n">__free_page</span><span class="p">(</span><span class="n">xor_srcs</span><span class="p">[</span><span class="n">src_idx</span><span class="p">]);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">dest</span> <span class="o">=</span> <span class="n">alloc_page</span><span class="p">(</span><span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dest</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">src_idx</span><span class="o">--</span><span class="p">)</span>
			<span class="n">__free_page</span><span class="p">(</span><span class="n">xor_srcs</span><span class="p">[</span><span class="n">src_idx</span><span class="p">]);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Fill in src buffers */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">src_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">src_idx</span> <span class="o">&lt;</span> <span class="n">IOAT_NUM_SRC_TEST</span><span class="p">;</span> <span class="n">src_idx</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">page_address</span><span class="p">(</span><span class="n">xor_srcs</span><span class="p">[</span><span class="n">src_idx</span><span class="p">]);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">PAGE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">ptr</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">src_idx</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">src_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">src_idx</span> <span class="o">&lt;</span> <span class="n">IOAT_NUM_SRC_TEST</span><span class="p">;</span> <span class="n">src_idx</span><span class="o">++</span><span class="p">)</span>
		<span class="n">cmp_byte</span> <span class="o">^=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">src_idx</span><span class="p">);</span>

	<span class="n">cmp_word</span> <span class="o">=</span> <span class="p">(</span><span class="n">cmp_byte</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">cmp_byte</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">cmp_byte</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">cmp_byte</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">page_address</span><span class="p">(</span><span class="n">dest</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">);</span>

	<span class="n">dma_chan</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">next</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dma_chan</span><span class="p">,</span>
				<span class="n">device_node</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_alloc_chan_resources</span><span class="p">(</span><span class="n">dma_chan</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* test xor */</span>
	<span class="n">dest_dma</span> <span class="o">=</span> <span class="n">dma_map_page</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dest</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IOAT_NUM_SRC_TEST</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">dma_srcs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">dma_map_page</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">xor_srcs</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span>
					   <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
	<span class="n">tx</span> <span class="o">=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_dma_xor</span><span class="p">(</span><span class="n">dma_chan</span><span class="p">,</span> <span class="n">dest_dma</span><span class="p">,</span> <span class="n">dma_srcs</span><span class="p">,</span>
				      <span class="n">IOAT_NUM_SRC_TEST</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span>
				      <span class="n">DMA_PREP_INTERRUPT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Self-test xor prep failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">async_tx_ack</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>
	<span class="n">init_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmp</span><span class="p">);</span>
	<span class="n">tx</span><span class="o">-&gt;</span><span class="n">callback</span> <span class="o">=</span> <span class="n">ioat3_dma_test_callback</span><span class="p">;</span>
	<span class="n">tx</span><span class="o">-&gt;</span><span class="n">callback_param</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cmp</span><span class="p">;</span>
	<span class="n">cookie</span> <span class="o">=</span> <span class="n">tx</span><span class="o">-&gt;</span><span class="n">tx_submit</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cookie</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Self-test xor setup failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_issue_pending</span><span class="p">(</span><span class="n">dma_chan</span><span class="p">);</span>

	<span class="n">tmo</span> <span class="o">=</span> <span class="n">wait_for_completion_timeout</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmp</span><span class="p">,</span> <span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">3000</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_tx_status</span><span class="p">(</span><span class="n">dma_chan</span><span class="p">,</span> <span class="n">cookie</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span> <span class="o">!=</span> <span class="n">DMA_SUCCESS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Self-test xor timed out</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dma_sync_single_for_cpu</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dest_dma</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">));</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">page_address</span><span class="p">(</span><span class="n">dest</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ptr</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">!=</span> <span class="n">cmp_word</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Self-test xor failed compare</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">dma_sync_single_for_device</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dest_dma</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>

	<span class="cm">/* skip validate if the capability is not present */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dma_has_cap</span><span class="p">(</span><span class="n">DMA_XOR_VAL</span><span class="p">,</span> <span class="n">dma_chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>

	<span class="cm">/* validate the sources with the destintation page */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IOAT_NUM_SRC_TEST</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">xor_val_srcs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">xor_srcs</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
	<span class="n">xor_val_srcs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">dest</span><span class="p">;</span>

	<span class="n">xor_val_result</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IOAT_NUM_SRC_TEST</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">dma_srcs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">dma_map_page</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">xor_val_srcs</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span>
					   <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
	<span class="n">tx</span> <span class="o">=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_dma_xor_val</span><span class="p">(</span><span class="n">dma_chan</span><span class="p">,</span> <span class="n">dma_srcs</span><span class="p">,</span>
					  <span class="n">IOAT_NUM_SRC_TEST</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span>
					  <span class="o">&amp;</span><span class="n">xor_val_result</span><span class="p">,</span> <span class="n">DMA_PREP_INTERRUPT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Self-test zero prep failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">async_tx_ack</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>
	<span class="n">init_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmp</span><span class="p">);</span>
	<span class="n">tx</span><span class="o">-&gt;</span><span class="n">callback</span> <span class="o">=</span> <span class="n">ioat3_dma_test_callback</span><span class="p">;</span>
	<span class="n">tx</span><span class="o">-&gt;</span><span class="n">callback_param</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cmp</span><span class="p">;</span>
	<span class="n">cookie</span> <span class="o">=</span> <span class="n">tx</span><span class="o">-&gt;</span><span class="n">tx_submit</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cookie</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Self-test zero setup failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_issue_pending</span><span class="p">(</span><span class="n">dma_chan</span><span class="p">);</span>

	<span class="n">tmo</span> <span class="o">=</span> <span class="n">wait_for_completion_timeout</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmp</span><span class="p">,</span> <span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">3000</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_tx_status</span><span class="p">(</span><span class="n">dma_chan</span><span class="p">,</span> <span class="n">cookie</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span> <span class="o">!=</span> <span class="n">DMA_SUCCESS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Self-test validate timed out</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">xor_val_result</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Self-test validate failed compare</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* skip memset if the capability is not present */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dma_has_cap</span><span class="p">(</span><span class="n">DMA_MEMSET</span><span class="p">,</span> <span class="n">dma_chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>

	<span class="cm">/* test memset */</span>
	<span class="n">dma_addr</span> <span class="o">=</span> <span class="n">dma_map_page</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dest</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
	<span class="n">tx</span> <span class="o">=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_dma_memset</span><span class="p">(</span><span class="n">dma_chan</span><span class="p">,</span> <span class="n">dma_addr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span>
					 <span class="n">DMA_PREP_INTERRUPT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Self-test memset prep failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">async_tx_ack</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>
	<span class="n">init_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmp</span><span class="p">);</span>
	<span class="n">tx</span><span class="o">-&gt;</span><span class="n">callback</span> <span class="o">=</span> <span class="n">ioat3_dma_test_callback</span><span class="p">;</span>
	<span class="n">tx</span><span class="o">-&gt;</span><span class="n">callback_param</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cmp</span><span class="p">;</span>
	<span class="n">cookie</span> <span class="o">=</span> <span class="n">tx</span><span class="o">-&gt;</span><span class="n">tx_submit</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cookie</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Self-test memset setup failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_issue_pending</span><span class="p">(</span><span class="n">dma_chan</span><span class="p">);</span>

	<span class="n">tmo</span> <span class="o">=</span> <span class="n">wait_for_completion_timeout</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmp</span><span class="p">,</span> <span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">3000</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_tx_status</span><span class="p">(</span><span class="n">dma_chan</span><span class="p">,</span> <span class="n">cookie</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span> <span class="o">!=</span> <span class="n">DMA_SUCCESS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Self-test memset timed out</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">PAGE_SIZE</span><span class="o">/</span><span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">page_address</span><span class="p">(</span><span class="n">dest</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ptr</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Self-test memset failed compare</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* test for non-zero parity sum */</span>
	<span class="n">xor_val_result</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IOAT_NUM_SRC_TEST</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">dma_srcs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">dma_map_page</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">xor_val_srcs</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span>
					   <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
	<span class="n">tx</span> <span class="o">=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_dma_xor_val</span><span class="p">(</span><span class="n">dma_chan</span><span class="p">,</span> <span class="n">dma_srcs</span><span class="p">,</span>
					  <span class="n">IOAT_NUM_SRC_TEST</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span>
					  <span class="o">&amp;</span><span class="n">xor_val_result</span><span class="p">,</span> <span class="n">DMA_PREP_INTERRUPT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Self-test 2nd zero prep failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">async_tx_ack</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>
	<span class="n">init_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmp</span><span class="p">);</span>
	<span class="n">tx</span><span class="o">-&gt;</span><span class="n">callback</span> <span class="o">=</span> <span class="n">ioat3_dma_test_callback</span><span class="p">;</span>
	<span class="n">tx</span><span class="o">-&gt;</span><span class="n">callback_param</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cmp</span><span class="p">;</span>
	<span class="n">cookie</span> <span class="o">=</span> <span class="n">tx</span><span class="o">-&gt;</span><span class="n">tx_submit</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cookie</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Self-test  2nd zero setup failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_issue_pending</span><span class="p">(</span><span class="n">dma_chan</span><span class="p">);</span>

	<span class="n">tmo</span> <span class="o">=</span> <span class="n">wait_for_completion_timeout</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmp</span><span class="p">,</span> <span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">3000</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_tx_status</span><span class="p">(</span><span class="n">dma_chan</span><span class="p">,</span> <span class="n">cookie</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span> <span class="o">!=</span> <span class="n">DMA_SUCCESS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Self-test 2nd validate timed out</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">xor_val_result</span> <span class="o">!=</span> <span class="n">SUM_CHECK_P_RESULT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Self-test validate failed compare</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_resources</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">free_resources:</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_free_chan_resources</span><span class="p">(</span><span class="n">dma_chan</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="n">src_idx</span> <span class="o">=</span> <span class="n">IOAT_NUM_SRC_TEST</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">src_idx</span><span class="o">--</span><span class="p">)</span>
		<span class="n">__free_page</span><span class="p">(</span><span class="n">xor_srcs</span><span class="p">[</span><span class="n">src_idx</span><span class="p">]);</span>
	<span class="n">__free_page</span><span class="p">(</span><span class="n">dest</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">ioat3_dma_self_test</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioatdma_device</span> <span class="o">*</span><span class="n">device</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rc</span> <span class="o">=</span> <span class="n">ioat_dma_self_test</span><span class="p">(</span><span class="n">device</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">ioat_xor_val_self_test</span><span class="p">(</span><span class="n">device</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ioat3_reset_hw</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioat_chan_common</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* throw away whatever the channel was doing and get it</span>
<span class="cm">	 * initialized, with ioat3 specific workarounds</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="n">ioatdma_device</span> <span class="o">*</span><span class="n">device</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">device</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">chanerr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">ioat2_quiesce</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">100</span><span class="p">));</span>

	<span class="n">chanerr</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">IOAT_CHANERR_OFFSET</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">chanerr</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">IOAT_CHANERR_OFFSET</span><span class="p">);</span>

	<span class="cm">/* -= IOAT ver.3 workarounds =- */</span>
	<span class="cm">/* Write CHANERRMSK_INT with 3E07h to mask out the errors</span>
<span class="cm">	 * that can cause stability issues for IOAT ver.3, and clear any</span>
<span class="cm">	 * pending errors</span>
<span class="cm">	 */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IOAT_PCI_CHANERRMASK_INT_OFFSET</span><span class="p">,</span> <span class="mh">0x3e07</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IOAT_PCI_CHANERR_INT_OFFSET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chanerr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;channel error register unreachable</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IOAT_PCI_CHANERR_INT_OFFSET</span><span class="p">,</span> <span class="n">chanerr</span><span class="p">);</span>

	<span class="cm">/* Clear DMAUNCERRSTS Cfg-Reg Parity Error status bit</span>
<span class="cm">	 * (workaround for spurious config parity error after restart)</span>
<span class="cm">	 */</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IOAT_PCI_DEVICE_ID_OFFSET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_id</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_id</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_TBG0</span><span class="p">)</span>
		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IOAT_PCI_DMAUNCERRSTS_OFFSET</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ioat2_reset_sync</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">200</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">is_jf_ioat</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_JSF0</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_JSF1</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_JSF2</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_JSF3</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_JSF4</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_JSF5</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_JSF6</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_JSF7</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_JSF8</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_JSF9</span>:
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">is_snb_ioat</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_SNB0</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_SNB1</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_SNB2</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_SNB3</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_SNB4</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_SNB5</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_SNB6</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_SNB7</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_SNB8</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_INTEL_IOAT_SNB9</span>:
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">ioat3_dma_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioatdma_device</span> <span class="o">*</span><span class="n">device</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dca</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">device</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dca_en</span> <span class="o">=</span> <span class="n">system_has_dca_enabled</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dma_device</span> <span class="o">*</span><span class="n">dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ioat_chan_common</span> <span class="o">*</span><span class="n">chan</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">is_raid_device</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cap</span><span class="p">;</span>

	<span class="n">device</span><span class="o">-&gt;</span><span class="n">enumerate_channels</span> <span class="o">=</span> <span class="n">ioat2_enumerate_channels</span><span class="p">;</span>
	<span class="n">device</span><span class="o">-&gt;</span><span class="n">reset_hw</span> <span class="o">=</span> <span class="n">ioat3_reset_hw</span><span class="p">;</span>
	<span class="n">device</span><span class="o">-&gt;</span><span class="n">self_test</span> <span class="o">=</span> <span class="n">ioat3_dma_self_test</span><span class="p">;</span>
	<span class="n">dma</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_dma_memcpy</span> <span class="o">=</span> <span class="n">ioat2_dma_prep_memcpy_lock</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_issue_pending</span> <span class="o">=</span> <span class="n">ioat2_issue_pending</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_alloc_chan_resources</span> <span class="o">=</span> <span class="n">ioat2_alloc_chan_resources</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_free_chan_resources</span> <span class="o">=</span> <span class="n">ioat2_free_chan_resources</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_jf_ioat</span><span class="p">(</span><span class="n">pdev</span><span class="p">)</span> <span class="o">||</span> <span class="n">is_snb_ioat</span><span class="p">(</span><span class="n">pdev</span><span class="p">))</span>
		<span class="n">dma</span><span class="o">-&gt;</span><span class="n">copy_align</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>

	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_INTERRUPT</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_dma_interrupt</span> <span class="o">=</span> <span class="n">ioat3_prep_interrupt_lock</span><span class="p">;</span>

	<span class="n">cap</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">IOAT_DMA_CAP_OFFSET</span><span class="p">);</span>

	<span class="cm">/* dca is incompatible with raid operations */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dca_en</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">cap</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IOAT_CAP_XOR</span><span class="o">|</span><span class="n">IOAT_CAP_PQ</span><span class="p">)))</span>
		<span class="n">cap</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">IOAT_CAP_XOR</span><span class="o">|</span><span class="n">IOAT_CAP_PQ</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cap</span> <span class="o">&amp;</span> <span class="n">IOAT_CAP_XOR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">is_raid_device</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">dma</span><span class="o">-&gt;</span><span class="n">max_xor</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">dma</span><span class="o">-&gt;</span><span class="n">xor_align</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>

		<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_XOR</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">);</span>
		<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_dma_xor</span> <span class="o">=</span> <span class="n">ioat3_prep_xor</span><span class="p">;</span>

		<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_XOR_VAL</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">);</span>
		<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_dma_xor_val</span> <span class="o">=</span> <span class="n">ioat3_prep_xor_val</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cap</span> <span class="o">&amp;</span> <span class="n">IOAT_CAP_PQ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">is_raid_device</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">dma_set_maxpq</span><span class="p">(</span><span class="n">dma</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">dma</span><span class="o">-&gt;</span><span class="n">pq_align</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>

		<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_PQ</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">);</span>
		<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_dma_pq</span> <span class="o">=</span> <span class="n">ioat3_prep_pq</span><span class="p">;</span>

		<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_PQ_VAL</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">);</span>
		<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_dma_pq_val</span> <span class="o">=</span> <span class="n">ioat3_prep_pq_val</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">cap</span> <span class="o">&amp;</span> <span class="n">IOAT_CAP_XOR</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">dma</span><span class="o">-&gt;</span><span class="n">max_xor</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
			<span class="n">dma</span><span class="o">-&gt;</span><span class="n">xor_align</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>

			<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_XOR</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">);</span>
			<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_dma_xor</span> <span class="o">=</span> <span class="n">ioat3_prep_pqxor</span><span class="p">;</span>

			<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_XOR_VAL</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">);</span>
			<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_dma_xor_val</span> <span class="o">=</span> <span class="n">ioat3_prep_pqxor_val</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_raid_device</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">cap</span> <span class="o">&amp;</span> <span class="n">IOAT_CAP_FILL_BLOCK</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_MEMSET</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">);</span>
		<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_dma_memset</span> <span class="o">=</span> <span class="n">ioat3_prep_memset_lock</span><span class="p">;</span>
	<span class="p">}</span>


	<span class="k">if</span> <span class="p">(</span><span class="n">is_raid_device</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_tx_status</span> <span class="o">=</span> <span class="n">ioat3_tx_status</span><span class="p">;</span>
		<span class="n">device</span><span class="o">-&gt;</span><span class="n">cleanup_fn</span> <span class="o">=</span> <span class="n">ioat3_cleanup_event</span><span class="p">;</span>
		<span class="n">device</span><span class="o">-&gt;</span><span class="n">timer_fn</span> <span class="o">=</span> <span class="n">ioat3_timer_event</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_tx_status</span> <span class="o">=</span> <span class="n">ioat_dma_tx_status</span><span class="p">;</span>
		<span class="n">device</span><span class="o">-&gt;</span><span class="n">cleanup_fn</span> <span class="o">=</span> <span class="n">ioat2_cleanup_event</span><span class="p">;</span>
		<span class="n">device</span><span class="o">-&gt;</span><span class="n">timer_fn</span> <span class="o">=</span> <span class="n">ioat2_timer_event</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cp">#ifdef CONFIG_ASYNC_TX_DISABLE_PQ_VAL_DMA</span>
	<span class="n">dma_cap_clear</span><span class="p">(</span><span class="n">DMA_PQ_VAL</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_dma_pq_val</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="cp">#endif</span>

	<span class="cp">#ifdef CONFIG_ASYNC_TX_DISABLE_XOR_VAL_DMA</span>
	<span class="n">dma_cap_clear</span><span class="p">(</span><span class="n">DMA_XOR_VAL</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_dma_xor_val</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="cp">#endif</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">ioat_probe</span><span class="p">(</span><span class="n">device</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="n">ioat_set_tcp_copy_break</span><span class="p">(</span><span class="mi">262144</span><span class="p">);</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">,</span> <span class="n">device_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chan</span> <span class="o">=</span> <span class="n">to_chan_common</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">IOAT_DMA_DCA_ANY_CPU</span><span class="p">,</span>
		       <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">IOAT_DCACTRL_OFFSET</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">ioat_register</span><span class="p">(</span><span class="n">device</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">ioat_kobject_add</span><span class="p">(</span><span class="n">device</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ioat2_ktype</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dca</span><span class="p">)</span>
		<span class="n">device</span><span class="o">-&gt;</span><span class="n">dca</span> <span class="o">=</span> <span class="n">ioat3_dca_init</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">device</span><span class="o">-&gt;</span><span class="n">reg_base</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
