$date
	Fri Aug 12 17:53:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 1 ! qms $end
$var wire 1 " qg $end
$var wire 1 # qff $end
$var wire 1 $ qa $end
$var reg 1 % clk $end
$var reg 1 & r $end
$var reg 1 ' s $end
$scope module uut_sra $end
$var wire 1 & r $end
$var wire 1 ' s $end
$var reg 1 $ q $end
$upscope $end
$scope module uut_srff $end
$var wire 1 % clk $end
$var wire 1 & r $end
$var wire 1 ' s $end
$var reg 1 # q $end
$upscope $end
$scope module uut_srg $end
$var wire 1 % clk $end
$var wire 1 & r $end
$var wire 1 ' s $end
$var reg 1 " q $end
$upscope $end
$scope module uut_srms $end
$var wire 1 % clk $end
$var wire 1 ( clk_neg $end
$var wire 1 ) qm_neg $end
$var wire 1 & r $end
$var wire 1 ' s $end
$var wire 1 * qm $end
$var wire 1 ! q $end
$scope module master $end
$var wire 1 % clk $end
$var wire 1 & r $end
$var wire 1 ' s $end
$var reg 1 * q $end
$upscope $end
$scope module slave $end
$var wire 1 ( clk $end
$var wire 1 ) r $end
$var wire 1 * s $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
1(
0'
0&
0%
x$
x#
x"
x!
$end
#8000
0$
1&
#10000
1)
0*
0"
0(
1%
#20000
0!
0#
1(
0%
#25000
0&
#30000
0(
1%
#34000
0)
1$
1*
1"
1'
#36000
0'
#40000
1!
1(
0%
#44000
0$
1&
#46000
0&
#50000
0(
1%
#52000
1$
1'
#60000
1#
1(
0%
#70000
0(
1%
#72000
