#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 10 18:05:37 2018
# Process ID: 3463
# Current directory: /home/comparch/comparch/Lab2/midpoint/midpoint.runs/synth_1
# Command line: vivado -log midpoint.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source midpoint.tcl
# Log file: /home/comparch/comparch/Lab2/midpoint/midpoint.runs/synth_1/midpoint.vds
# Journal file: /home/comparch/comparch/Lab2/midpoint/midpoint.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source midpoint.tcl -notrace
Command: synth_design -top midpoint -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3469 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.840 ; gain = 58.898 ; free physical = 629 ; free virtual = 3142
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'midpoint' [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/sources_1/imports/Lab2/midpoint.v:68]
INFO: [Synth 8-6157] synthesizing module 'jkff1' [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/sources_1/imports/Lab2/midpoint.v:26]
INFO: [Synth 8-6155] done synthesizing module 'jkff1' (1#1) [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/sources_1/imports/Lab2/midpoint.v:26]
INFO: [Synth 8-6157] synthesizing module 'mux2' [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/sources_1/imports/Lab2/midpoint.v:47]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (2#1) [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/sources_1/imports/Lab2/midpoint.v:47]
INFO: [Synth 8-6157] synthesizing module 'inputconditioner' [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/sources_1/imports/Lab2/inputconditioner.v:8]
	Parameter counterwidth bound to: 3 - type: integer 
	Parameter waittime bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'inputconditioner' (3#1) [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/sources_1/imports/Lab2/inputconditioner.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftregister' [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/sources_1/imports/Lab2/shiftregister.v:9]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftregister' (4#1) [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/sources_1/imports/Lab2/shiftregister.v:9]
INFO: [Synth 8-6155] done synthesizing module 'midpoint' (5#1) [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/sources_1/imports/Lab2/midpoint.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.465 ; gain = 103.523 ; free physical = 639 ; free virtual = 3154
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.465 ; gain = 103.523 ; free physical = 638 ; free virtual = 3153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.465 ; gain = 103.523 ; free physical = 638 ; free virtual = 3153
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/constrs_1/imports/comparch/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/constrs_1/imports/comparch/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/constrs_1/imports/comparch/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/midpoint_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/midpoint_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1583.031 ; gain = 0.000 ; free physical = 353 ; free virtual = 2909
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:57 . Memory (MB): peak = 1583.031 ; gain = 394.090 ; free physical = 423 ; free virtual = 2979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:57 . Memory (MB): peak = 1583.031 ; gain = 394.090 ; free physical = 423 ; free virtual = 2979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:57 . Memory (MB): peak = 1583.031 ; gain = 394.090 ; free physical = 425 ; free virtual = 2981
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "positiveedge" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "conditioned" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:57 . Memory (MB): peak = 1583.031 ; gain = 394.090 ; free physical = 416 ; free virtual = 2972
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module jkff1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module inputconditioner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module shiftregister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element btn0sig/positiveedge_reg was removed.  [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/sources_1/imports/Lab2/inputconditioner.v:25]
WARNING: [Synth 8-6014] Unused sequential element sw0sig/positiveedge_reg was removed.  [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/sources_1/imports/Lab2/inputconditioner.v:25]
WARNING: [Synth 8-6014] Unused sequential element sw0sig/negativeedge_reg was removed.  [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/sources_1/imports/Lab2/inputconditioner.v:26]
WARNING: [Synth 8-6014] Unused sequential element sw1sig/negativeedge_reg was removed.  [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/sources_1/imports/Lab2/inputconditioner.v:26]
WARNING: [Synth 8-6014] Unused sequential element shreg/serialDataOut_reg was removed.  [/home/comparch/comparch/Lab2/midpoint/midpoint.srcs/sources_1/imports/Lab2/shiftregister.v:31]
WARNING: [Synth 8-3332] Sequential element (btn0sig/counter_reg[2]) is unused and will be removed from module midpoint.
WARNING: [Synth 8-3332] Sequential element (sw0sig/counter_reg[2]) is unused and will be removed from module midpoint.
WARNING: [Synth 8-3332] Sequential element (sw1sig/counter_reg[2]) is unused and will be removed from module midpoint.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:58 . Memory (MB): peak = 1583.031 ; gain = 394.090 ; free physical = 403 ; free virtual = 2962
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:01:17 . Memory (MB): peak = 1583.031 ; gain = 394.090 ; free physical = 268 ; free virtual = 2834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:01:17 . Memory (MB): peak = 1583.031 ; gain = 394.090 ; free physical = 268 ; free virtual = 2834
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:01:17 . Memory (MB): peak = 1584.039 ; gain = 395.098 ; free physical = 268 ; free virtual = 2834
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1584.039 ; gain = 395.098 ; free physical = 267 ; free virtual = 2834
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1584.039 ; gain = 395.098 ; free physical = 267 ; free virtual = 2834
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1584.039 ; gain = 395.098 ; free physical = 267 ; free virtual = 2834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1584.039 ; gain = 395.098 ; free physical = 267 ; free virtual = 2834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1584.039 ; gain = 395.098 ; free physical = 267 ; free virtual = 2834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1584.039 ; gain = 395.098 ; free physical = 267 ; free virtual = 2834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     8|
|3     |LUT4 |     8|
|4     |FDRE |    30|
|5     |FDSE |     4|
|6     |IBUF |     6|
|7     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+----------------+-------------------+------+
|      |Instance        |Module             |Cells |
+------+----------------+-------------------+------+
|1     |top             |                   |    61|
|2     |  btn0sig       |inputconditioner   |    10|
|3     |  output_select |mux2               |     4|
|4     |  shreg         |shiftregister      |    16|
|5     |  src_sel       |jkff1              |     2|
|6     |  sw0sig        |inputconditioner_0 |     8|
|7     |  sw1sig        |inputconditioner_1 |    10|
+------+----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1584.039 ; gain = 395.098 ; free physical = 267 ; free virtual = 2834
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1584.039 ; gain = 104.531 ; free physical = 325 ; free virtual = 2891
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1584.047 ; gain = 395.098 ; free physical = 337 ; free virtual = 2903
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:20 . Memory (MB): peak = 1584.047 ; gain = 395.207 ; free physical = 320 ; free virtual = 2887
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/comparch/comparch/Lab2/midpoint/midpoint.runs/synth_1/midpoint.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file midpoint_utilization_synth.rpt -pb midpoint_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1584.047 ; gain = 0.000 ; free physical = 321 ; free virtual = 2888
INFO: [Common 17-206] Exiting Vivado at Wed Oct 10 18:07:12 2018...
