verilog xil_defaultlib --include "../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog" --include "../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_spi_master_0_0/sim/design_1_spi_master_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
