$comment
	File created using the following command:
		vcd file Lab2_light_verilog.msim.vcd -direction
$end
$date
	Thu Oct 10 13:08:20 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lightBDF_vlg_vec_tst $end
$var reg 1 ! x1 $end
$var reg 1 " x2 $end
$var wire 1 # f $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * f~output_o $end
$var wire 1 + x1~input_o $end
$var wire 1 , x2~input_o $end
$var wire 1 - inst2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
x&
1'
1(
1)
0*
0+
0,
0-
$end
#50000
1"
1,
1-
1*
1#
#100000
1!
0"
1+
0,
#150000
1"
1,
0-
0*
0#
#200000
