Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.9.0.99.2
Thu Jan 17 16:06:03 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/3.9_x64/ispfpga/bin/lin64/scuba -w -n PLL_64MHz -lang verilog -synth lse -arch xo3c00a -type pll -fin 16 -fclkop 64 -fclkop_tol 0.0 -trimp 0 -phasep 0 -trimp_r -phase_cntl STATIC -fb_mode 1 
    Circuit name     : PLL_64MHz
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
	Inputs       : CLKI
	Outputs      : CLKOP
    I/O buffer       : not inserted
    EDIF output      : PLL_64MHz.edn
    Verilog output   : PLL_64MHz.v
    Verilog template : PLL_64MHz_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : PLL_64MHz.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: PLL_64MHz.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


