# CSE-BUBBLE-Processor-Single-Cycle-Execution
This repository contains the implementation of Single-Cycle Execution Processor in Verilog, utilizing a 32-bit ISA (Instruction Set Architecture). 
