







.version 7.4
.target sm_52
.address_size 64






.visible .entry _Z14nw_gpu1_kernelPhS_Pijj(
.param .u64 _Z14nw_gpu1_kernelPhS_Pijj_param_0,
.param .u64 _Z14nw_gpu1_kernelPhS_Pijj_param_1,
.param .u64 _Z14nw_gpu1_kernelPhS_Pijj_param_2,
.param .u32 _Z14nw_gpu1_kernelPhS_Pijj_param_3,
.param .u32 _Z14nw_gpu1_kernelPhS_Pijj_param_4
)
{
.reg .pred %p<23>;
.reg .b16 %rs<3>;
.reg .b32 %r<92>;
.reg .b64 %rd<19>;

	.shared .align 4 .u32 _ZZ14nw_gpu1_kernelPhS_PijjE8q_offset;

	.shared .align 4 .u32 _ZZ14nw_gpu1_kernelPhS_PijjE8r_offset;

	.shared .align 4 .u32 _ZZ14nw_gpu1_kernelPhS_PijjE10loop_limit;

ld.param.u64 %rd4, [_Z14nw_gpu1_kernelPhS_Pijj_param_0];
ld.param.u64 %rd5, [_Z14nw_gpu1_kernelPhS_Pijj_param_1];
ld.param.u64 %rd6, [_Z14nw_gpu1_kernelPhS_Pijj_param_2];
ld.param.u32 %r41, [_Z14nw_gpu1_kernelPhS_Pijj_param_3];
ld.param.u32 %r42, [_Z14nw_gpu1_kernelPhS_Pijj_param_4];
cvta.to.global.u64 %rd1, %rd6;
mov.u32 %r1, %tid.x;
setp.ne.s32 %p1, %r1, 0;
@%p1 bra $L__BB0_12;

mov.u32 %r2, %nctaid.x;
mov.u32 %r3, %ctaid.x;
xor.b32 %r4, %r3, 134217727;
setp.eq.s32 %p2, %r42, 1;
@%p2 bra $L__BB0_4;

setp.ne.s32 %p3, %r42, 2;
@%p3 bra $L__BB0_5;

add.s32 %r43, %r41, 31;
sub.s32 %r44, %r3, %r2;
shl.b32 %r45, %r44, 5;
add.s32 %r46, %r45, %r43;
and.b32 %r82, %r46, -32;
st.shared.u32 [_ZZ14nw_gpu1_kernelPhS_PijjE8q_offset], %r82;
shl.b32 %r47, %r4, 5;
add.s32 %r48, %r43, %r47;
and.b32 %r49, %r48, -32;
st.shared.u32 [_ZZ14nw_gpu1_kernelPhS_PijjE8r_offset], %r49;
bra.uni $L__BB0_6;

$L__BB0_4:
shl.b32 %r82, %r3, 5;
st.shared.u32 [_ZZ14nw_gpu1_kernelPhS_PijjE8q_offset], %r82;
add.s32 %r50, %r4, %r2;
shl.b32 %r51, %r50, 5;
st.shared.u32 [_ZZ14nw_gpu1_kernelPhS_PijjE8r_offset], %r51;
bra.uni $L__BB0_6;

$L__BB0_5:
ld.shared.u32 %r82, [_ZZ14nw_gpu1_kernelPhS_PijjE8q_offset];

$L__BB0_6:
sub.s32 %r9, %r41, %r82;
setp.gt.u32 %p4, %r9, 32;
and.b32 %r10, %r41, 31;
@%p4 bra $L__BB0_9;
bra.uni $L__BB0_7;

$L__BB0_9:
setp.eq.s32 %p6, %r10, 0;
ld.shared.u32 %r55, [_ZZ14nw_gpu1_kernelPhS_PijjE8r_offset];
sub.s32 %r83, %r41, %r55;
setp.gt.u32 %p7, %r83, 32;
or.pred %p8, %p6, %p7;
mov.u32 %r84, 64;
@%p8 bra $L__BB0_11;
bra.uni $L__BB0_10;

$L__BB0_7:
setp.eq.s32 %p5, %r10, 0;
mov.u32 %r84, 64;
@%p5 bra $L__BB0_11;

ld.shared.u32 %r53, [_ZZ14nw_gpu1_kernelPhS_PijjE8r_offset];
sub.s32 %r83, %r41, %r53;

$L__BB0_10:
or.b32 %r56, %r83, %r9;
setp.lt.u32 %p9, %r56, 32;
or.b32 %r57, %r10, 32;
shl.b32 %r58, %r10, 1;
selp.b32 %r84, %r58, %r57, %p9;

$L__BB0_11:
st.shared.u32 [_ZZ14nw_gpu1_kernelPhS_PijjE10loop_limit], %r84;

$L__BB0_12:
bar.sync 0;
ld.shared.u32 %r59, [_ZZ14nw_gpu1_kernelPhS_PijjE10loop_limit];
setp.lt.u32 %p10, %r59, 2;
@%p10 bra $L__BB0_31;

not.b32 %r16, %r1;
add.s32 %r17, %r1, 32;
mov.u32 %r62, 31;
sub.s32 %r18, %r62, %r1;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;
mov.u32 %r86, 1;
mov.u32 %r85, 63;

$L__BB0_14:
setp.lt.u32 %p11, %r86, 33;
selp.b32 %r21, %r86, %r85, %p11;
ld.shared.u32 %r22, [_ZZ14nw_gpu1_kernelPhS_PijjE8q_offset];
@%p11 bra $L__BB0_16;
bra.uni $L__BB0_15;

$L__BB0_16:
add.s32 %r87, %r22, %r1;
ld.shared.u32 %r65, [_ZZ14nw_gpu1_kernelPhS_PijjE8r_offset];
add.s32 %r66, %r21, %r16;
add.s32 %r88, %r66, %r65;
bra.uni $L__BB0_17;

$L__BB0_15:
sub.s32 %r63, %r17, %r21;
add.s32 %r87, %r63, %r22;
ld.shared.u32 %r64, [_ZZ14nw_gpu1_kernelPhS_PijjE8r_offset];
add.s32 %r88, %r18, %r64;

$L__BB0_17:
setp.ge.u32 %p12, %r87, %r41;
setp.ge.u32 %p13, %r1, %r21;
or.pred %p14, %p13, %p12;
setp.ge.u32 %p15, %r88, %r41;
or.pred %p16, %p14, %p15;
@%p16 bra $L__BB0_30;

setp.eq.s32 %p17, %r87, 0;
@%p17 bra $L__BB0_20;

add.s32 %r67, %r87, -1;
mad.lo.s32 %r68, %r67, %r41, %r88;
mul.wide.u32 %rd7, %r68, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r89, [%rd8];
bra.uni $L__BB0_21;

$L__BB0_20:
not.b32 %r89, %r88;

$L__BB0_21:
setp.eq.s32 %p18, %r88, 0;
@%p18 bra $L__BB0_23;

mad.lo.s32 %r69, %r87, %r41, %r88;
add.s32 %r70, %r69, -1;
mul.wide.u32 %rd9, %r70, 4;
add.s64 %rd10, %rd1, %rd9;
ld.global.u32 %r90, [%rd10];
bra.uni $L__BB0_24;

$L__BB0_23:
not.b32 %r90, %r87;

$L__BB0_24:
@%p17 bra $L__BB0_28;

@%p18 bra $L__BB0_27;

add.s32 %r71, %r87, -1;
mad.lo.s32 %r72, %r71, %r41, %r88;
add.s32 %r73, %r72, -1;
mul.wide.u32 %rd11, %r73, 4;
add.s64 %rd12, %rd1, %rd11;
ld.global.u32 %r91, [%rd12];
bra.uni $L__BB0_29;

$L__BB0_28:
neg.s32 %r91, %r88;
bra.uni $L__BB0_29;

$L__BB0_27:
neg.s32 %r91, %r87;

$L__BB0_29:
cvt.s64.s32 %rd13, %r87;
add.s64 %rd14, %rd3, %rd13;
cvt.s64.s32 %rd15, %r88;
add.s64 %rd16, %rd2, %rd15;
ld.global.u8 %rs1, [%rd16];
ld.global.u8 %rs2, [%rd14];
setp.eq.s16 %p21, %rs2, %rs1;
selp.b32 %r74, 1, -1, %p21;
add.s32 %r75, %r74, %r91;
add.s32 %r76, %r90, -1;
add.s32 %r77, %r89, -1;
max.s32 %r78, %r77, %r76;
max.s32 %r79, %r75, %r78;
mad.lo.s32 %r80, %r87, %r41, %r88;
mul.wide.u32 %rd17, %r80, 4;
add.s64 %rd18, %rd1, %rd17;
st.global.u32 [%rd18], %r79;

$L__BB0_30:
bar.sync 0;
add.s32 %r85, %r85, -1;
ld.shared.u32 %r81, [_ZZ14nw_gpu1_kernelPhS_PijjE10loop_limit];
add.s32 %r86, %r86, 1;
setp.lt.u32 %p22, %r86, %r81;
@%p22 bra $L__BB0_14;

$L__BB0_31:
ret;

}

