<profile>

<section name = "Vivado HLS Report for 'filtrel_kernelXS'" level="0">
<item name = "Date">Sat Jun  4 16:23:47 2022
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">Sobel_SkLines</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 3.075, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, 6, no</column>
<column name=" + Loop 1.1">8160, 8160, 272, -, -, 30, no</column>
<column name="  ++ Loop 1.1.1">270, 270, 1, -, -, 270, no</column>
<column name=" + Loop 1.2">?, ?, ?, -, -, 9, no</column>
<column name="  ++ Loop 1.2.1">?, ?, 4 ~ 64, -, -, ?, no</column>
<column name="   +++ Loop 1.2.1.1">2, 61, 2, -, -, 1 ~ 30, no</column>
<column name=" + Loop 1.3">16260, 16260, 542, -, -, 30, no</column>
<column name="  ++ Loop 1.3.1">540, 540, 2, -, -, 270, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 471, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">4, -, 2, 1, -</column>
<column name="Multiplexer">-, -, -, 287, -</column>
<column name="Register">-, -, 304, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="TOP_fuct_mul_mul_pcA_U116">TOP_fuct_mul_mul_pcA, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buf1_U">filtrel_kernelXS_ncg, 4, 0, 0, 8100, 8, 1, 64800</column>
<column name="Line_Flag2_U">filtrel_kernelXS_ocq, 0, 2, 1, 9, 1, 1, 9</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="count_1_fu_352_p2">+, 0, 0, 11, 3, 1</column>
<column name="i_1_fu_409_p2">+, 0, 0, 12, 4, 1</column>
<column name="j_1_fu_468_p2">+, 0, 0, 39, 32, 1</column>
<column name="k_1_fu_494_p2">+, 0, 0, 15, 5, 1</column>
<column name="next_mul1_fu_573_p2">+, 0, 0, 25, 18, 10</column>
<column name="next_mul_fu_358_p2">+, 0, 0, 20, 13, 9</column>
<column name="p_sum1_fu_392_p2">+, 0, 0, 20, 13, 13</column>
<column name="p_sum_fu_509_p2">+, 0, 0, 21, 14, 14</column>
<column name="temp_2_fu_525_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp_12_fu_500_p2">+, 0, 0, 17, 10, 10</column>
<column name="xi_1_fu_382_p2">+, 0, 0, 16, 9, 1</column>
<column name="xi_2_fu_567_p2">+, 0, 0, 16, 9, 1</column>
<column name="yi_1_fu_370_p2">+, 0, 0, 15, 5, 1</column>
<column name="yi_2_fu_555_p2">+, 0, 0, 15, 5, 1</column>
<column name="tmp_3_fu_444_p2">-, 0, 0, 17, 10, 10</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_268">and, 0, 0, 2, 1, 1</column>
<column name="or_cond7_fu_462_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_fu_544_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond3_fu_561_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="exitcond4_fu_364_p2">icmp, 0, 0, 11, 5, 3</column>
<column name="exitcond6_fu_403_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="exitcond7_fu_376_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="exitcond8_fu_346_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="exitcond_fu_549_p2">icmp, 0, 0, 11, 5, 3</column>
<column name="tmp_13_fu_519_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_14_fu_532_p2">icmp, 0, 0, 20, 32, 5</column>
<column name="tmp_15_fu_538_p2">icmp, 0, 0, 11, 5, 3</column>
<column name="tmp_5_fu_450_p2">icmp, 0, 0, 20, 32, 5</column>
<column name="tmp_8_fu_488_p2">icmp, 0, 0, 11, 5, 3</column>
<column name="tmp_s_fu_478_p2">icmp, 0, 0, 20, 32, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11">or, 0, 0, 2, 1, 1</column>
<column name="tmp_6_fu_456_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Line_Flag2_address0">21, 4, 4, 16</column>
<column name="Line_Flag2_d0">15, 3, 1, 3</column>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_flag_be_phi_fu_304_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_temp_1_be_phi_fu_288_p6">15, 3, 32, 96</column>
<column name="count_reg_170">9, 2, 3, 6</column>
<column name="dst_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="dst_data_stream_V_din">15, 3, 8, 24</column>
<column name="flag_reg_238">9, 2, 1, 2</column>
<column name="i_reg_215">9, 2, 4, 8</column>
<column name="j_reg_249">9, 2, 32, 64</column>
<column name="k_reg_272">9, 2, 5, 10</column>
<column name="line_buf1_address0">15, 3, 13, 39</column>
<column name="phi_mul1_reg_335">9, 2, 18, 36</column>
<column name="phi_mul_reg_192">9, 2, 13, 26</column>
<column name="src_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="temp_1_reg_260">9, 2, 32, 64</column>
<column name="temp_reg_226">9, 2, 32, 64</column>
<column name="xi2_reg_324">9, 2, 9, 18</column>
<column name="xi_reg_204">9, 2, 9, 18</column>
<column name="yi1_reg_313">9, 2, 5, 10</column>
<column name="yi_reg_181">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Line_Flag2_addr_reg_637">4, 0, 4, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="count_1_reg_603">3, 0, 3, 0</column>
<column name="count_reg_170">3, 0, 3, 0</column>
<column name="flag_be_reg_299">1, 0, 1, 0</column>
<column name="flag_reg_238">1, 0, 1, 0</column>
<column name="i_1_reg_632">4, 0, 4, 0</column>
<column name="i_reg_215">4, 0, 4, 0</column>
<column name="j_1_reg_650">32, 0, 32, 0</column>
<column name="j_reg_249">32, 0, 32, 0</column>
<column name="k_1_reg_669">5, 0, 5, 0</column>
<column name="k_reg_272">5, 0, 5, 0</column>
<column name="next_mul1_reg_704">18, 0, 18, 0</column>
<column name="next_mul_reg_608">13, 0, 13, 0</column>
<column name="phi_mul1_reg_335">18, 0, 18, 0</column>
<column name="phi_mul_reg_192">13, 0, 13, 0</column>
<column name="temp_1_reg_260">32, 0, 32, 0</column>
<column name="temp_reg_226">32, 0, 32, 0</column>
<column name="tmp_3_reg_642">9, 0, 10, 1</column>
<column name="tmp_7_reg_655">14, 0, 14, 0</column>
<column name="tmp_8_reg_665">1, 0, 1, 0</column>
<column name="tmp_s_reg_660">1, 0, 1, 0</column>
<column name="xi2_reg_324">9, 0, 9, 0</column>
<column name="xi_2_reg_699">9, 0, 9, 0</column>
<column name="xi_reg_204">9, 0, 9, 0</column>
<column name="yi1_reg_313">5, 0, 5, 0</column>
<column name="yi_1_reg_616">5, 0, 5, 0</column>
<column name="yi_2_reg_691">5, 0, 5, 0</column>
<column name="yi_reg_181">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, filtrel_kernelXS, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, filtrel_kernelXS, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, filtrel_kernelXS, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, filtrel_kernelXS, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, filtrel_kernelXS, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, filtrel_kernelXS, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, filtrel_kernelXS, return value</column>
<column name="src_data_stream_V_dout">in, 8, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_empty_n">in, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_read">out, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="dst_data_stream_V_din">out, 8, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_full_n">in, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_write">out, 1, ap_fifo, dst_data_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
