$date
	Wed Dec 12 00:03:38 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fsm_tb $end
$var wire 1 ! Out $end
$var reg 1 " Clock $end
$var reg 1 # In $end
$var reg 1 $ Reset $end
$var reg 30 % values [29:0] $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 1 " clock $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var reg 3 ' bit_shift_reg [2:0] $end
$var reg 1 ! out $end
$var reg 2 ( state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
b0 &
b1010011100101110111111 %
0$
x#
0"
x!
$end
#10000
1$
#15000
b0 (
1"
#20000
0#
0"
0$
#40000
1!
b1 (
bx0 '
1"
b11101 &
#50000
0"
#60000
b10 (
bx00 '
1"
b11100 &
#70000
0"
#80000
b0 (
b0 '
1"
b11011 &
#90000
0"
#100000
0!
b1 (
1"
b11010 &
#110000
0"
#120000
b10 (
1"
b11001 &
#130000
0"
#140000
b0 (
1"
b11000 &
#150000
0"
#160000
b1 (
1"
b10111 &
#170000
0"
#180000
b10 (
1"
b10110 &
#190000
0"
#200000
b0 (
b1 '
1"
1#
b10101 &
#210000
0"
#220000
1!
b1 (
b10 '
1"
0#
b10100 &
#230000
0"
#240000
b10 (
b101 '
1"
1#
b10011 &
#250000
0"
#260000
b0 (
b10 '
1"
0#
b10010 &
#270000
0"
#280000
0!
b1 (
b100 '
1"
b10001 &
#290000
0"
#300000
b10 (
b1 '
1"
1#
b10000 &
#310000
0"
#320000
b0 (
b11 '
1"
b1111 &
#330000
0"
#340000
1!
b1 (
b111 '
1"
b1110 &
#350000
0"
#360000
b10 (
b110 '
1"
0#
b1101 &
#370000
0"
#380000
b0 (
b100 '
1"
b1100 &
#390000
0"
#400000
0!
b1 (
b1 '
1"
1#
b1011 &
#410000
0"
#420000
b10 (
b10 '
1"
0#
b1010 &
#430000
0"
#440000
b0 (
b101 '
1"
1#
b1001 &
#450000
0"
#460000
1!
b1 (
b11 '
1"
b1000 &
#470000
0"
#480000
b10 (
b111 '
1"
b111 &
#490000
0"
#500000
b0 (
b110 '
1"
0#
b110 &
#510000
0"
#520000
0!
b1 (
b101 '
1"
1#
b101 &
#530000
0"
#540000
b10 (
b11 '
1"
b100 &
#550000
0"
#560000
b0 (
b111 '
1"
b11 &
#570000
0"
#580000
1!
b1 (
1"
b10 &
#590000
0"
#600000
b10 (
1"
b1 &
#610000
0"
#620000
b0 (
1"
b0 &
#630000
0"
#640000
b11111111111111111111111111111111 &
