<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file sdram_controller_impl1_map.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA256
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Thu Mar 20 11:16:38 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o sdram_controller_impl1.tw1 -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1_map.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1_map.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#map_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_c" 117.509000 MHz (1635 errors)</FONT></A></LI>
</FONT>            4096 items scored, 1635 timing errors detected.
Warning:  88.652MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_c" 117.509000 MHz ;
            4096 items scored, 1635 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.770ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:              11.114ns  (44.4% logic, 55.6% route), 13 logic levels.

 Constraint Details:

     11.114ns physical path delay SLICE_28 to SLICE_22 exceeds
      8.510ns delay constraint less
      0.166ns DIN_SET requirement (totaling 8.344ns) by 2.770ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_28.CLK to    SLICE_28.Q0 SLICE_28 (from clk_c)
ROUTE         3   e 1.234    SLICE_28.Q0 to    SLICE_46.A1 state[4]
CTOF_DEL    ---     0.495    SLICE_46.A1 to    SLICE_46.F1 SLICE_46
ROUTE         2   e 1.234    SLICE_46.F1 to    SLICE_65.B1 N_206
CTOF_DEL    ---     0.495    SLICE_65.B1 to    SLICE_65.F1 SLICE_65
ROUTE         1   e 1.234    SLICE_65.F1 to    SLICE_49.D1 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2_2
CTOF_DEL    ---     0.495    SLICE_49.D1 to    SLICE_49.F1 SLICE_49
ROUTE        16   e 1.234    SLICE_49.F1 to     SLICE_8.C1 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2
C1TOFCO_DE  ---     0.889     SLICE_8.C1 to    SLICE_8.FCO SLICE_8
ROUTE         1   e 0.001    SLICE_8.FCO to    SLICE_7.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162    SLICE_7.FCI to    SLICE_7.FCO SLICE_7
ROUTE         1   e 0.001    SLICE_7.FCO to    SLICE_6.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    SLICE_6.FCI to    SLICE_6.FCO SLICE_6
ROUTE         1   e 0.001    SLICE_6.FCO to    SLICE_5.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    SLICE_5.FCI to    SLICE_5.FCO SLICE_5
ROUTE         1   e 0.001    SLICE_5.FCO to    SLICE_4.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    SLICE_4.FCI to    SLICE_4.FCO SLICE_4
ROUTE         1   e 0.001    SLICE_4.FCO to    SLICE_3.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    SLICE_3.FCI to    SLICE_3.FCO SLICE_3
ROUTE         1   e 0.001    SLICE_3.FCO to    SLICE_2.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    SLICE_2.FCI to    SLICE_2.FCO SLICE_2
ROUTE         1   e 0.001    SLICE_2.FCO to    SLICE_1.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    SLICE_1.FCI to     SLICE_1.F1 SLICE_1
ROUTE         1   e 1.234     SLICE_1.F1 to    SLICE_22.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495    SLICE_22.D1 to    SLICE_22.F1 SLICE_22
ROUTE         1   e 0.001    SLICE_22.F1 to   SLICE_22.DI1 next_delay_counter[14] (to clk_c)
                  --------
                   11.114   (44.4% logic, 55.6% route), 13 logic levels.

Warning:  88.652MHz is the maximum frequency for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 117.509000 MHz ;  |  117.509 MHz|   88.652 MHz|  13 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
next_state_0_sqmuxa_7_i_a2              |      41|     960|     58.72%
                                        |        |        |
un1_delay_counter_16_cry_8              |       1|     882|     53.94%
                                        |        |        |
un1_delay_counter_16_cry_6              |       1|     868|     53.09%
                                        |        |        |
un1_delay_counter_16_cry_10             |       1|     792|     48.44%
                                        |        |        |
un1_delay_counter_16_cry_4              |       1|     750|     45.87%
                                        |        |        |
un1_next_init_refresh_counter_0_sqmuxa_i|        |        |
_0_0_a2                                 |      16|     651|     39.82%
                                        |        |        |
un1_delay_counter_16_cry_12             |       1|     598|     36.57%
                                        |        |        |
un1_delay_counter_16_cry_2              |       1|     528|     32.29%
                                        |        |        |
un1_next_init_refresh_counter_0_sqmuxa_i|        |        |
_0_0_a2_2                               |       1|     525|     32.11%
                                        |        |        |
N_206                                   |       2|     336|     20.55%
                                        |        |        |
un1_delay_counter_16_cry_13_0_S1        |       1|     305|     18.65%
                                        |        |        |
next_delay_counter[14]                  |       1|     305|     18.65%
                                        |        |        |
un1_delay_counter_16_cry_13_0_S0        |       1|     302|     18.47%
                                        |        |        |
next_delay_counter[13]                  |       1|     302|     18.47%
                                        |        |        |
un1_delay_counter_16_cry_11_0_S1        |       1|     259|     15.84%
                                        |        |        |
next_delay_counter[12]                  |       1|     259|     15.84%
                                        |        |        |
next_state_0_sqmuxa_7_i_a2_10           |       1|     256|     15.66%
                                        |        |        |
next_state_0_sqmuxa_7_i_a2_9            |       1|     256|     15.66%
                                        |        |        |
next_state_0_sqmuxa_7_i_a2_8            |       1|     256|     15.66%
                                        |        |        |
un1_delay_counter_16_cry_0              |       1|     222|     13.58%
                                        |        |        |
un1_delay_counter_16_cry_9_0_S1         |       1|     213|     13.03%
                                        |        |        |
next_delay_counter[10]                  |       1|     213|     13.03%
                                        |        |        |
next_state_0_sqmuxa_7_i_a2_7            |       1|     192|     11.74%
                                        |        |        |
un1_delay_counter_16_cry_7_0_S1         |       1|     167|     10.21%
                                        |        |        |
next_delay_counter[8]                   |       1|     167|     10.21%
                                        |        |        |
----------------------------------------------------------------------------


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 70
   Covered under: FREQUENCY NET "clk_c" 117.509000 MHz ;


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 1635  Score: 1056261
Cumulative negative slack: 1056261

Constraints cover 4204 paths, 1 nets, and 491 connections (58.38% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Thu Mar 20 11:16:38 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o sdram_controller_impl1.tw1 -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1_map.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1_map.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_c" 117.509000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_c" 117.509000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[13]  (to clk_c +)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133   SLICE_10.CLK to    SLICE_10.Q0 SLICE_10 (from clk_c)
ROUTE         2   e 0.199    SLICE_10.Q0 to    SLICE_10.A0 refresh_counter[13]
CTOF_DEL    ---     0.101    SLICE_10.A0 to    SLICE_10.F0 SLICE_10
ROUTE         1   e 0.001    SLICE_10.F0 to   SLICE_10.DI0 refresh_counter_3[13] (to clk_c)
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 117.509000 MHz ;  |     0.000 ns|     0.447 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 70
   Covered under: FREQUENCY NET "clk_c" 117.509000 MHz ;


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4204 paths, 1 nets, and 491 connections (58.38% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 1635 (setup), 0 (hold)
Score: 1056261 (setup), 0 (hold)
Cumulative negative slack: 1056261 (1056261+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
