{
  "items": [
    {
      "text": "JEDEC SOLID STATE TECHNOLOGY ASSOCIATION\nNOTICE \n \nJEDEC standards and publications contain material that has been prepared, reviewed, and \napproved through the JEDEC Board of Directors level and subsequently reviewed and approved\nby the JEDEC legal counsel. \n \nJEDEC standards and publications are designed to serve the public interest through eliminating \nmisunderstandings between manufacturers and purchasers, facilitating interchangeability and \nimprovement of products, and assisting the purchaser in selecting and obtaining with minimum \ndelay the proper product for use by those other than JEDEC members, whether the standard is to\nbe used either domestically or internationally. \n \nJEDEC standards and publications are adopted without regard to whether or not their adoption \nmay involve patents or articles, materials, or processes. By such action JEDEC does not assume \nany liability to any patent owner, nor does it assume any obligation whatever to parties adopting\nthe JEDEC standards or publications. \n \nThe information included in JEDEC standards and publications represents a sound approach to \nproduct specification and application, principally from the solid state device manufacturer \nviewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or \npublication may be further processed and ultimately become an ANSI standard. \n \nNo claims to be in conformance with this standard may be made unless all requirements stated in\nthe standard are met. \n \nInquiries, comments, and suggestions relative to the content of this JEDEC standard or \npublication should be addressed to JEDEC at the address below, or refer to www.jedec.org under\nStandards and Documents for alternative contact information. \n \nPublished by \n©JEDEC Solid State Technology Association 2020 \n3103 North 10th Street \nSuite 240 South \nArlington, VA 22201-2108 \n \n \nJEDEC retains the copyright on this material.  By downloading this file the individual agrees not",
      "metadata": {
        "start_page": 1,
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "te Technology Association 2020 \n3103 North 10th Street \nSuite 240 South \nArlington, VA 22201-2108 \n \n \nJEDEC retains the copyright on this material.  By downloading this file the individual agrees not\nto charge for or resell the resulting material. \n \n \nPRICE: Contact JEDEC \n \n \nPrinted in the U.S.A.  \nAll rights reserved\nDON'T VIOLATE\nTHE\nLAW!\nThis document is copyrighted by JEDEC and may not be\nreproduced without permission.\nFor information, contact:\nJEDEC Solid State Technology Association\n3103 North 10th Street\nSuite 240 South\nArlington, VA 22201-2107\nor refer to www.jedec.org under Standards-Documents/Copyright Information.\nJEDEC Standard No. 79-5\nContents",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "State Technology Association\n3103 North 10th Street\nSuite 240 South\nArlington, VA 22201-2107\nor refer to www.jedec.org under Standards-Documents/Copyright Information.\nJEDEC Standard No. 79-5\nContents\n1   Scope ......................................................................................................................................................1\n1.1   JM7 Verbal Forms and Terms........................................................................................................1\n1.2   Significance of Light Grey Text in this Document ..........................................................................1\n2   DDR5 SDRAM Package, Pinout Description and Addressing.................................................................2\n2.1   DDR5 SDRAM Row for X4, X8 ......................................................................................................2\n2.2   DDR5 SDRAM Ball Pitch ...............................................................................................................2\n2.3   DDR5 SDRAM Columns for X4, X8 ...............................................................................................2\n2.4   DDR5 SDRAM X4/8 Ballout using MO-210 ...................................................................................3\n2.5   DDR5 SDRAM X16 Ballout uSing MO-210....................................................................................4\n2.6   Pinout Description..........................................................................................................................5\n2.7   DDR5 SDRAM Addressing ...........................................................................................................6\n3   Functional Description .............................................................................................................................8\n3.1   Simplified State Diagram................................................................................................................8\n3.2   Basic Functionality .........................................................................................................................9\n3.3   Reset and Initialization Procedure .................................................................................................9\n3.3.1   Power-up Initialization Sequence .......................................................................................10\n3.3.2   Reset Initialization with Stable Power.................................................................................12\n3.3.3   Input Voltage Power-up and Power-Down Sequence ........................................................13\n3.4   Mode Register Definition..............................................................................................................14\n3.4.1   Mode Register Read (MRR) ...............................................................................................14\n3.4.2   Mode Register WRITE (MRW) ...........................................................................................17\n3.4.3   DFE Mode Register Write Update Timing ..........................................................................17\n3.4.4   Mode Register Truth Tables and Timing Constraints .........................................................18\n3.5   Mode Registers............................................................................................................................21\n3.5.1   Mode Register Assignment and Definition in DDR5 SDRAM.............................................21\n3.5.2   MR0 (MA[7:0]=00H) Burst Length and CAS Latency .........................................................29\n3.5.3   MR1 (MA [7:0] = 01H) - PDA Mode Details ........................................................................30\n3.5.4   MR2 (MA [7:0] = 02H) - Functional Modes MR2 Register Information...............................31\n3.5.5   MR3 (MA[7:0]=03H) - DQS Training...................................................................................32\n3.5.6   MR4 (MA[7:0]=04H) - Refresh Settings..............................................................................33\n3.5.7   MR5 (MA[7:0]=05H) - IO Settings.......................................................................................34\n3.5.8   MR6 (MA[7:0]=06H) - Write Recovery Time & tRTP ..........................................................35\n3.5.9   MR7 (MA[7:0]=07H) - RFU .................................................................................................35\n3.5.10   MR8 (MA[7:0]=08H) - Preamble / Postamble ...................................................................36\n3.5.11   MR9 (MA[7:0]=09H) - VREF Configuration ......................................................................36\n3.5.12   MR10 (MA[7:0]=0AH) - VrefDQ Calibration Value............................................................37\n3.5.13   MR11 (MA[7:0]=0BH) - Vref CA Calibration Value...........................................................38\n3.5.14   MR12 (MA[7:0]=0CH) - Vref CS Calibration Value...........................................................39\n3.5.15   MR13 (MA [7:0] = 0DH) - tCCD_L ....................................................................................40\n3.5.16   MR14 (MA[7:0]=0EH) - Transparency ECC Configuration ...............................................41\n3.5.17   MR15 (MA[7:0]=0FH) - Transparency ECC Threshold per Gb of Memory Cells\nand Automatic ECS in Self Refresh..............................................................................42\n3.5.18   MR16 (MA [7:0] = 10H) - Row Address with Max Errors 1 ...............................................43\n3.5.19   MR17 (MA [7:0] = 11H) - Row Address with Max Errors 2 ...............................................43\n3.5.20   MR18 (MA [7:0] = 12H) - Row Address with Max Errors 3 ...............................................43\n3.5.21   MR19 (MA [7:0] = 13H) - Max Row Error Count...............................................................44\n3.5.22   MR20 (MA [7:0] = 14H) - Error Count (EC) ......................................................................44\n3.5.23   MR21 (MA [7:0] = 15H) - RFU ..........................................................................................44\n3.5.24   MR22 (MA [7:0] = 16H) - RFU ..........................................................................................44\n3.5.25   MR23 (MA [7:0] = 17H) - PPR Settings ............................................................................45\n3.5.26   MR24 (MA [7:0] = 18H) - PPR Guard Key........................................................................45\n3.5.27   MR25 (MA[7:0]=19H) - Read Training Mode Settings......................................................46\n3.5.28   MR26 (MA[7:0]=1AH) - Read Pattern Data0 / LFSR0......................................................46\n3.5.29   MR27 (MA[7:0]=1BH) - Read Pattern Data1 / LFSR1......................................................47\n3.5.30   MR28 (MA[7:0]=1CH) - Read Pattern Invert DQL7:0 (DQ7:0) .........................................48",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "]=1BH) - Read Pattern Data1 / LFSR1......................................................47\n3.5.30   MR28 (MA[7:0]=1CH) - Read Pattern Invert DQL7:0 (DQ7:0) .........................................48\nJEDEC Standard No. 79-5\nContents (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "...............................................47\n3.5.30   MR28 (MA[7:0]=1CH) - Read Pattern Invert DQL7:0 (DQ7:0) .........................................48\nJEDEC Standard No. 79-5\nContents (Cont’d)\n3.5.31   MR29 (MA[7:0]= DH) - Read Pattern Invert DQU7:0 (DQ15:8)........................................49\n3.5.32   MR30 (MA[7:0]=1EH) - Read LFSR Assignments............................................................50\n3.5.33   MR31 (MA[7:0]=1FH) - Read Training Pattern Address...................................................50\n3.5.34   MR32 (MA[7:0]=20H) - CK & CS ODT .............................................................................51\n3.5.35   MR33 (MA[7:0]=21H) - CA & DQS_PARK ODT...............................................................52\n3.5.36   MR34 (MA[7:0]=22H) - RTT_PARK & RTT_WR ..............................................................53\n3.5.37   MR35 (MA[7:0]=23H) - RTT_NOM_WR & RTT_NOM_RD ..............................................54\n3.5.38   MR36 (MA[7:0]=24H) - RTT Loopback.............................................................................54\n3.5.39   MR37 (MA[7:0]= 25H) - ODTL Write Control Offset .........................................................55\n3.5.40   MR38 (MA[7:0]=26H) - ODTL NT Write Control Offset ....................................................56\n3.5.41   MR39 (MA[7:0]=27H) - ODTL NT Read Control Offset ....................................................57\n3.5.42   MR40 (MA[7:0]=28H) - Read DQS Offset Timing.............................................................58\n3.5.43   MR41 (MA[7:0]=29H) - RFU .............................................................................................58\n3.5.44   MR42 (MA[7:0]=2AH) - DCA Types Supported................................................................59\n3.5.45   MR43 (MA[7:0]=2BH) - DCA Settings 1 ...........................................................................60\n3.5.46   MR44 (MA[7:0]=2CH) - DCA Settings 2 ...........................................................................61\n3.5.47   MR45 (MA[7:0]=2DH) - DQS Interval Control...................................................................62\n3.5.48   MR46 (MA[7:0]=2EH) - DQS Osc Count - LSB ................................................................63\n3.5.49   MR47 (MA[7:0]=2FH) - DQS Osc Count - MSB ...............................................................63\n3.5.50   MR48 (MA[7:0]=30H) - Write Pattern Mode .....................................................................64\n3.5.51   MR50 (MA[7:0]=32H) - Write CRC Settings .....................................................................64\n3.5.52   MR51 (MA[7:0]=33H) - Write CRC Auto-Disable Threshold.............................................65\n3.5.53   MR52 (MA[7:0]=34H) - Write CRC Auto-Disable Window................................................65\n3.5.54   MR53 (MA[7:0]=35H) - Loopback.....................................................................................66\n3.5.55   MR54 (MA[7:0]=36H) - hPPR Resources.........................................................................67\n3.5.56   MR55 (MA[7:0]=37H) - hPPR Resources.........................................................................68\n3.5.57   MR56 (MA[7:0]=38H) - hPPR Resources.........................................................................69\n3.5.58   MR57 (MA[7:0]=39H) - hPPR Resources.........................................................................70\n3.5.59   MR58 (MA[7:0]=3AH) - Refresh Management .................................................................71\n3.5.60   MR59 (MA[7:0]=3BH) - RFM RAA Counter......................................................................71\n3.5.61   MR60 (MA[7:0]=3CH) - RFU ............................................................................................71\n3.5.62   MR61 (MA[7:0]=3DH) - Package Output Driver Test Mode .............................................72\n3.5.63   MR62 (MA[7:0]=3EH) - Vendor Specified.........................................................................72\n3.5.64   MR63 (MA[7:0]=3FH) - DRAM Scratch Pad .....................................................................73\n3.5.65   Mode Register Definitions for DFE ...................................................................................73\n3.5.66   MR103 (MA[7:0]=67H) - DQSL_t DCA for IBCLK and QCLK...........................................75\n3.5.67   MR104 (MA[7:0]=68H) - DQSL_t DCA for QBCLK...........................................................75\n3.5.68   MR105 (MA[7:0]=69H) - DQSL_c DCA for IBCLK and QCLK..........................................76\n3.5.69   MR106 (MA[7:0]=6AH) - DQSL_c DCA for QBCLK .........................................................76\n3.5.70   MR107 (MA[7:0]=6BH) - DQSU_t DCA for IBCLK and QCLK..........................................77\n3.5.71   MR108 (MA[7:0]=6CH) - DQSU_t DCA for QBCLK .........................................................77\n3.5.72   MR109 (MA[7:0]=6DH) - DQSU_c DCA for IBCLK and QCLK.........................................78\n3.5.73   MR110 (MA[7:0]=6EH) - DQSU_c DCA for QBCLK.........................................................78\n3.5.74   MR111 (MA[7:0]=69H) - DFE Global Settings..................................................................79\n3.5.75   MR112 (MA[7:0]=70H) through MR248 (MA[7:0]=F8H) - DFE Gain Bias ........................80\n3.5.76   MR113 (MA[7:0]=71H) through MR249 (MA[7:0]=F9H) - DFE Tap-1 ..............................81\n3.5.77   MR114 (MA[7:0]=72H) through MR250 (MA[7:0]=FAH) - DFE Tap-2 ..............................82\n3.5.78   MR115 (MA[7:0]=73H) through MR251 (MA[7:0]=FBH) - DFE Tap-3 ..............................83\n3.5.79   MR116 (MA[7:0]=74H) through MR252 (MA[7:0]=FCH) - DFE Tap-4..............................84\n3.5.80   MR117 (MA[7:0]=75H) - RFU ...........................................................................................84\n3.5.81   MR118 (MA[7:0]=76H) - DML VrefDQ Offset ...................................................................85\n3.5.82   MR126 (MA[7:0]=7EH) - DMU VrefDQ Offset ..................................................................85\n3.5.83   MR133 (MA[7:0]=85H) - DQL0 DCA for IBCLK and QCLK ..............................................86\n3.5.84   MR134 (MA[7:0]=86H) - DQL0 DCA for QBCLK and DQL0 VrefDQ Offset .....................86\n3.5.85   MR141 (MA[7:0]=8DH) - DQL1 DCA for IBCLK and QCLK .............................................87",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ".84   MR134 (MA[7:0]=86H) - DQL0 DCA for QBCLK and DQL0 VrefDQ Offset .....................86\n3.5.85   MR141 (MA[7:0]=8DH) - DQL1 DCA for IBCLK and QCLK .............................................87\nJEDEC Standard No. 79-5\n Contents (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "CLK and DQL0 VrefDQ Offset .....................86\n3.5.85   MR141 (MA[7:0]=8DH) - DQL1 DCA for IBCLK and QCLK .............................................87\nJEDEC Standard No. 79-5\n Contents (Cont’d)\n3.5.86   MR142 (MA[7:0]=8EH) - DQL1 DCA for QBCLK and DQL1 VrefDQ Offset.....................87\n3.5.87   MR149 (MA[7:0]=95H) - DQL2 DCA for IBCLK and QCLK ..............................................88\n3.5.88   MR150 (MA[7:0]=96H) - DQL2 DCA for QBCLK and DQL2 VrefDQ Offset .....................88\n3.5.89   MR157 (MA[7:0]=9DH) - DQL3 DCA for IBCLK and QCLK .............................................89\n3.5.90   MR158 (MA[7:0]=9EH) - DQL3 DCA for QBCLK and DQL3 VrefDQ Offset.....................89\n3.5.91   MR165 (MA[7:0]=A5H) - DQL4 DCA for IBCLK and QCLK..............................................90\n3.5.92   MR166 (MA[7:0]=A6H) - DQL4 DCA for QBCLK and DQL4 VrefDQ Offset.....................90\n3.5.93   MR173 (MA[7:0]=ADH) - DQL5 DCA for IBCLK and QCLK.............................................91\n3.5.94   MR174 (MA[7:0]=AEH) - DQL5 DCA for QBCLK and DQL5 VrefDQ Offset ....................91\n3.5.95   MR181 (MA[7:0]=B5H) - DQL6 DCA for IBCLK and QCLK..............................................92\n3.5.96   MR182 (MA[7:0]=B6H) - DQL6 DCA for QBCLK and DQL6 VrefDQ Offset.....................92\n3.5.97   MR189 (MA[7:0]=BDH) - DQL7 DCA for IBCLK and QCLK.............................................93\n3.5.98   MR190 (MA[7:0]=BEH) - DQL7 DCA for QBCLK and DQL7 VrefDQ Offset ....................93\n3.5.99   MR197 (MA[7:0]=C5H) - DQU0 DCA for IBCLK and QCLK.............................................94\n3.5.100   MR198 (MA[7:0]=C6H) - DQU0 DCA for QBCLK and DQU0 VrefDQ Offset .................94\n3.5.101   MR205 (MA[7:0]=CDH) - DQU1 DCA for IBCLK and QCLK ..........................................95\n3.5.102   MR206 (MA[7:0]=CEH) - DQU1 DCA for QBCLK and DQU1 VrefDQ Offset.................95\n3.5.103   MR213 (MA[7:0]=D5H) - DQU2 DCA for IBCLK and QCLK...........................................96\n3.5.104   MR214 (MA[7:0]=D6H) - DQU2 DCA for QBCLK and DQU2 VrefDQ Offset .................96\n3.5.105   MR221 (MA[7:0]=DDH) - DQU3 DCA for IBCLK and QCLK ..........................................97\n3.5.106   MR222 (MA[7:0]=DEH) - DQU3 DCA for QBCLK and DQU3 VrefDQ Offset.................97\n3.5.107   MR229 (MA[7:0]=E5H) - DQU4 DCA for IBCLK and QCLK ...........................................98\n3.5.108   MR230 (MA[7:0]=E6H) - DQU4 DCA for QBCLK and DQU4 VrefDQ Offset .................98\n3.5.109   MR237 (MA[7:0]=EDH) - DQU5 DCA for IBCLK and QCLK ..........................................99\n3.5.110   MR238 (MA[7:0]=EEH) - DQU5 DCA for QBCLK and DQU5 VrefDQ Offset .................99\n3.5.111   MR245 (MA[7:0]=F5H) - DQU6 DCA for IBCLK and QCLK .........................................100\n3.5.112   MR246 (MA[7:0]=F6H) - DQU6 DCA for QBCLK and DQU6 VrefDQ Offset................100\n3.5.113   MR253 (MA[7:0]=FDH) - DQU7 DCA for IBCLK and QCLK.........................................101\n3.5.114   MR254 (MA[7:0]=FEH) - DQU7 DCA for QBCLK and DQU7 VrefDQ Offset ...............101\n3.5.115   Undefined Mode Registers Spaced in DFE, per bit DCA, and per bit\nVrefDQ Sections.........................................................................................................102\n4   DDR5 SDRAM Command Description and Operation ........................................................................103\n4.1   Command Truth Table ...............................................................................................................103\n4.2   Burst Length, Type and Order....................................................................................................105\n4.2.1   Burst Type and Burst Order for Optional BL32 Mode.......................................................105\n4.3   Precharge Command.................................................................................................................106\n4.3.1    Precharge Command Modes...........................................................................................106\n4.4   Programmable Preamble & Postamble......................................................................................107\n4.4.1    Read Preamble & Postamble ..........................................................................................107\n4.4.2   Write Preamble & Postamble ...........................................................................................108\n4.4.3   Write Preamble Timings ...................................................................................................109\n4.5   Interamble ..................................................................................................................................110\n4.5.1   Read Interamble Timing Diagrams...................................................................................110\n4.5.2   Write Interamble Timing Diagrams ...................................................................................112\n4.6   Activate Command.....................................................................................................................113\n4.7   Read Operation..........................................................................................................................114\n4.7.1   Read Burst Operation.......................................................................................................114\n4.7.2   Burst Read Operation Followed by a Precharge..............................................................115\n4.7.3   Read Burst Operation for Optional BL32 Mode................................................................119\n4.7.4   Read and Write Command Interval ..................................................................................121\n4.7.5   Read and Write Command Interval for Optional BL32 Modes .........................................123\n4.7.6   Read and Write Command Interval for 3DS .....................................................................124\n4.8   Write Operation..........................................................................................................................127\n4.8.1   Write Data Mask ...............................................................................................................127\n4.8.2   Write Burst Operation .......................................................................................................128",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "............................................................127\n4.8.2   Write Burst Operation .......................................................................................................128\nJEDEC Standard No. 79-5\nContents (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "..................127\n4.8.2   Write Burst Operation .......................................................................................................128\nJEDEC Standard No. 79-5\nContents (Cont’d)\n4.8.3   Write Timing Parameters..................................................................................................130\n4.8.4   Write Burst Operation for Optional BL32 Mode................................................................131\n4.8.5   Same Bank Group Write to Write Timings........................................................................133\n4.8.6   Different Bank-Group Write to Write Timings ...................................................................133\n4.8.7   Write Timing Violations.....................................................................................................134\n4.8.8   Write Enable Timings .......................................................................................................135\n4.9   Self Refresh Operation...............................................................................................................138\n4.9.1   Self Refresh in 2N Mode ..................................................................................................141\n4.10   Power Down Mode...................................................................................................................142\n4.10.1   Power-Down Entry and Exit............................................................................................142\n4.11   Input Clock Frequency Change................................................................................................145\n4.11.1   Frequency Change Steps...............................................................................................145\n4.12   Maximum Power Saving Mode (MPSM) ..................................................................................147\n4.12.1   MPSM Idle State.............................................................................................................148\n4.12.2   MPSM Power Down State..............................................................................................148\n4.12.3   MPSM Deep Power Down State ....................................................................................148\n4.12.4   MPSM Command Timings..............................................................................................148\n4.13   Refresh Operation....................................................................................................................149\n4.13.1   Refresh Modes ...............................................................................................................150\n4.13.2   Changing Refresh Mode.................................................................................................150\n4.13.3    Same Bank Refresh ......................................................................................................153\n4.13.4   tREFI and tRFC Parameters ..........................................................................................155\n4.13.5   tREFI and tRFC Parameters for 3DS Devices ...............................................................155\n4.13.6   Refresh Operation Scheduling Flexibility........................................................................157\n4.13.7   Self Refresh Entry and Exit ............................................................................................158\n4.14   Temperature Sensor ................................................................................................................160\n4.14.1   Temperature Sensor Usage for 3D Stacked (3DS) Devices ..........................................162\n4.14.2   Temperature Encoding...................................................................................................162\n4.14.3   MR4 Definition – for Reference Only..............................................................................162\n4.15   Multi-Purpose Command (MPC)..............................................................................................164\n4.15.1   Introduction.....................................................................................................................164\n4.15.2   MPC Opcodes ................................................................................................................165\n4.15.3   MPC Command Timings ................................................................................................167\n4.16   Per DRAM Addressability (PDA)..............................................................................................169\n4.16.1   PDA Enumerate ID Programming ..................................................................................170\n4.16.2   PDA Select ID Operation................................................................................................173\n4.17   Read Training Pattern..............................................................................................................175\n4.17.1   Introduction.....................................................................................................................175\n4.17.2   LFSR Pattern Generation...............................................................................................177\n4.17.3   Read Training Pattern Examples....................................................................................179\n4.17.4   Read Training Pattern Timing Diagrams ........................................................................182\n4.18   Read Preamble Training Mode ................................................................................................183\n4.18.1   Introduction.....................................................................................................................183\n4.18.2   Entry and Exit for Preamble Training Mode....................................................................183\n4.18.3   Preamble Training Mode Operation ...............................................................................183\n4.19   CA Training Mode (CATM).......................................................................................................184\n4.19.1   Introduction.....................................................................................................................184\n4.19.2   Entry and Exit for CA Training Mode..............................................................................184\n4.19.3   CA Training Mode (CATM) Operation ............................................................................185\n4.20   CS Training Mode (CSTM).......................................................................................................187\n4.20.1   Introduction.....................................................................................................................187\n4.20.2   Entry and Exit for CS Training Mode..............................................................................187\n4.20.3   CS Training Mode (CSTM) Operation ............................................................................187\n4.21   Write Leveling Training Mode ..................................................................................................191\n4.21.1   Introduction.....................................................................................................................191",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ".......................................................191\n4.21.1   Introduction.....................................................................................................................191\nJEDEC Standard No. 79-5\n Contents (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "............191\n4.21.1   Introduction.....................................................................................................................191\nJEDEC Standard No. 79-5\n Contents (Cont’d)\n4.21.2   Write Leveling Mode Registers.......................................................................................192\n4.21.3   External Write Leveling Training Operation....................................................................193\n4.21.4   Write Leveling Internal Cycle Alignment Operation ........................................................194\n4.21.5   Write Leveling Internal Phase Alignment and Final Host DQS Timing Operation..........196\n4.21.6   DRAM Termination During Write Leveling......................................................................197\n4.22   Connectivity Test (CT) Mode ...................................................................................................198\n4.22.1   Introduction.....................................................................................................................198\n4.22.2   Pin Mapping....................................................................................................................198\n4.22.3   Logic Equations..............................................................................................................199\n4.23   ZQ Calibration Commands.......................................................................................................201\n4.23.1    ZQ Calibration Description ............................................................................................201\n4.23.2   ZQ External Resistor, Tolerance, and Capacitive Loading.............................................201\n4.24   VrefCA Command....................................................................................................................202\n4.24.1   Introduction.....................................................................................................................202\n4.24.2   VrefCA Command Timing...............................................................................................202\n4.25   VrefCS Command....................................................................................................................203\n4.25.1   Introduction.....................................................................................................................203\n4.25.2   VrefCS Command Timing...............................................................................................203\n4.26   VrefCA Training Specification ..................................................................................................205\n4.27   VrefCS Training Specification ..................................................................................................211\n4.28   VrefDQ Calibration Specification..............................................................................................217\n4.29   Post Package Repair (PPR).....................................................................................................223\n4.29.1   Hard PPR (hPPR)...........................................................................................................224\n4.29.2   Soft Post Package Repair (sPPR)..................................................................................226\n4.29.3   MBIST PPR ....................................................................................................................227\n4.30   Decision Feedback Equalization..............................................................................................228\n4.30.1   Introduction.....................................................................................................................228\n4.30.2   Pulse Response of a Reflective Memory Channel .........................................................228\n4.30.3   Components of the DFE .................................................................................................229\n4.31   DQS Interval Oscillator.............................................................................................................234\n4.32   tDQS2DQ Offset Due to Temperature and Voltage Variation..................................................237\n4.33   2N Mode...................................................................................................................................239\n4.33.1   1N / 2N Mode Clarifications............................................................................................240\n4.34   Write Pattern Command...........................................................................................................241\n4.35   On-Die ECC .............................................................................................................................243\n4.35.1   SEC Overview ................................................................................................................243\n4.36   DDR5 ECC Transparency and Error Scrub .............................................................................244\n4.36.1   Mode Register and DRAM Initialization Prior to ECS Mode Operation ..........................245\n4.36.2   ECS Operation ...............................................................................................................245\n4.36.3   ECS Error Tracking ........................................................................................................248\n4.36.4   3DS Operation................................................................................................................249\n4.37   CRC .........................................................................................................................................250\n4.37.1   CRC Polynomial and Logic Equation .............................................................................250\n4.37.2   CRC Data Bit Mapping for x4 Devices ...........................................................................251\n4.37.3   CRC Data Bit Mapping for x8 Devices ...........................................................................252\n4.37.4   CRC Data Bit Mapping for x16 Devices .........................................................................252\n4.37.5   Write CRC for x4, x8 and x16 Devices...........................................................................253\n4.37.6   Write CRC Auto-Disable.................................................................................................254\n4.37.7   Read CRC for x4, x8 and x16 Devices...........................................................................255\n4.37.8   CRC Burst Order ............................................................................................................255\n4.37.9   Write CRC Error Handling ..............................................................................................255\n4.37.10   CRC Bit Mapping in BC8 Mode....................................................................................256\n4.37.11   CRC Bit Mapping in BL32 Mode...................................................................................257\n4.38   Loopback..................................................................................................................................258\n4.38.1   Loopback Output Definition ............................................................................................258",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ".................................................................258\n4.38.1   Loopback Output Definition ............................................................................................258\nJEDEC Standard No. 79-5\nContents (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ".......................258\n4.38.1   Loopback Output Definition ............................................................................................258\nJEDEC Standard No. 79-5\nContents (Cont’d)\n4.38.2   Loopback Phase.............................................................................................................259\n4.38.3   Loopback Output Mode ..................................................................................................259\n4.38.4   Loopback Timing and Levels..........................................................................................262\n4.39   CA_ODT Strap Operation ........................................................................................................263\n4.39.1   CA/CS/CK ODT Settings................................................................................................264\n4.40   Duty Cycle Adjuster (DCA).......................................................................................................265\n4.40.1   Duty Cycle Adjuster Range ............................................................................................265\n4.40.2    The Relationship between DCA Code Change and Single/Two-Phase\nInternal Clock(s)/DQS Timing .....................................................................................265\n4.40.3    The Relationship between DCA Code Change and 4-Phase Internal\nClock(s)/DQS Timing..................................................................................................267\n4.40.4   The Relationship between DCA Code Change and DQs Output/DQS Timing...............268\n4.41   Refresh Management (RFM) ...................................................................................................269\n4.42   Package Output Driver Test Mode (Optional)..........................................................................271\n4.43   IO Features and Modes ...........................................................................................................272\n4.43.1   Data Output Disable .......................................................................................................272\n4.43.2   TDQS/DM.......................................................................................................................272\n5   On-Die Termination .............................................................................................................................273\n5.1   On-Die Termination for DQ ........................................................................................................273\n5.2   ODT Modes, Timing Diagrams and State Table ........................................................................274\n5.3   Dynamic ODT.............................................................................................................................277\n5.3.1   ODT Functional Description .............................................................................................277\n5.3.2   ODT tADC Clarifications...................................................................................................280\n5.3.3   ODT Timing Diagrams......................................................................................................281\n5.4   On-Die Termination for CA, CS, CK_t, CK_c.............................................................................288\n5.4.1   Supported On-Die Termination Values.............................................................................289\n5.5   On-Die Termination for Loopback Signals .................................................................................290\n6   AC & DC Operating Conditions ...........................................................................................................291\n6.1   Absolute Maximum Ratings .......................................................................................................291\n6.2   Recommended DC Operating Conditions..................................................................................291\n6.3   DRAM Component Operating Temperature Range...................................................................292\n7   AC & DC Global Definitions.................................................................................................................293\n7.1   Transmitter (Tx), Receiver (Rx) and Channel Definitions ..........................................................293\n7.2   Bit Error Rate .............................................................................................................................293\n7.2.1   Introduction.......................................................................................................................293\n7.2.2   General Equation..............................................................................................................293\n7.2.3   Minimum Bit Error Rate (BER) Requirements..................................................................294\n7.3   Unit Interval and Jitter Definitions ..............................................................................................295\n7.3.1   Unit Interval (UI) ...............................................................................................................295\n7.3.2   UI Jitter Definition .............................................................................................................295\n7.3.3   UI-UI Jitter Definition ........................................................................................................296\n7.3.4   Accumulated Jitter (Over “N” UI) ......................................................................................296\n8   AC & DC Input Measurement Levels...................................................................................................297\n8.1   Overshoot and Undershoot Specifications for CAC...................................................................297\n8.2   CA Rx Voltage and Timings.......................................................................................................297\n8.3   Input Clock Jitter Specification...................................................................................................300\n8.3.1   Overview...........................................................................................................................300\n8.3.2   Specification for DRAM Input Clock Jitter.........................................................................300\n8.4   Differential Input Clock (CK_t, CK_c) Cross Point Voltage (VIX)...............................................304\n8.5   Differential Input Clock Voltage Sensitivity.................................................................................305\n8.5.1   Differential Input Clock Voltage Sensitivity Parameter .....................................................305\n8.5.2   Differential Input Voltage Levels for Clock........................................................................306\n8.5.3   Differential Input Slew Rate Definition for Clock (CK_t, CK_c).........................................307\n8.6   Rx DQS Jitter Sensitivity............................................................................................................308\n8.6.1   Rx DQS Jitter Sensitivity Specification .............................................................................308",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "....................................................................308\n8.6.1   Rx DQS Jitter Sensitivity Specification .............................................................................308\nJEDEC Standard No. 79-5\n Contents (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ".........................308\n8.6.1   Rx DQS Jitter Sensitivity Specification .............................................................................308\nJEDEC Standard No. 79-5\n Contents (Cont’d)\n8.6.2   Test Conditions for Rx DQS Jitter Sensitivity Tests .........................................................311\n8.7   Rx DQS Voltage Sensitivity........................................................................................................315\n8.7.1   Overview...........................................................................................................................315\n8.7.2   Receiver DQS Voltage Sensitivity Parameter ..................................................................315\n8.8   Differential Strobe (DQS_t, DQS_c) Input Cross Point Voltage (VIX)........................................316\n8.8.1   Differential Input Levels for DQS ......................................................................................317\n8.8.2   Differential Input Slew Rate for DQS_t, DQS_c ...............................................................317\n8.9   Rx DQ Voltage Sensitivity..........................................................................................................319\n8.9.1   Overview...........................................................................................................................319\n8.9.2   Receiver DQ Input Voltage Sensitivity Parameters ..........................................................319\n8.10   Rx Stressed Eye ......................................................................................................................321\n8.10.1   Parameters for DDR5 Rx Stressed Eye Tests ...............................................................321\n8.11   Connectivity Test Mode - Input level and Timing Requirement................................................324\n8.11.1   Connectivity Test (CT) Mode Input Levels .....................................................................325\n8.11.2   CMOS Rail to Rail Input Levels for RESET_n................................................................326\n9   AC & DC Output Measurement Levels and Timing.............................................................................327\n9.1   Output Driver DC Electrical Characteristics for DQS and DQ....................................................327\n9.2   Output Driver DC Electrical Characteristics for Loopback Signals LBDQS, LBDQ....................328\n9.3   Loopback Output Timing............................................................................................................330\n9.3.1   Alert_n Output Drive Characteristic..................................................................................332\n9.3.2   Output Driver Characteristic of Connectivity Test (CT) Mode ..........................................333\n9.4   Single-Ended Output Levels - VOL/VOH ...................................................................................334\n9.5   Single-Ended Output Levels - VOL/VOH for Loopback Signals.................................................334\n9.6   Single-Ended Output Slew Rate ................................................................................................335\n9.7   Differential Output Levels...........................................................................................................336\n9.8   Differential Output Slew Rate.....................................................................................................336\n9.9   Tx DQS Jitter..............................................................................................................................337\n9.10   Tx DQ Jitter..............................................................................................................................341\n9.10.1   Overview.........................................................................................................................341\n9.10.2   Tx DQ Jitter Parameters.................................................................................................342\n9.11   Tx DQ Stressed Eye ................................................................................................................345\n9.11.1   Tx DQ Stressed Eye Parameters ...................................................................................346\n10   Speed Bins ........................................................................................................................................350\n10.1   DDR5-3200 Speed Bins and Operations .................................................................................350\n10.2   DDR5-3600 Speed Bins and Operations .................................................................................351\n10.3   DDR5-4000 Speed Bins and Operations .................................................................................352\n10.4   DDR5-4400 Speed Bins and Operations .................................................................................353\n10.5   DDR5-4800 Speed Bins and Operations .................................................................................354\n10.6   DDR5-5200 Speed Bins and Operations .................................................................................355\n10.7   DDR5-5600 Speed Bins and Operations .................................................................................357\n10.8   DDR5-6000 Speed Bins and Operations .................................................................................359\n10.9   DDR5-6400 Speed Bins and Operations .................................................................................361\n10.10   DDR5 Speed Bin Table Notes for Tables 467 through 475 ...................................................363\n10.11   DDR5-6800 Speed Bins and Operations - (Future Bin Placeholder).....................................364\n10.12   DDR5-7200 Speed Bins and Operations - (Future Bin Placeholder).....................................364\n10.13   DDR5-7600 Speed Bins and Operations - (Future Bin Placeholder).....................................365\n10.14   DDR5-8000 Speed Bins and Operations - (Future Bin Placeholder).....................................365\n10.15   DDR5-8400 Speed Bins and Operations - (Future Bin Placeholder).....................................366\n10.16   3DS DDR5-3200 Speed Bins and Operations .......................................................................366\n10.17   3DS DDR5-3600 Speed Bins and Operations .......................................................................367\n10.18   3DS DDR5-4000 Speed Bins and Operations .......................................................................368\n10.19   3DS DDR5-4400 Speed Bins and Operations .......................................................................369\n10.20   3DS DDR5-4800 Speed Bins and Operations .......................................................................370\n10.21   3DS DDR5-5200 Speed Bins and Operations .......................................................................371\n10.22   3DS DDR5-5600 Speed Bins and Operations .......................................................................373",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ns .......................................................................371\n10.22   3DS DDR5-5600 Speed Bins and Operations .......................................................................373\nJEDEC Standard No. 79-5\nContents (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "................................371\n10.22   3DS DDR5-5600 Speed Bins and Operations .......................................................................373\nJEDEC Standard No. 79-5\nContents (Cont’d)\n10.23   3DS DDR5-6000 Speed Bins and Operations .......................................................................375\n10.24   3DS DDR5-6400 Speed Bins and Operations .......................................................................377\n10.25   DDR5 Speed Bin Table Notes for Tables 481 through 490 ...................................................379\n11   IDD, IDDQ, IPP Specification Parameters and Test Conditions........................................................380\n11.1   IDD, IPP and IDDQ Measurement Conditions .........................................................................380\n11.2   IDD0, IDDQ0, IPP0 Pattern......................................................................................................387\n11.3   IDD0F, IDDQ0F, IPP0F Pattern...............................................................................................398\n11.4   IDD2N, IDD2P, IDD3N, IDD3P Pattern....................................................................................409\n11.5   IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT Pattern........................................410\n11.6   IDD4R, IDDQ4R, IPP4R Pattern..............................................................................................411\n11.7   IDD4W, IDDQ4W, IPP4W Pattern ...........................................................................................419\n11.8   IDD5 Pattern ............................................................................................................................431\n11.9   IDD5B, IDDQ5B and IPP5B Patterns.......................................................................................431\n11.10   IDD5C, IDDQ5C and IPP5C Patterns....................................................................................432\n11.11   IDD6 Pattern ..........................................................................................................................433\n11.12   IDD7, IDDQ7 and IPP7 Patterns............................................................................................434\n12   Input/Output Capacitance..................................................................................................................444\n12.1   Electrostatic Discharge Sensitivity Characteristics ..................................................................448\n13   Electrical Characteristics & AC Timing..............................................................................................449\n13.1    Reference Load for AC Timing and Output Slew Rate ...........................................................449\n13.2   Rounding Definitions and Algorithms.......................................................................................450\n13.2.1   Example 1, Using Integer Math to Convert tAA(min) from ns to nCK.............................451\n13.2.2   Example 2, Using Integer Math to Convert tWR(min) from ns to nCK ...........................452\n13.3   Timing Parameters by Speed Grade........................................................................................453\n13.3.1   Timing Parameters for DDR5-3200 to DDR5-4000 ........................................................453\n13.3.2   Timing Parameters for DDR-4400 to DDR5-5200 ..........................................................454\n13.3.3   Timing Parameters for DDR-5600 to DDR5-6400 ..........................................................455\n13.3.4   Timing Parameters for DDR-6800 to DDR5-7600 ..........................................................456\n13.3.5   Timing Parameters for DDR-8000 to DDR5-8400 ..........................................................457\n13.3.6   Timing Parameters for 3DS-DDR5-3200 to 3DS-DDR5-4000 x4 2H & 4H ....................458\n13.3.7   Timing Parameters for 3DS-DDR5-4400 to 3DS-DDR5-5200 x4 2H & 4H ....................460\n13.3.8   Timing Parameters for 3DS-DDR5-5600 to 3DS-DDR5-6400 x4 2H & 4H ....................462\n14   DDR5 Module Rank and Channel Timings........................................................................................464\n14.1   Module Rank and Channel Limitations for DDR5 DIMMs........................................................464\nAnnex A   Clock, DQS, and DQ Validation Methodology .........................................................................465",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "r DDR5 DIMMs........................................................464\nAnnex A   Clock, DQS, and DQ Validation Methodology .........................................................................465\nJEDEC Standard No. 79-5\nTables",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ".....................................464\nAnnex A   Clock, DQS, and DQ Validation Methodology .........................................................................465\nJEDEC Standard No. 79-5\nTables\nTable 1 — DDR5 SDRAM X4/8 Ballout Using MO-210................................................................................3\nTable 2 — DDR5 SDRAM X16 Ballout Using MO-210.................................................................................4\nTable 3 — Pinout Description.......................................................................................................................5\nTable 4 — 8 Gb Addressing Table ...............................................................................................................6\nTable 5 — 16 Gb Addressing Table .............................................................................................................6\nTable 6 — 24 Gb Addressing Table .............................................................................................................6\nTable 7 — 32 Gb Addressing Table .............................................................................................................7\nTable 8 — 64 Gb Addressing Table .............................................................................................................7\nTable 9 — MR Default Settings....................................................................................................................9\nTable 10 — Voltage Ramp Conditions .......................................................................................................10\nTable 11 — Initialization Timing Parameters..............................................................................................12\nTable 12 — Reset Timing Parameters .......................................................................................................13\nTable 13 — Input Voltage Slew Rates........................................................................................................13\nTable 14 — DQ Output Mapping for x4 Device ..........................................................................................14\nTable 15 — DQ Output Mapping for x8 Device ..........................................................................................15\nTable 16 — DQ Output Mapping for x16 Device (OSC Count - MR46 & MR47 Only) ...............................15\nTable 17 — DQ Output Mapping for x16 Device (DFE Registers Excluded) .............................................15\nTable 18 — DQ Output Mapping for x16 Device (DFE Lower Byte - DQ[0:7], DML) .................................16\nTable 19 — DQ Output Mapping for x16 Device (DFE Upper Byte - DQ[15:8], DMU)...............................16\nTable 20 — Mode Register Read/Write AC timing .....................................................................................18\nTable 21 — Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)......................18\nTable 22 — MRR/MRW Timing Constraints: DQ ODT is Disable ..............................................................19\nTable 23 — MRR/MRW Timing Constraints: DQ ODT is Enable...............................................................20\nTable 24 — Mode Register Assignment in DDR5 SDRAM ........................................................................21\nTable 25 — MR0 Register Information.......................................................................................................29\nTable 26 — MR0 Register Definition ..........................................................................................................29\nTable 27 — MR1 Register Information.......................................................................................................30\nTable 28 — MR1 Register Definition ..........................................................................................................30\nTable 29 — MR2 Register Information.......................................................................................................31\nTable 30 — MR2 Register Definition ..........................................................................................................31\nTable 31 — MR3 Register Information.......................................................................................................32\nTable 32 — MR3 Register Definition ..........................................................................................................32\nTable 33 — MR4 Register Information.......................................................................................................33\nTable 34 — MR4 Register Definition ..........................................................................................................33\nTable 35 — MR5 Register Information.......................................................................................................34\nTable 36 — MR5 Register Definition ..........................................................................................................34\nTable 37 — MR6 Register Information.......................................................................................................35\nTable 38 — MR6 Register Definition ..........................................................................................................35\nTable 39 — MR8 Register Information.......................................................................................................36\nTable 40 — MR8 Register Definition ..........................................................................................................36\nTable 41 — MR9 Register Information.......................................................................................................36\nTable 42 — MR9 Register Definition ..........................................................................................................36\nTable 43 — MR10 Register Information.....................................................................................................37\nTable 44 — MR10 Register Definition ........................................................................................................37\nTable 45 — VrefDQ Setting Range ............................................................................................................37\nTable 46 — MR11 Register Information.....................................................................................................38\nTable 47 — MR11 Register Definition ........................................................................................................38\nTable 48 — VrefCA Setting Range.............................................................................................................38\nTable 49 — MR12 Register Information.....................................................................................................39\nTable 50 — VrefCS Setting Range.............................................................................................................39\nTable 51 — MR13 Register Information.....................................................................................................40\nTable 52 — MR13 Register Definition ........................................................................................................40\nTable 53 — tCCD_L/tCCD_L_WR/tDLLK Encoding Details ......................................................................40\nTable 54 — MR14 Register Information.....................................................................................................41\nTable 55 — MR14 Register Definition ........................................................................................................41",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ".......................................................41\nTable 55 — MR14 Register Definition ........................................................................................................41\nJEDEC Standard No. 79-5\nTables (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "...............41\nTable 55 — MR14 Register Definition ........................................................................................................41\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 56 — MR15 Register Information.....................................................................................................42\nTable 57 — MR15 Register Definition ........................................................................................................42\nTable 58 — MR16 Register Information.....................................................................................................43\nTable 59 — MR16 Register Definition ........................................................................................................43\nTable 60 — MR17 Register Information.....................................................................................................43\nTable 61 — MR17 Register Definition ........................................................................................................43\nTable 62 — MR18 Register Information.....................................................................................................43\nTable 63 — MR18 Register Definition ........................................................................................................43\nTable 64 — MR19 Register Information.....................................................................................................44\nTable 65 — MR19 Register Definition ........................................................................................................44\nTable 66 — MR20 Register Information.....................................................................................................44\nTable 67 — MR20 Register Definition ........................................................................................................44\nTable 68 — MR23 Register Information.....................................................................................................45\nTable 69 — MR23 Register Definition ........................................................................................................45\nTable 70 — MR24 Register Information.....................................................................................................45\nTable 71 — MR24 Register Definition ........................................................................................................45\nTable 72 — MR25 Register Information.....................................................................................................46\nTable 73 — MR25 Register Definition ........................................................................................................46\nTable 74 — MR26 Register Information.....................................................................................................46\nTable 75 — MR26 Register Information.....................................................................................................46\nTable 76 — MR27 Register Information.....................................................................................................47\nTable 77 — MR27 Register Definition ........................................................................................................47\nTable 78 — MR28 Register Information.....................................................................................................48\nTable 79 — MR28 Register Definition ........................................................................................................48\nTable 80 — MR29 Register Information.....................................................................................................49\nTable 81 — MR29 Register Definition ........................................................................................................49\nTable 82 — MR30 Register Information.....................................................................................................50\nTable 83 — MR30 Register Definition ........................................................................................................50\nTable 84 — MR31 Register Information.....................................................................................................50\nTable 85 — MR31 Register Definition ........................................................................................................50\nTable 86 — MR32 Register Information.....................................................................................................51\nTable 87 — MR32 Register Definition ........................................................................................................51\nTable 88 — MR33 Register Information .....................................................................................................52\nTable 89 — MR33 Register Definition ........................................................................................................52\nTable 90 — MR34 Register Information .....................................................................................................53\nTable 91 — MR34 Register Definition ........................................................................................................53\nTable 92 — MR35 Register Information.....................................................................................................54\nTable 93 — MR35 Register Definition ........................................................................................................54\nTable 94 — MR36 Register Information.....................................................................................................54\nTable 95 — MR36 Register Definition ........................................................................................................54\nTable 96 — MR37 Register Information.....................................................................................................55\nTable 97 — MR37 Register Definition ........................................................................................................55\nTable 98 — MR38 Register Information.....................................................................................................56\nTable 99 — MR38 Register Definition ........................................................................................................56\nTable 100 — MR39 Register Information ...................................................................................................57\nTable 101 — MR39 Register Definition ......................................................................................................57\nTable 102 — MR40 Register Information ...................................................................................................58\nTable 103 — MR40 Register Definition ......................................................................................................58\nTable 104 — Operation at Low Speed .......................................................................................................58\nTable 105 — MR42 Register Information ...................................................................................................59\nTable 106 — MR42 Register Definition ......................................................................................................59\nTable 107 — MR43 Register Information ...................................................................................................60\nTable 108 — MR43 Register Definition ......................................................................................................60\nTable 109 — MR44 Register Information ...................................................................................................61\nTable 110 — MR44 Register Definition ......................................................................................................61",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "........................................................61\nTable 110 — MR44 Register Definition ......................................................................................................61\nJEDEC Standard No. 79-5\n Tables (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "...............61\nTable 110 — MR44 Register Definition ......................................................................................................61\nJEDEC Standard No. 79-5\n Tables (Cont’d)\nTable 111 — MR45 Register Information ...................................................................................................62\nTable 112 — MR45 Register Definition ......................................................................................................62\nTable 113 — MR46 Register Information ...................................................................................................63\nTable 114 — MR46 Register Definition ......................................................................................................63\nTable 115 — MR47 Register Information ...................................................................................................63\nTable 116 — MR47 Register Definition ......................................................................................................63\nTable 117 — MR48 Register Information ...................................................................................................64\nTable 118 — MR48 Register Definition ......................................................................................................64\nTable 119 — MR50 Register Information ...................................................................................................64\nTable 120 — MR50 Register Definition ......................................................................................................64\nTable 121 — MR51 Register Information ...................................................................................................65\nTable 122 — MR51 Register Definition ......................................................................................................65\nTable 123 — MR52 Register Information ...................................................................................................65\nTable 124 — MR52 Register Definition ......................................................................................................65\nTable 125 — MR53 Register Information ...................................................................................................66\nTable 126 — MR53 Register Definition ......................................................................................................66\nTable 127 — MR54 Register Information ...................................................................................................67\nTable 128 — MR54 Register Definition ......................................................................................................67\nTable 129 — MR55 Register Information ...................................................................................................68\nTable 130 — MR55 Register Definition ......................................................................................................68\nTable 131 — MR56 Register Information ...................................................................................................69\nTable 132 — MR56 Register Definition ......................................................................................................69\nTable 133 —  MR57 Register Information..................................................................................................70\nTable 134 — MR57 Register Definition ......................................................................................................70\nTable 135 — MR58 Register Information ...................................................................................................71\nTable 136 — MR58 Register Definition ......................................................................................................71\nTable 137 — MR59 Register Information ...................................................................................................71\nTable 138 — MR59 Register Definition ......................................................................................................71\nTable 139 — MR61 Register Information ...................................................................................................72\nTable 140 — MR61 Register Definition ......................................................................................................72\nTable 141 — MR62 Register Information ...................................................................................................72\nTable 142 — MR63 Register Information ...................................................................................................73\nTable 143 — MR63 Register Definition ......................................................................................................73\nTable 144 — Visual Representation of DFE, per bit DCA & per bit VrefDQ Mode Register Mapping .......74\nTable 145 — MR103 Register Information .................................................................................................75\nTable 146 — MR103 Register Definition....................................................................................................75\nTable 147 — MR104 Register Information .................................................................................................75\nTable 148 — MR104 Register Definition....................................................................................................75\nTable 149 — MR105 Register Information .................................................................................................76\nTable 150 — MR105 Register Definition....................................................................................................76\nTable 151 — MR106 Register Information .................................................................................................76\nTable 152 — MR106 Register Definition....................................................................................................76\nTable 153 — MR107 Register Information .................................................................................................77\nTable 154 — MR107 Register Definition....................................................................................................77\nTable 155 — MR108 Register Information .................................................................................................77\nTable 156 — MR108 Register Definition....................................................................................................77\nTable 157 — MR109 Register Information .................................................................................................78\nTable 158 — MR109 Register Definition....................................................................................................78\nTable 159 — MR110 Register Information .................................................................................................78\nTable 160 — MR110 Register Definition....................................................................................................78\nTable 161 — MR111 Register Information .................................................................................................79\nTable 162 — MR111 Register Definition....................................................................................................79\nTable 163 — MR112 Register Information .................................................................................................80\nTable 164 — MR112 Register Definition....................................................................................................80\nTable 165 — MR113 Register Information .................................................................................................81",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "...........................................................80\nTable 165 — MR113 Register Information .................................................................................................81\nJEDEC Standard No. 79-5\nTables (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "...................80\nTable 165 — MR113 Register Information .................................................................................................81\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 166 — MR113 Register Definition....................................................................................................81\nTable 167 — MR114 Register Information .................................................................................................82\nTable 168 — MR114 Register Definition....................................................................................................82\nTable 169 — MR115 Register Information .................................................................................................83\nTable 170 — MR115 Register Definition....................................................................................................83\nTable 171 — MR116 Register Information .................................................................................................84\nTable 172 — MR116 Register Information .................................................................................................84\nTable 173 — MR118 Register Information .................................................................................................85\nTable 174 — MR118 Register Definition....................................................................................................85\nTable 175 — MR126 Register Information .................................................................................................85\nTable 176 — MR126 Register Definition....................................................................................................85\nTable 177 — MR133 Register Information .................................................................................................86\nTable 178 — MR133 Register Definition....................................................................................................86\nTable 179 — MR134 Register Information .................................................................................................86\nTable 180 — MR134 Register Definition....................................................................................................86\nTable 181 — MR141 Register Information .................................................................................................87\nTable 182 — MR141 Register Definition....................................................................................................87\nTable 183 — MR142 Register Information .................................................................................................87\nTable 184 — MR142 Register Definition....................................................................................................87\nTable 185 — MR149 Register Information .................................................................................................88\nTable 186 — MR149 Register Definition....................................................................................................88\nTable 187 — MR150 Register Information .................................................................................................88\nTable 188 — MR150 Register Definition....................................................................................................88\nTable 189 — MR157 Register Information .................................................................................................89\nTable 190 — MR157 Register Definition....................................................................................................89\nTable 191 — MR158 Register Information .................................................................................................89\nTable 192 — MR158 Register Definition....................................................................................................89\nTable 193 — MR165 Register Information .................................................................................................90\nTable 194 — MR165 Register Definition....................................................................................................90\nTable 195 — MR166 Register Information .................................................................................................90\nTable 196 — MR166 Register Definition....................................................................................................90\nTable 197 — MR173 Register Information .................................................................................................91\nTable 198 — MR173 Register Definition....................................................................................................91\nTable 199 — MR174 Register Information .................................................................................................91\nTable 200 — MR174 Register Definition....................................................................................................91\nTable 201 — MR181 Register Information .................................................................................................92\nTable 202 — MR181 Register Definition....................................................................................................92\nTable 203 — MR182 Register Information .................................................................................................92\nTable 204 — MR182 Register Definition....................................................................................................92\nTable 205 — MR189 Register Information .................................................................................................93\nTable 206 — MR189 Register Definition....................................................................................................93\nTable 207 — MR190 Register Information .................................................................................................93\nTable 208 — MR190 Register Definition....................................................................................................93\nTable 209 — MR197 Register Information .................................................................................................94\nTable 210 — MR197 Register Definition....................................................................................................94\nTable 211 — MR198 Register Information .................................................................................................94\nTable 212 — MR198 Register Definition....................................................................................................94\nTable 213 — MR205 Register Information .................................................................................................95\nTable 214 — MR205 Register Definition....................................................................................................95\nTable 215 — MR206 Register Information .................................................................................................95\nTable 216 — MR206 Register Definition....................................................................................................95\nTable 217 — MR213 Register Information .................................................................................................96\nTable 218 — MR213 Register Definition....................................................................................................96\nTable 219 — MR214 Register Information .................................................................................................96\nTable 220 — MR214 Register Definition....................................................................................................96",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "..........................................................96\nTable 220 — MR214 Register Definition....................................................................................................96\nJEDEC Standard No. 79-5\n Tables (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ".................96\nTable 220 — MR214 Register Definition....................................................................................................96\nJEDEC Standard No. 79-5\n Tables (Cont’d)\nTable 221 — MR221 Register Information .................................................................................................97\nTable 222 — MR221 Register Definition....................................................................................................97\nTable 223 — MR222 Register Information .................................................................................................97\nTable 224 — MR222 Register Definition....................................................................................................97\nTable 225 — MR229 Register Information .................................................................................................98\nTable 226 — MR229 Register Definition....................................................................................................98\nTable 227 — MR230 Register Information .................................................................................................98\nTable 228 — MR230 Register Definition....................................................................................................98\nTable 229 — MR237 Register Information .................................................................................................99\nTable 230 — MR237 Register Definition....................................................................................................99\nTable 231 — MR238 Register Information .................................................................................................99\nTable 232 — MR238 Register Definition....................................................................................................99\nTable 233 — MR245 Register Information ...............................................................................................100\nTable 234 — MR245 Register Definition..................................................................................................100\nTable 235 — MR246 Register Information ...............................................................................................100\nTable 236 — MR246 Register Definition..................................................................................................100\nTable 237 — MR253 Register Information ...............................................................................................101\nTable 238 — MR253 Register Definition..................................................................................................101\nTable 239 — MR254 Register Information ...............................................................................................101\nTable 240 — MR254 Register Definition..................................................................................................101\nTable 241 — Command Truth Table ........................................................................................................103\nTable 242 — Burst Type and Burst Order for Read .................................................................................105\nTable 243 — Burst Type and Burst Order for Write .................................................................................105\nTable 244 — Burst Type and Burst Order for Read BL32........................................................................105\nTable 245 — Burst Type and Burst Order for Write BL32........................................................................106\nTable 246 — Precharge Encodings..........................................................................................................107\nTable 247 — Read Preamble & Postamble..............................................................................................107\nTable 248 — Strobe Preamble Timing Parameters for DDR5 3200 to 8400............................................109\nTable 249 — Activate Command (for Reference) ....................................................................................113\nTable 250 — CLK to Read DQS Timing Parameters DDR5-3200 to DDR5-4800 ...................................117\nTable 251 — CLK to Read DQS Timing Parameters DDR5-5200 to DDR5-6400 ...................................117\nTable 252 — Minimum Read and Write Command Timings ....................................................................121\nTable 253 — Minimum Read to Read Timings – Same Bank Group .......................................................123\nTable 254 — Minimum Read to Read Timings – Different Bank Group...................................................123\nTable 255 — Minimum Write to Write Timings – Same Bank Group .......................................................123\nTable 256 — Minimum Write to Write Same Bank Group Timings, x8/x16 Devices................................123\nTable 257 — Minimum Write to Write Timings - Different Bank Group ....................................................123\nTable 258 — Minimum Read and Write Command Timings for x4 2H and 4H 3DS - 3200 thru 4800.....124\nTable 259 — Minimum Read and Write Command Timings for x4 2H and 4H 3DS - 5200 thru 6400.....125\nTable 260 — Minimum Read and Write Command Timings for x4 8H and 16H 3DS - 3200 thru 4800...126\nTable 261 — Minimum Read and Write Command Timings for x4 8H and 16H 3DS - 5200 thru 6400...127\nTable 262 — JW (Just-Write) Access and RMW (Read-Modify-Write) Access Definition........................133\nTable 263 — Same Bank-Group Write Access to RMW Access Timings ................................................133\nTable 264 — Same Bank-Group Write Access to JW Access Timings....................................................133\nTable 265 — Different Bank-Group Write to Write Timings......................................................................133\nTable 266 — Write Enable Timing Parameters DDR5 3200 to 4800 .......................................................136\nTable 267 — Write Leveling Setup/Hold Time .........................................................................................136\nTable 268 — Write Enable Timing Parameters DDR5 5200 to 6400 .......................................................136\nTable 269 — Write Enable Timing Parameters DDR5 6800 to 8400 .......................................................137\nTable 270 — Self-Refresh Timing Parameters.........................................................................................140\nTable 271 — Power-Down Entry Definitions ............................................................................................143\nTable 272 — Power Down Timing Parameters ........................................................................................144\nTable 273 — Valid Command During Power Down with ODT Enabled ...................................................144\nTable 274 — Self Refresh w/Freq Change (for Reference) .....................................................................146\nTable 275 — Self-Refresh Frequency Change Timing Parameters .........................................................146",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "rence) .....................................................................146\nTable 275 — Self-Refresh Frequency Change Timing Parameters .........................................................146\nJEDEC Standard No. 79-5\nTables (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "....................................146\nTable 275 — Self-Refresh Frequency Change Timing Parameters .........................................................146\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 276 — MPSM Configuration Options .............................................................................................147\nTable 277 — Maximum Power Saving Mode Timing Parameters............................................................148\nTable 278 — Mode Register Definition for Refresh Mode........................................................................150\nTable 279 — 16Gb and Higher Density DRAM Bank and Refresh Counter Increment Behavior ............154\nTable 280 — Refresh Command Scheduling Separation Requirements .................................................155\nTable 281 — tREFI Parameters for REFab and REFsb Commands (including 3DS)..............................156\nTable 282 — tRFC Parameters by Device Density ..................................................................................156\nTable 283 — 3DS tRFC Parameters by Logical Rank Density ................................................................156\nTable 284 — Same Bank Refresh Parameters ........................................................................................156\nTable 285 — Same Bank Refresh Parameters for 3DS 2H, 4H...............................................................156\nTable 286 — Temperature Sensor Parameters .......................................................................................161\nTable 287 — R4 Register Information ......................................................................................................162\nTable 288 — MR4 Register Encoding ......................................................................................................163\nTable 289 — MPC Command Definition ..................................................................................................164\nTable 290 — MPC Command Definition for OP[7:0] ................................................................................165\nTable 291 — PDA Enumerate and Select ID Encoding ...........................................................................166\nTable 292 — MPC, VrefCA and VrefCS CS Assertion Duration ..............................................................167\nTable 293 — AC Parameters for MPC Command....................................................................................168\nTable 294 — MPC Truth Table.................................................................................................................168\nTable 295 — Commands that Support or Don’t Support PDA Select ID Usage ......................................169\nTable 296 — PDA Mode Register Fields..................................................................................................170\nTable 297 — PDA Enumerate Results .....................................................................................................171\nTable 298 — PDA Parametric Timings.....................................................................................................174\nTable 299 — Read Training Pattern Address...........................................................................................175\nTable 300 — Read Training Mode Settings .............................................................................................176\nTable 301 — Read Pattern Data0 / LFSR0..............................................................................................176\nTable 302 — Read Pattern Data1 / LFSR1..............................................................................................176\nTable 303 — Read Pattern Invert – Lower DQ Bits..................................................................................177\nTable 304 — Read Pattern Invert – Upper DQ Bits..................................................................................177\nTable 305 — Read LFSR Assignments....................................................................................................178\nTable 306 — Serial Bit Sequence Example .............................................................................................179\nTable 307 — LFSR Bit Sequence Example 1 ..........................................................................................180\nTable 308 — LFSR Bit Sequence Example 2 ..........................................................................................181\nTable 309 — Timing Parameters for Read Training Patterns ..................................................................183\nTable 310 — MR2 Register Information – for Reference Only.................................................................183\nTable 311 — Timing Parameters for Preamble Training Mode ................................................................184\nTable 312 — AC Parameters for CA Training Mode ................................................................................185\nTable 313 — CA Training Mode Output ...................................................................................................186\nTable 314 — Output Equations per Interface Width.................................................................................186\nTable 315 — Sample Evaluation for Intermediate Output[0]....................................................................187\nTable 316 — Sample Evaluation for Intermediate Output[1]....................................................................187\nTable 317 — Sample Evaluation for Final CSTM Output.........................................................................188\nTable 318 — AC Parameters for CS Training Mode ................................................................................189\nTable 319 — CS Sampled Output per Interface Width.............................................................................190\nTable 320 — MR2 Register – for Reference Only....................................................................................192\nTable 321 — MR3 Register – for Reference Only....................................................................................192\nTable 322 — WL_ADJ_start and WL_ADJ_end Values per tWPRE Setting ...........................................195\nTable 323 — Timing Parameter Ranges Associated with Write Leveling Training Mode ........................197\nTable 324 — DRAM Termination During Write Leveling ..........................................................................197\nTable 325 — Pin Classification of DDR5 Memory Device in Connectivity Test (CT) Mode .....................199\nTable 326 — Signal Description ...............................................................................................................199\nTable 327 — Min Term Equations............................................................................................................199\nTable 328 — Output Equations per Interface Width.................................................................................200\nTable 329 — ZQ Calibration Timing Parameters .....................................................................................201\nTable 330 — VrefCA/CS Command Definition.........................................................................................202",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "................................................................201\nTable 330 — VrefCA/CS Command Definition.........................................................................................202\nJEDEC Standard No. 79-5\n Tables (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ".......................201\nTable 330 — VrefCA/CS Command Definition.........................................................................................202\nJEDEC Standard No. 79-5\n Tables (Cont’d)\nTable 331 — AC Parameters for VrefCA Command................................................................................203\nTable 332 — VrefCA/CS Command Definition.........................................................................................203\nTable 333 — AC Parameters for VrefCS Command................................................................................204\nTable 334 — VREF CA Mode Register....................................................................................................207\nTable 335 — CA Internal VREF Specifications ........................................................................................210\nTable 336 — VREF CS Mode Register....................................................................................................213\nTable 337 — CS Internal VREF Specifications ........................................................................................216\nTable 338 — VrefDQ Mode Register........................................................................................................219\nTable 339 — VrefDQ Internal Specifications............................................................................................222\nTable 340 — Guard Key Encoding for MR24...........................................................................................223\nTable 341 — MR Register Bits for PPR ...................................................................................................225\nTable 342 — hPPR Timings.....................................................................................................................225\nTable 343 — sPPR vs hPPR....................................................................................................................226\nTable 344 — sPPR Timings .....................................................................................................................227\nTable 345 — Min/Max Ranges for the DFE Gain Adjustment..................................................................230\nTable 346 — Min/Max Ranges for the DFE Tap Coefficients...................................................................230\nTable 347 — DQS Oscillator Matching Error Specification ......................................................................237\nTable 348 — DQS Interval Oscillator Read Out AC Timing .....................................................................237\nTable 349 — tDQS2DQ Offset Due to Temperature and Voltage Variation for DDR5-3200 to 4800 ......238\nTable 350 — tDQS2DQ Offset Due to Temperature and Voltage Variation for DDR5-5200 to 6400 ......238\nTable 351 — MR2 Functional Modes – for Reference Only.....................................................................239\nTable 352 — 2N Mode Register Configuration.........................................................................................239\nTable 353 — CS_n and CA Bus Required Behaviors ..............................................................................240\nTable 354 — Write Pattern Mode Register...............................................................................................241\nTable 355 — Write Pattern DQ output Mapping.......................................................................................242\nTable 356 — MR14 ECC Transparency and Error Scrub Mode Register Information .............................244\nTable 357 — ECS Operation Timing Parameter ......................................................................................245\nTable 358 — Number of Code Words Per DRAM ....................................................................................246\nTable 359 — Average Periodic ECS Interval (tECSint)............................................................................246\nTable 360 — MR15 Transparency ECC Error Threshold Count per Gb of Memory Cells and\nAutomatic ECS in Self-Refresh ......................................................................................247\nTable 361 — MR20 Number of Rows or Code Word Errors per DRAM Die ............................................248\nTable 362 — MR16–MR19 Address of Row with Max Errors and Error Count........................................249\nTable 363 — Row Error Threshold Count (RETC) ...................................................................................249\nTable 364 — Error Detection Details........................................................................................................250\nTable 365 — Read CRC Latency Adder ..................................................................................................255\nTable 366 — CRC Error Handling Timing Parameters.............................................................................256\nTable 367 — Loopback Output Definition.................................................................................................258\nTable 368 — Loopback Output Phase .....................................................................................................261\nTable 369 — Loopback LBDQS Output Timing........................................................................................262\nTable 370 — CA_ODT Pin Defined..........................................................................................................263\nTable 371 — MR32 Defined.....................................................................................................................263\nTable 372 — MPC Opcodes.....................................................................................................................264\nTable 373 — DCA Range.........................................................................................................................265\nTable 374 — DCA Range Examples (Not All Possible Combinations) ....................................................266\nTable 375 — Mode Register Definition for Refresh Management............................................................269\nTable 376 — Mode Register Definition for the RAA Initial Management Threshold (RAAIMT)................269\nTable 377 — RAA Initial Management Threshold (RAAIMT) Command Definition..................................270\nTable 378 — tRFM Parameters................................................................................................................270\nTable 379 — Mode Register Definition for RAA Maximum Management Threshold (RAAMMT) ............270\nTable 380 — Mode Register Definition for RAA Counter Decrement per REF Command.......................271\nTable 381 — MR5 Register – for Reference Only....................................................................................271\nTable 382 — MR61 Register – for Reference Only..................................................................................271\nTable 383 — x8 TDQS Function Matrix....................................................................................................272\nTable 384 — Termination State Table......................................................................................................275",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "........................................................272\nTable 384 — Termination State Table......................................................................................................275\nJEDEC Standard No. 79-5\nTables (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "................272\nTable 384 — Termination State Table......................................................................................................275\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 385 — ODT Electrical Characteristics RZQ=240Ω +/-1% Entire Temperature Operation\nRange; after Proper ZQ Calibration................................................................................276\nTable 386 — Allowable ODTL Offset Combinations ................................................................................278\nTable 387 — Latencies and Timing Parameters Relevant for Dynamic ODT and CRC Disabled ...........279\nTable 388 — ODT Electrical Characteristics RZQ=240Ω +/-1% Entire Temperature Operation\nRange; after Proper ZQ Calibration; VDD=VDDQ..........................................................289\nTable 389 — ODT Electrical Characteristics RZQ=240Ω +/-1% Entire Temperature Operation\nRange; after Proper ZQ Calibration; VDD=VDDQ – Loopback ODT..............................290\nTable 390 — Absolute Maximum DC Ratings ..........................................................................................291\nTable 391 — Recommended DC Operating Conditions...........................................................................291\nTable 392 — Recommended DC Operating Temperature Range ...........................................................292\nTable 393 — Estimated Number of Transmitted Bits (n) for the Confidence Level of 70% to 99.5% ......294\nTable 394 — Minimum BER Requirements for Rx/Tx Timing and Voltage Tests for\nDDR5-3200 to 6400........................................................................................................294\nTable 395 — DRAM CA, CS Parametric Values for DDR5-3200 to 4800................................................299\nTable 396 — DRAM CA, CS Parametric Values for DDR5-5200 to 6400................................................299\nTable 397 — DRAM Input Clock Jitter Specifications for DDR5-3200 to 4400 ........................................300\nTable 398 — DRAM Input Clock Jitter Specifications for DDR5-5200 to 6400 ........................................301\nTable 399 — DRAM Input Clock Jitter Specifications for DDR5-6800 to 8400 ........................................303\nTable 400 — Crosspoint Voltage (VIX) for Differential Input Clock..........................................................304\nTable 401 — Crosspoint Voltage (VIX) for Differential Input Clock for DDR5-5200 to 6400....................304\nTable 402 — Crosspoint Voltage (VIX) for Differential Input Clock for DDR5-6800 to 8400....................304\nTable 403 — Differential Input Clock Voltage Sensitivity Parameter for DDR5-3200 to 4800 .................305\nTable 404 — Differential Input Clock Voltage Sensitivity Parameter for DDR5-5200 to 6400 .................305\nTable 405 — Differential Input Clock Voltage Sensitivity Parameter for DDR5-6800 to 8400 .................306\nTable 406 — Differential Clock (CK_t, CK_c) Input Levels for DDR5-3200 to DDR5-6400.....................306\nTable 407 — Differential Clock (CK_t, CK_c) Input Levels for DDR5-6800 to DDR5-6800.....................306\nTable 408 — Differential Input Slew Rate Definition for CK_t, CK_c .......................................................307\nTable 409 — Differential Input Slew Rate for CK_t, CK_c for DDR5-3200 to DDR5-4800 ......................307\nTable 410 — Differential Input Slew Rate for CK_t, CK_c for DDR5-5200 to DDR5-6400 ......................307\nTable 411 — Differential Input Slew Rate for CK_t, CK_c for DDR5-6800 to DDR5-8400 ......................307\nTable 412 — Rx DQS Jitter Sensitivity Specification for DDR5-3200 to 4800 .........................................308\nTable 413 — Rx DQS Jitter Sensitivity Specification for DDR5-5200 to 6400 .........................................309\nTable 414 — Rx DQS Jitter Sensitivity Specification for DDR5-6800 to 8400 .........................................311\nTable 415 — Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-3200 to 4800...................312\nTable 416 — Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-5200 to 6400...................313\nTable 417 — Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-6800 to 8400...................314\nTable 418 — Rx DQS Input Voltage Sensitivity Parameter for DDR5-3200 to 4800 ...............................315\nTable 419 — Rx DQS Input Voltage Sensitivity Parameter for DDR5-5200 to 6400 ...............................315\nTable 420 — Rx DQS Input Voltage Sensitivity Parameter for DDR5-6800 to 8400 ...............................316\nTable 421 — Crosspoint Voltage (VIX) for DQS Differential Input Signals ..............................................316\nTable 422 — Differential Input Levels for DQS (DQS_t, DQS_c) for DDR5-3200 to DDR5-6400 ...........317\nTable 423 — Differential Input Levels for DQS (DQS_t, DQS_c) for DDR5-6800 to DDR5-8400 ...........317\nTable 424 — Differential Input Slew Rate Definition for DQS_t, DQS_c..................................................317\nTable 425 — Differential Input Slew Rate for DQS_t, DQS_c for DDR5-3200 to 4800............................318\nTable 426 — Differential Input Slew Rate for DQS_t, DQS_c for DDR5-5200 to 6400............................318\nTable 427 — Differential Input Slew Rate for DQS_t, DQS_c for DDR5-6800 to 8400............................318\nTable 428 — Rx DQ Input Voltage Sensitivity Parameters for DDR5-3200 to 4800 ................................319\nTable 429 — Rx DQ Input Voltage Sensitivity Parameters for DDR5-5200 to 6400 ................................319\nTable 430 — Rx DQ Input Voltage Sensitivity Parameters for DDR5-6800 to 8400 ................................320\nTable 431 — Test Conditions for Rx Stressed Eye Tests for DDR5-3200 to 4800 ..................................321\nTable 432 — Test Conditions for Rx Stressed Eye Tests for DDR5-5200 to 6400 ..................................322\nTable 433 — Test Conditions for Rx Stressed Eye Tests for DDR5-6800 to 8400 ..................................323\nTable 434 — AC Parameters for Connectivity Test (CT) Mode ...............................................................324\nTable 435 — CMOS Rail to Rail Input Levels for TEN, CS_n and Test Inputs ........................................325",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "y Test (CT) Mode ...............................................................324\nTable 435 — CMOS Rail to Rail Input Levels for TEN, CS_n and Test Inputs ........................................325\nJEDEC Standard No. 79-5\n Tables (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ".......................................324\nTable 435 — CMOS Rail to Rail Input Levels for TEN, CS_n and Test Inputs ........................................325\nJEDEC Standard No. 79-5\n Tables (Cont’d)\nTable 436 — CMOS Rail to Rail Input Levels for RESET_n ....................................................................326\nTable 437 — Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm; Entire\nOperating Temperature Range; after Proper ZQ Calibration..........................................327\nTable 438 — Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm Entire\nOperating Temperature Range; after Proper ZQ Calibration..........................................329\nTable 439 — Loopback Output Timing Parameters for DDR5-3200 to 4800 ...........................................330\nTable 440 — Loopback Output Timing Parameters for DDR5-5200 to 6400 ...........................................330\nTable 441 — Loopback Output Timing Parameters for DDR5-6800 to 8400 ...........................................331\nTable 442 — RONPd Vout Values ...........................................................................................................332\nTable 443 — RONNOM_CT Vout Values ................................................................................................333\nTable 444 — Single-Ended Output Levels for DDR5-3200 to DDR5-6400 ..............................................334\nTable 445 — Single-Ended Output Levels for DDR5-6800 to DDR5-8400 ..............................................334\nTable 446 — Single-Ended Output Levels for Loopback Signals DDR5-3200 to DDR5-6400.................334\nTable 447 — Single-Ended Output Levels for Loopback Signals DDR5-6800 to DDR5-6800.................334\nTable 448 — Single-Ended Output Slew Rate Definition .........................................................................335\nTable 449 — Single-Ended Output Slew Rate for DDR5-3200 to DDR5-4800 ........................................335\nTable 450 — Single-Ended Output Slew Rate for DDR5-5200 to DDR5-6400 ........................................335\nTable 451 — Single-Ended Output Slew Rate for DDR5-6800 to DDR5-8400 ........................................335\nTable 452 — Differential Output Levels for DDR5-3200 to DDR5-6400 ..................................................336\nTable 453 — Differential AC & DC Output Levels for DDR5-6800 to DDR5-8400...................................336\nTable 454 — Differential Output Slew Rate Definition..............................................................................336\nTable 455 — Differential Output Slew Rate for DDR5-3200 to DDR5-4800 ............................................337\nTable 456 — Differential Output Slew Rate for DDR5-5200 to DDR5-6400 ............................................337\nTable 457 — Differential Output Slew Rate for DDR5-6800 to DDR5-8400 ............................................337\nTable 458 — Tx DQS Jitter Parameters for DDR5-3200 to 4800.............................................................338\nTable 459 — Tx DQS Jitter Parameters for DDR5-5200 to 6400.............................................................339\nTable 460 — Tx DQS Jitter Parameters for DDR5-6800 to 8400.............................................................340\nTable 461 — Tx DQ Jitter Parameters for DDR5-3200 to 4800...............................................................342\nTable 462 — Tx DQ Jitter Parameters for DDR5-5200 to 6400...............................................................343\nTable 463 — Tx DQ Jitter Parameters for DDR5-6800 to 8400...............................................................344\nTable 464 — Tx DQ Stressed Eye Parameters for DDR5-3200 to 4800 .................................................346\nTable 465 — Tx DQ Stressed Eye Parameters for DDR5-5200 to 6400 .................................................348\nTable 466 — Tx DQ Stressed Eye Parameters for DDR5-6800 to 8400 .................................................349\nTable 467 — DDR5-3200 Speed Bins and Operations............................................................................350\nTable 468 — DDR5-3600 Speed Bins and Operations............................................................................351\nTable 469 — DDR5-4000 Speed Bins and Operations............................................................................352\nTable 470 — DDR5-4400 Speed Bins and Operations............................................................................353\nTable 471 — DDR5-4800 Speed Bins and Operations............................................................................354\nTable 472 — DDR5-5200 Speed Bins and Operations............................................................................355\nTable 473 — DDR5-5600 Speed Bins and Operations............................................................................357\nTable 474 — DDR5-6000 Speed Bins and Operations............................................................................359\nTable 475 — DDR5-6400 Speed Bins and Operations............................................................................361\nTable 476 — DDR5-6800 Speed Bins and Operations............................................................................364\nTable 477 — DDR5-7200 Speed Bins and Operations............................................................................364\nTable 478 — DDR5-7600 Speed Bins and Operations............................................................................365\nTable 479 — DDR5-8000 Speed Bins and Operations............................................................................365\nTable 480 — DDR5-8400 Speed Bins and Operations............................................................................366\nTable 481 — 3DS DDR5-3200 Speed Bins and Operations ....................................................................366\nTable 482 — 3DS DDR5-3600 Speed Bins and Operations ....................................................................367\nTable 483 — 3DS DDR5-4000 Speed Bins and Operations ....................................................................368\nTable 484 — 3DS DDR5-4400 Speed Bins and Operations ....................................................................369\nTable 485 — 3DS DDR5-4800 Speed Bins and Operations ....................................................................370\nTable 486 — 3DS DDR5-5200 Speed Bins and Operations ....................................................................371\nTable 487 — 3DS DDR5-5600 Speed Bins and Operations ....................................................................373\nTable 488 — 3DS DDR5-6000 Speed Bins and Operations ....................................................................375",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ions ....................................................................373\nTable 488 — 3DS DDR5-6000 Speed Bins and Operations ....................................................................375\nJEDEC Standard No. 79-5\nTables (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ".................................373\nTable 488 — 3DS DDR5-6000 Speed Bins and Operations ....................................................................375\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 489 — 3DS DDR5-6400 Speed Bins and Operations ....................................................................377\nTable 490 — Basic IDD, IDDQ and IPP Measurement Conditions ..........................................................381\nTable 491 — IDD0, IDD0Q, and IPP0 ......................................................................................................385\nTable 492 — Four Bank Active-Precharge IDD0F, IDDQ0F and IPP0F ..................................................385\nTable 493 — IDD2N, IDD3N, IDD2P, IDD3P, IDDQ2N, IDDQ3N, IDDQ2P, IDDQ3P, IPP2N,\nIPP3N, IPP2P, IPP3P.....................................................................................................385\nTable 494 — IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT ...............................................385\nTable 495 — IDD4R, IDDQ4R, and IPP4R ..............................................................................................385\nTable 496 — IDD4W, IDDQ4W, and IPP4W............................................................................................386\nTable 497 — IDD5, IDDQ5, and IPP5 ......................................................................................................386\nTable 498 — IDD5B, IDDQ5B, and IPP5B...............................................................................................386\nTable 499 — IDD5SB, IDDQSB and IPPSB.............................................................................................386\nTable 500 — IDD7, IDDQ7, and IPP7 ......................................................................................................386\nTable 501 — IDD0, IDDQ0, IPP0 .............................................................................................................387\nTable 502 — IDD0F, IDDQ0F, IPP0F ......................................................................................................398\nTable 503 — IDD2N, IDD2P, IDDQ2N, IDDQ2P, IPP2N, IPP2P, IDD3N, IDD3P,\nIDDQ3N, IDDQ3P, IPP3N, IPP3P ..................................................................................409\nTable 504 — IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT ...............................................410\nTable 505 — IDD4R, IDDQ4R, IPP4R .....................................................................................................411\nTable 506 — IDD4W, IDDQ4W, IPP4W...................................................................................................419\nTable 507 — IDD5....................................................................................................................................431\nTable 508 — IDD5B, IDDQ5B, IPP5B......................................................................................................431\nTable 519 — IDD5C, IDDQ5C, IPP5C .....................................................................................................432\nTable 510 — IDD6, IDDQ6, IPP6, IDD6E, IDDQ6E, IPP6E, IDD6R, IDDQ6R, IPP6R ............................433\nTable 511 — IDD7, IDD7Q, IPP7 .............................................................................................................434\nTable 512 — Silicon Pad I/O Capacitance DDR5-3200 to DDR5-6400 ...................................................444\nTable 513 — Silicon Pad I/O Capacitance DDR5-6800 to DDR5-8400 ...................................................445\nTable 514 — DRAM Package Electrical Specifications (X4/X8) ..............................................................446\nTable 515 — DRAM Package Electrical Specifications (X16)..................................................................447\nTable 516 — Electrostatic Discharge Sensitivity Characteristics .............................................................448\nTable 517 — Example 1, Using Integer Math...........................................................................................451\nTable 518 — Example 2, Using Integer Math...........................................................................................452\nTable 519 — Timing Parameters for DDR5-3200 to DDR5-4000 ............................................................453\nTable 520 — Timing Parameters for DDR5-4400 to DDR5-5200 ............................................................454\nTable 521 — Timing Parameters for DDR5-5600 to DDR5-6400 ............................................................455\nTable 522 — Timing Parameters for DDR5-6800 to DDR5-7600 ............................................................456\nTable 523 — Timing Parameters for DDR5-8000 to DDR5-8400 ............................................................457\nTable 524 — Timing Parameters for x4 2H & 4H 3DS-DDR5-3200 to 3DS-DDR5-4000.........................458\nTable 525 — Timing Parameters for x4 2H & 4H 3DS-DDR5-4400 to 3DS-DDR5-5200.........................460\nTable 526 — Timing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400.........................462\nTable 527 — DDR5 Module Rank and Channel Timings for DDR5 DIMMs.............................................464",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400.........................462\nTable 527 — DDR5 Module Rank and Channel Timings for DDR5 DIMMs.............................................464\nJEDEC Standard No. 79-5\nFigures",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "S-DDR5-5600 to 3DS-DDR5-6400.........................462\nTable 527 — DDR5 Module Rank and Channel Timings for DDR5 DIMMs.............................................464\nJEDEC Standard No. 79-5\nFigures\nFigure 1 — DDR5 Ball Assignments for the x4/8 Component......................................................................3\nFigure 2 — DDR5 Ball Assignments for the x16 Component.......................................................................4\nFigure 3 — RESET_n and Initialization Sequence at Power-on Ramping.................................................11\nFigure 4 — Reset Procedure at Power Stable ...........................................................................................12\nFigure 5 — Requirement for Voltage Ramp Control...................................................................................13\nFigure 6 — Mode Register Read Timing....................................................................................................14\nFigure 7 — Mode Register Write Timing ....................................................................................................17\nFigure 8 — DFE Update Setting.................................................................................................................18\nFigure 9 — Example of Read Preamble Modes (Default) w/0.5 tCK Postamble......................................107\nFigure 10 — Example of Read Preamble Modes (Default) & w/1.5 tCK Postamble ................................108\nFigure 11 — Example of Read Preamble Modes w/ 3tCK DQS offset & w/1.5 tCK Postamble...............108\nFigure 12 — Example of Write Preamble Modes (Default) w/0.5tCK Postamble.....................................108\nFigure 13 — Example of Write Preamble Modes (Default) w/1.5tCK Postamble.....................................109\nFigure 14 — DQS Timing While Write Preamble .....................................................................................109\nFigure 15 — Example of Seamless Reads Operation: tCCD=Min ...........................................................110\nFigure 16 — Example of Consecutive Reads Operation: tCCD=Min+1...................................................110\nFigure 17 — Example of Consecutive Reads Operation: tCCD=Min+2...................................................110\nFigure 18 — Example of Consecutive Reads Operation: tCCD=Min+3...................................................111\nFigure 19 — Example of Consecutive Reads Operation: tCCD=Min+4...................................................111\nFigure 20 — Example of Consecutive Reads Operation: tCCD=Min+5...................................................111\nFigure 21 — Example of Seamless Writes Operation: tCCD=Min ...........................................................112\nFigure 22 — Example of Consecutive Writes Operation: tCCD=Min+1 ...................................................112\nFigure 23 — Example of Consecutive Writes Operation: tCCD=Min+2 ...................................................112\nFigure 24 — Example of Consecutive Writes Operation: tCCD=Min+3 ...................................................112\nFigure 25 — Example of Consecutive Writes Operation: tCCD=Min+4 ...................................................113\nFigure 26 — Example of Consecutive Writes Operation: tCCD=Min+5 ...................................................113\nFigure 27 — Read Burst Operation (BL16) ..............................................................................................114\nFigure 28 — Read Burst Operation (BC8)................................................................................................114\nFigure 29 — Read to Read, Different Ranks Operation with Read DQS Offset Usage (BL16) ...............115\nFigure 30 — Read to Precharge with 1tCK Preamble..............................................................................116\nFigure 31 — Read to Precharge with 2tCK Preamble..............................................................................116\nFigure 32 — TDQSCK Timing Definition..................................................................................................118\nFigure 33 — Read Timing for Fixed BL32 and BL32 in BL32 OTF Mode ................................................119\nFigure 34 — Read Timings for BL16 in BL32 OTF Mode.........................................................................119\nFigure 35 — Read to Read to Different Bank Group for BL16 in BL32 OTF............................................120\nFigure 36 — Read to Read to Same Bank Group for BL16 in BL32 OTF................................................120\nFigure 37 — Read with Auto-Precharge for Fixed BL32 and BL32 in BL32 OTF Mode ..........................120\nFigure 38 — Read with Auto-Precharge for BL16 in BL32 OTF Mode.....................................................121\nFigure 39 — Timing Diagram for Write to Read .......................................................................................122\nFigure 40 — Timing Diagram for Write to Read AutoPrecharge in Same Bank.......................................122\nFigure 41 — Write Burst Operation (BL16) ..............................................................................................128\nFigure 42 — Write Burst Operation (BC8)................................................................................................128\nFigure 43 — Write (BL16) to Precharge Operation with 2tCK Preamble .................................................129\nFigure 44 — Write (BL16) with Auto Precharge Operation and 2tCK Preamble ......................................129\nFigure 45 — DDR5 Write Timing Parameters ..........................................................................................130\nFigure 46 — Write Timing for Fixed BL32 and BL32 in BL32 OTF Mode ................................................131\nFigure 47 — Write Timings for BL16 in BL32 OTF Mode.........................................................................131\nFigure 48 — Write to Write to Different Bank Group for BL16 in BL32 OTF ............................................132\nFigure 49 — Write to Write to Same Bank Group for BL16 in BL32 OTF ................................................132\nFigure 50 — Write with Auto-Precharge for Fixed BL32 and BL32 in BL32 OTF Mode...........................132\nFigure 51 — Write with Auto-Precharge for BL16 in BL32 OTF Mode.....................................................132\nFigure 52 — tDQSS: DRAM External CLK-to-DQS Variation ..................................................................135\nFigure 53 — tDQSD: DRAM Internal CLK-to-DQS Variation ...................................................................135\nFigure 54 — Self-Refresh Entry/Exit Timing w/ 2-Cycle Exit Command ..................................................139\nFigure 55 — Self-Refresh Entry/Exit Timing w/ 1-Cycle Exit Command ..................................................140",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "g w/ 2-Cycle Exit Command ..................................................139\nFigure 55 — Self-Refresh Entry/Exit Timing w/ 1-Cycle Exit Command ..................................................140\nJEDEC Standard No. 79-5\nFigures (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "...................................139\nFigure 55 — Self-Refresh Entry/Exit Timing w/ 1-Cycle Exit Command ..................................................140\nJEDEC Standard No. 79-5\nFigures (Cont’d)\nFigure 56 — Self-Refresh Entry/Exit Timing in 2N Mode w/ 1-Cycle Exit Command...............................141\nFigure 57 — Power-Down Entry and Exit Mode.......................................................................................143\nFigure 58 — Frequency Change during Self Refresh ..............................................................................146\nFigure 59 — State Diagram for Maximum Power Saving Mode...............................................................147\nFigure 60 — Maximum Power Saving Mode exit timings.........................................................................148\nFigure 61 — Refresh Command Timing (Example of Normal Refresh Mode) .........................................149\nFigure 62 — Refresh Command Timing (Example of Fine Granularity Refresh Mode) ...........................150\nFigure 63 — Refresh Mode Change Command Timing ...........................................................................151\nFigure 64 — Refresh Mode Change from FGR 2x to Normal 1x Command Timing ................................151\nFigure 65 — 16Gb and Higher Density DRAM Refresh Mode Change from FGR 2x REFsb\nto Normal 1x Command Timing......................................................................................152\nFigure 66 — Postponing Refresh Commands (Example of Normal Refresh Mode - tREF1, tRFC1) ......157\nFigure 67 — Postponing Refresh Commands (Example of Fine Granularity Refresh Mode - tRFC2).....157\nFigure 68 — FGR 2x to SREF Command Timing ....................................................................................158\nFigure 69 — 16Gb and Higher Density DRAM FGR 2x REFsb to SREF Command Timing ...................159\nFigure 70 — Temp Sensor Timing Diagram.............................................................................................162\nFigure 71 — MPC Command Timing to 1-Cycle Command.....................................................................167\nFigure 72 — MPC Command Timing to 2-Cycle Command.....................................................................167\nFigure 73 — Timing Diagram showing PDA Enumerate Programming Mode Entry, Programming\nof PDA Enumerate ID, and PDA Enumerate Programming Mode Exit...........................172\nFigure 74 — PDA Enumerate Programming Mode w/Continuous DQS Toggle Timing Diagram ............172\nFigure 75 — Timing Diagram Showing “Don’t Enumerate” Case.............................................................173\nFigure 76 — Timing Diagram Showing Multi-Cycle MPC Command Sequencing with PDA\nEnumerate & PDA Select ID...........................................................................................174\nFigure 77 — Read Training Pattern LFSR ...............................................................................................177\nFigure 78 — Timing Diagram for Read Training Pattern..........................................................................182\nFigure 79 — Timing Diagram for Back to Back Read Training Patterns ..................................................182\nFigure 80 — Timing Diagram for Continuous Burst Mode Read Training Patterns..................................182\nFigure 81 — Timing Diagram for Read Preamble Training Mode Entry, Read Training Pattern\nAccess and Read Preamble Training Mode Exit ............................................................184\nFigure 82 — Timing Diagram for CA Training Mode ................................................................................185\nFigure 83 — Timing Diagram for CS Training Mode with Consecutive Output Samples = 0 ...................188\nFigure 84 — Timing Diagram for CS Training Mode with Output Sample Toggle....................................188\nFigure 85 — Timing Diagram for CS Training Mode with Multiple DRAMs Output Sample Toggle .........189\nFigure 86 — Timing Diagram for Write Leveling Training Mode (External Training, 0 Sample)...............193\nFigure 87 — Timing Diagram for Write Leveling Training Mode (External Training, 1 Sample)...............194\nFigure 88 — Timing Diagram for Write Leveling Training Mode (Internal Cycle Alignment, 0 Sample)...195\nFigure 89 — Timing Diagram for Write Leveling Training Mode (Internal Cycle Alignment, 1 Sample)...196\nFigure 90 — Timing Diagram for Final Timings after Write Leveling Training is Complete......................196\nFigure 91 — Timing Diagram for VrefCA Command................................................................................202\nFigure 92 — Timing Diagram for VrefCS Command................................................................................204\nFigure 93 — VrefCA Operating Range (Vrefmin, Vrefmax)......................................................................205\nFigure 94 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize..............................206\nFigure 95 — Vref_time Timing Diagram...................................................................................................207\nFigure 96 — Vref Step Single Stepsize Increment Case..........................................................................208\nFigure 97 — Vref Step Single Stepsize Decrement Case........................................................................208\nFigure 98 — Vref Full Step from Vrefmin to Vrefmax Case......................................................................209\nFigure 99 — Vref Full Step from Vrefmax to Vrefmin Case......................................................................209\nFigure 100 — VrefCS Operating Range (Vrefmin, Vrefmax)....................................................................211\nFigure 101 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize ............................212\nFigure 102 — Vref_time Timing Diagram.................................................................................................213\nFigure 103 — Vref Step Single Stepsize Increment Case........................................................................214\nFigure 104 — Vref Step Single Stepsize Decrement Case......................................................................214\nFigure 105 — Vref Full Step from Vrefmin to Vrefmax Case....................................................................215\nFigure 106 — Vref Full Step from Vrefmax to Vrefmin Case....................................................................215",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "e....................................................................215\nFigure 106 — Vref Full Step from Vrefmax to Vrefmin Case....................................................................215\nJEDEC Standard No. 79-5\n Figures (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "...........................215\nFigure 106 — Vref Full Step from Vrefmax to Vrefmin Case....................................................................215\nJEDEC Standard No. 79-5\n Figures (Cont’d)\nFigure 107 — VrefDQ Operating Range (VrefDQmin, VrefDQmax) ........................................................217\nFigure 108 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize ............................218\nFigure 109 — VrefDQ_time Timing Diagram............................................................................................219\nFigure 110 — VrefDQ Step Single Stepsize Increment Case. .................................................................220\nFigure 111 — VrefDQ Step Single Stepsize Decrement Case.................................................................220\nFigure 112 — VrefDQ Full Step from VrefDQmin to VrefDQmax Case ...................................................221\nFigure 113 — VrefDQ Full Step from VrefDQmax to VrefDQmin Case. ..................................................221\nFigure 114 — Guard Key Timing Diagram ...............................................................................................223\nFigure 115 — hPPR Fail Row Repair.......................................................................................................225\nFigure 116 — sPPR Fail Row Repair .......................................................................................................227\nFigure 117 — Example of Memory Subsystem with DFE Circuit on the DRAM.......................................228\nFigure 118 — Example of Pulse Response of a Reflective Channel .......................................................229\nFigure 119 — 4-Tap DFE Example ..........................................................................................................229\nFigure 120 — Example of to be TBD Measurement Method for INL/DNL................................................231\nFigure 121 — 1-Way Interleave 4-Tap DFE Example ..............................................................................232\nFigure 122 — 2-Way Interleave 4-Tap DFE Example ..............................................................................232\nFigure 123 — 4-Way Interleave 4-Tap DFE Example ..............................................................................233\nFigure 124 — Interval Oscillator Offset (OSCoffset) ................................................................................236\nFigure 125 — Example of 1N vs 2N Mode – For Reference Only............................................................240\nFigure 126 — Example of Write Pattern Command .................................................................................242\nFigure 127 — On Die ECC Block Diagram...............................................................................................243\nFigure 128 — Example of an ECC Transparency and Error Scrub Functional Block Diagram................244\nFigure 129 — ECS Operation Timing Diagram ........................................................................................245\nFigure 130 — CRC Bit Mapping for x4 Device.........................................................................................251\nFigure 131 — CRC Bit Mapping for x8 Device.........................................................................................252\nFigure 132 — CRC Bit Mapping for x16 Device .......................................................................................252\nFigure 133 — CRC Error Reporting Timing diagram................................................................................256\nFigure 134 — CRC Bit Mapping in BC8 Modes for x4 Device .................................................................256\nFigure 135 — CRC Bit Mapping in BC8 Modes for x8 Device .................................................................257\nFigure 136 — CRC Bit Mapping in BC8 Modes for x16 Device ...............................................................257\nFigure 137 — Example of 4-Way Interleave Loopback Circuit on a x4 SDRAM ......................................259\nFigure 138 — Loopback Normal Output Mode Entry ...............................................................................260\nFigure 139 — Loopback Normal Output 4-Way Mode PhaseB Example.................................................260\nFigure 140 — Loopback Normal Output Mode 4-Way PhaseB 1CK Mid Gap Example ..........................260\nFigure 141 — Loopback Normal Output Mode 4-Way PhaseB 2CK Gap Example .................................261\nFigure 142 — Loopback Normal Output Mode 4-Way PhaseC 2CK Gap Example.................................261\nFigure 143 — Loopback Write Burst Output Mode 4-Way PhaseB WPRE=2CK Example......................262\nFigure 144 — Loopback Write Burst Output Mode 4-Way PhaseC WPRE=2CK Example......................262\nFigure 145 — Loopback Write Burst Output Mode 4-Way PhaseB Data Burst Bit and PhaseD\nStrobe Alignment WPRE=4CK Optional Example..........................................................262\nFigure 146 — Loopback Write Burst Output Mode 4-Way PhaseC Data Burst Bit and PhaseA\nStrobe Alignment WPRE=4CK Optional Example..........................................................262\nFigure 147 — Duty Cycle Adjuster Range................................................................................................265\nFigure 148 — Relationship between DCA Code Change and the Single/Two-Phase Internal\nClock(s)/DQS Waveform (Example)...............................................................................266\nFigure 149 — Relationship between DCA Code Change for QCLK and the 4-Phase Internal\nClocks/DQS Waveform (Example) .................................................................................267\nFigure 150 — Relationship between DCA Code Change for IBCLK and the 4-Phase Internal\nClocks/DQS Waveform (Example) .................................................................................267\nFigure 151 — Relationship between DCA Code Change for QBCLK and the 4-Phase Internal\nClocks/DQS Waveform (Example) .................................................................................268\nFigure 152 — Functional Representation of ODT ....................................................................................273\nFigure 153 — On Die Termination............................................................................................................275\nFigure 154 — tADC Clarification - Example 1 - DQ RTT Park to Read....................................................280\nFigure 155 — tADC Clarification - Example 2 - DQS RTT Park to Read .................................................280",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "e 1 - DQ RTT Park to Read....................................................280\nFigure 155 — tADC Clarification - Example 2 - DQS RTT Park to Read .................................................280\nJEDEC Standard No. 79-5\nFigures (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "....................................280\nFigure 155 — tADC Clarification - Example 2 - DQS RTT Park to Read .................................................280\nJEDEC Standard No. 79-5\nFigures (Cont’d)\nFigure 156 — Example 1 of Burst Write Operation ODT Latencies and Control Diagrams .....................281\nFigure 157 — Example 2 of Burst Write Operation ODT Latencies and Control Diagrams .....................282\nFigure 158 — Example 3 of Burst Write Operation ODT Latencies and Control Diagrams .....................282\nFigure 159 — Example 4 of Burst Write Operation ODT Latencies and Control Diagrams .....................283\nFigure 160 — Example of Write to Write Turn Around, Different Ranks ..................................................283\nFigure 161 — Write (BL16) to Write (BL16), Different Bank, Seamless Bursts........................................284\nFigure 162 — Write (BL16) to Write (BL16), Different Bank, 1 tCK Gap..................................................284\nFigure 163 — Write (BL16) to Write (BL16), Different Bank, 2 tCK Gap..................................................285\nFigure 164 — Write (BL16) to Write (BL16), Different Bank, 3 tCK Gap..................................................285\nFigure 165 — Example of Read to Write Turn Around, Different Ranks ..................................................286\nFigure 166 — Example of Burst Read Operation ODT Latencies and Control Diagrams ........................286\nFigure 167 — Example of Burst Read Operation with ODTLon_RD_NT_offset Set Incorrectly ..............287\nFigure 168 — A Simple Functional Representation of the DRAM CA ODT Feature................................288\nFigure 169 — A Functional Representation of the On-Die Termination...................................................288\nFigure 170 — Functional Representation of Loopback ODT....................................................................290\nFigure 171 — Zprofile/Z(f) of the System at the DRAM Package Solder Ball (without DRAM\nComponent)....................................................................................................................291\nFigure 172 — Simplified Z(f) Electrical Model And Frequency Response of PDN at the DRAM\nPin without the DRAM Component.................................................................................292\nFigure 173 — UI Definition in Terms of Adjacent Edge Timings ..............................................................295\nFigure 174 — UI Definition Using Clock Waveforms................................................................................295\nFigure 175 — UI Jitter for “nth” UI Definition (in Terms of Ideal UI) .........................................................295\nFigure 176 — UI-UI Jitter Definitions........................................................................................................296\nFigure 177 — Definition of Accumulated Jitter (over “N” UI) ....................................................................296\nFigure 178 — Definition of UI ...................................................................................................................296\nFigure 179 — CA Receiver (Rx) Mask .....................................................................................................297\nFigure 180 — Across Pin VREFCA Voltage Variation..............................................................................297\nFigure 181 — CA Timings at the DRAM Pins...........................................................................................298\nFigure 182 — CA TcIPW and SRIN_cIVW Definition (for Each Input Pulse) ...........................................298\nFigure 183 — CA VIHL_AC Definition (for Each Input Pulse) ..................................................................298\nFigure 184 — HOST Driving Clock Signals to the DRAM ........................................................................300\nFigure 185 — VIX Definition (CK).............................................................................................................304\nFigure 186 — Example of DDR5 Memory Interconnect ...........................................................................305\nFigure 187 — VRx_CK.............................................................................................................................306\nFigure 188 — Differential Input Slew Rate Definition for CK_t, CK_c ......................................................307\nFigure 189 — SDRAM’s Rx Forwarded Strobes for Jitter Sensitivity Testing ..........................................308\nFigure 190 — Example of DDR5 Memory Interconnect ...........................................................................315\nFigure 191 — VRx_DQS ..........................................................................................................................316\nFigure 192 — VIX Definition (DQS)..........................................................................................................316\nFigure 193 — Differential Input Slew Rate Definition for DQS_t, DQS_c.................................................317\nFigure 194 — Example of DDR5 Memory Interconnect ...........................................................................319\nFigure 195 — VRx_DQ.............................................................................................................................320\nFigure 196 — Example of Rx Stressed Test Setup in the Presence of ISI, Jitter and Crosstalk..............321\nFigure 197 — Example of Rx Stressed Eye Height and Eye Width .........................................................321\nFigure 198 — Timing Diagram for Connectivity Test (CT) Mode .............................................................324\nFigure 199 — TEN Input Slew Rate Definition .........................................................................................325\nFigure 200 — RESET_n Input Slew Rate Definition ................................................................................326\nFigure 201 — Output Drive, Chip In Drive Mode......................................................................................327\nFigure 202 — Output Driver for Loopback Signals...................................................................................328\nFigure 203 — Loopback Strobe to Data Relationship ..............................................................................331\nFigure 204 — Output Buffer Function.......................................................................................................332\nFigure 205 — Output Driver .....................................................................................................................333\nFigure 206 — Single-Ended Output Slew Rate Definition........................................................................335\nFigure 207 — Differential Output Slew Rate Definition ............................................................................336\nFigure 208 — Example of DDR5 Memory Interconnect – Tx DQS Jitter..................................................337",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "on ............................................................................336\nFigure 208 — Example of DDR5 Memory Interconnect – Tx DQS Jitter..................................................337\nJEDEC Standard No. 79-5\n Figures (Cont’d)\nFigure 209 — Example of DDR5 Memory Interconnect – Tx DQ Jitter ....................................................341\nFigure 210 — Example of DDR5 Memory Interconnect – Tx DQ Stressed Eye ......................................345\nFigure 211 — Read Burst Example for Pin DQx Depicting Bit 0 and 5 Relative to the DQS Edge\nor 0 UI Skew ...................................................................................................................345\nFigure 212 — Read Burst Example for Pin DQx Depicting Bit 0 and 5 Relative to the DQS Edge\nfor 2 UI Skew with Read DQS Offset Timing set to 1 Clock (2UI) ..................................345\nFigure 213 — Measurement Setup and Test Load for IDD, IPP and IDDQ Measurements ....................381\nFigure 214 — Correlation from Simulated Channel IO Power to Actual Channel IO Power\nSupported by IDDQ Measurement. ................................................................................381\nFigure 215 — Reference Load for AC Timing and Output Slew Rate ......................................................449\nJEDEC Standard No. 79-5\nJEDEC Standard No. 79-5\nPage 1\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nDDR5 SDRAM STANDARD\n(From JEDEC Board Ballot JCB-20-21, formulated under the cognizance of the JC-42.3 Subcommittee on \nDRAM Memories.)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ot yet been reviewed or determined to be the working assumption.\nDDR5 SDRAM STANDARD\n(From JEDEC Board Ballot JCB-20-21, formulated under the cognizance of the JC-42.3 Subcommittee on \nDRAM Memories.)\nThis document defines the DDR5 SDRAM specification, including features, functionalities, AC and DC \ncharacteristics, packages, and ball/signal assignments. The purpose of this Standard is to define the \nminimum set of requirements for JEDEC compliant 8Gb through 32Gb for x4, x8, and x16 DDR5 \nSDRAM devices. This standard was created based on the DDR4 standards (JESD79-4) and some aspects \nof the DDR, DDR2, DDR3 & LPDDR4 standards (JESD79, JESD79-2, JESD79-3 & JESD209-4).\n1.1\nJM7 Verbal Forms and Terms\nJEDEC publication JM7 provides examples and directives for the use of verbal forms (e.g., ‘shall’ \ncompared with ‘should’ and ‘may’ compared with ‘can’).‘\nThis specification adheres to the verbal forms defined in JM7.01 July 2010 revision.\n1.2\nSignificance of light grey Text in this Document\nAll light grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working \nassumption.\nJEDEC Standard No. 79-5\nPage 2\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n2\nDDR5 SDRAM Package, Pinout Description and Addressing\n2.1\nDDR5 SDRAM Row for X4, X8\nThe DDR5 SDRAM x4/x8 component shall have 13 electrical rows of balls. Electrical is defined as rows \nthat contain signal ball or power/ground balls. There may be additional rows of inactive balls for \nmechanical support.\n2.2\nDDR5 SDRAM Ball Pitch\nThe DDR5 SDRAM component shall use a ball pitch of 0.8mm by 0.8mm.\nThe number of depopulated columns is 3.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "e may be additional rows of inactive balls for \nmechanical support.\n2.2\nDDR5 SDRAM Ball Pitch\nThe DDR5 SDRAM component shall use a ball pitch of 0.8mm by 0.8mm.\nThe number of depopulated columns is 3.\n2.3\nDDR5 SDRAM Columns for X4, X8\nThe DDR5 SDRAM x4/x8 component shall have 6 electrical columns of balls in 2 sets of 3 columns.\nThere shall be columns between the electrical columns where there are no balls populated. The number of \nthese is 3.\nElectrical is defined as columns that contain signal ball or power/ground balls. There may be additional \ncolumns of inactive balls for mechanical support.\nJEDEC Standard No. 79-5\nPage 3\n2.4\nDDR5 SDRAM X4/8 Ballout using MO-210\nTable 1 provides the ballout for DDR5 SDRAM X4/8 using MO-210.\nFigure 1 provides the DDR5 Ball Assignments for the x4/8 component.\nNOTE 1\nAdditional columns and rows of inactive balls in MO-210 Terminal Pattern TBD(x4/x8) with support balls are for mechanical support \nonly, and should not be tied to either electrically high or low. \nNOTE 2\nSome of the additional support balls can be selectively populated under the supplier’s discretion. Refer to supplier’s datasheet.\nFigure 1 — DDR5 Ball Assignments for the x4/8 component\nTable 1 — DDR5 SDRAM X4/8 Ballout Using MO-210\nA\nLBDQ\nVSS\nVPP\nZQ\nVSS\nLBDQS\nA\nB\nVDD\nVDDQ\nDQ2\nDQ3\nVDDQ\nVDD\nB\nC\nVSS\nDQ0\nDQS_t\nDM_n,  \nTDQS_t\nDQ1\nVSS\nC\nD\nVDDQ\nVSS\nDQS_c\nTDQS_c\nVSS\nVDDQ\nD\nE\nVDD\nDQ4\nDQ6\nDQ7\nDQ5\nVDD\nE\nF\nVSS\nVDDQ\nVSS\nVSS\nVDDQ\nVSS\nF\nG\nCA_ODT\nMIR\nVDD\nCK_t\nVDDQ\nTEN\nG\nH\nALERT_n\nVSS\nCS_n\nCK_c\nVSS\nVDD\nH\nJ\nVDDQ\nCA4\nCA0\nCA1\nCA5\nVDDQ\nJ\nK\nVDD\nCA6\nCA2\nCA3\nCA7\nVDD\nK\nL\nVDDQ\nVSS\nCA8\nCA9\nVSS\nVDDQ\nL\nM\nCAI\nCA10\nCA12\nCA13\nCA11\nRESET_n\nM\nN\nVDD\nVSS\nVDD\nVPP\nVSS\nVDD\nN\nNOTE 1\nDQ4-DQ7 are higher order DQ pins and are not connected for the x4 configuration.\nNOTE 2\nTDQS_t is not valid for the x4 configuration\nNOTE 3\nTDQS_c is not available for the x4 configuration\nNOTE 4\nDM_n not valid for the x4 configuration\n1 2 3 4 5 6 7 8 9\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\n1 2 3 4 5 6 7 8 9 1011\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "tion\nNOTE 3\nTDQS_c is not available for the x4 configuration\nNOTE 4\nDM_n not valid for the x4 configuration\n1 2 3 4 5 6 7 8 9\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\n1 2 3 4 5 6 7 8 9 1011\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nPopulated ball\nBall not populated\nMO-210-AL (x4/x8)\nMO-210-AN (x4/x8)\nwith support balls\nJEDEC Standard No. 79-5\nPage 4\n2.5\nDDR5 SDRAM X16 Ballout uSing MO-210\nTable 2 provides the DDR5 SDRAM X16 Ballout using MO-210.\nFigure 2 provides the DDR5 Ball Assignments for the x16 component.\nNOTE 1\nAdditional columns and rows of inactive balls in MO-210 Terminal Pattern TBD (x16) with support balls are for mechanical support \nonly, and should not be tied to either electrically high or low. \nNOTE 2\nSome of the additional support balls can be selectively populated under the supplier’s discretion. Refer to supplier’s datasheet. \nFigure 2 — DDR5 Ball Assignments for the x16 Component\nTable 2 — DDR5 SDRAM X16 Ballout Using MO-210\nA\nLBDQ\nVSS\nVPP\nZQ\nVSS\nLBDQS\nA\nB\nVDD\nVDDQ\nDQU2\nDQU3\nVDDQ\nVDD\nB\nC\nVSS\nDQU0\nDQSU_t\nDMU_n\nDQU1\nVSS\nC\nD\nVDDQ\nVSS\nDQSU_c\nRFU\nVSS\nVDDQ\nD\nE\nVDD\nDQU4\nDQU6\nDQU7\nDQU5\nVDD\nE\nF\nVDD\nVDDQ\nDQL2\nDQL3\nVDDQ\nVDD\nF\nG\nVSS\nDQL0\nDQSL_t\nDML_n\nDQL1\nVSS\nG\nH\nVDDQ\nVSS\nDQSL_c\nRFU\nVSS\nVDDQ\nH\nJ\nVDD\nDQL4\nDQL6\nDQL7\nDQL5\nVDD\nJ\nK\nVSS\nVDDQ\nVSS\nVSS\nVDDQ\nVSS\nK\nL\nCA_ODT\nMIR\nVDD\nCK_t\nVDDQ\nTEN\nL\nM\nALERT_n\nVSS\nCS_n\nCK_c\nVSS\nVDD\nM\nN\nVDDQ\nCA4\nCA0\nCA1\nCA5\nVDDQ\nN\nP\nVDD\nCA6\nCA2\nCA3\nCA7\nVDD\nP\nR\nVDDQ\nVSS\nCA8\nCA9\nVSS\nVDDQ\nR\nT\nCAI\nCA10\nCA12\nCA13\nCA11\nRESET_n\nT\nU\nVDD\nVSS\nVDD\nVPP\nVSS\nVDD\nU\n1 2 3 4 5 6 7 8 9\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\n1 2 3 4 5 6 7 8 9 1011\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR\nT\nU\nPopulated ball\nBall not populated\nMO-210-TBD  (x16)\nMO-210-TBD (x16)\nwith support balls\nJEDEC Standard No. 79-5\nPage 5\n2.6\nPinout Description\nTable 3 provides the pinout descriptions.\nTable 3 — Pinout Description\nSymbol\nType\nFunction\nCK_t, CK_c\nInput\nClock: CK_t and CK_c are differential clock inputs. All address and control input signals \nare sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Function\nCK_t, CK_c\nInput\nClock: CK_t and CK_c are differential clock inputs. All address and control input signals \nare sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.\nChip Select: All commands are masked when CS_n is registered HIGH. CS_n provides \nfor external Rank selection on systems with multiple Ranks. CS_n is considered part of \nthe command code. CS_n is also used to enter and exit the parts from power down \nmodes.\nDM_n,\nDMU_n, \nDML_n\nInput\nInput Data Mask: DM_n is an input mask signal for write data. Input data is masked when \nDM_n is sampled LOW coincident with that input data during a Write access. DM_n is \nsampled on both edges of DQS. For x8 device, the function of DM_n is enabled by \nMR5:OP[5]=1. DM is not supported for x4 device.\nCA [13:0]\nInput\nCommand/Address Inputs: CA signals provide the command and address inputs \naccording to the Command Truth Table. Note: Since some commands are multi-cycle, \nthe pins may not be interchanged between devices on the same bus.\nRESET_n\nInput\nActive Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive \nwhen RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is \na CMOS rail to rail signal with DC high and low at 80% and 20% of VDDQ,\nDQ\nInput / Output\nData Input/Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC \ncode is added at the end of Data Burst.\nDQS_t, DQS_c, \nDQSU_t, DQSU_c, \nDQSL_t, DQSL_c\nInput / Output\nData Strobe: output with read data, input with write data. Edge-aligned with read data, \ncentered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; \nDQSU corresponds to the data on DQU0-DQU7. The data strobe DQS_t, DQSL_t and \nDQSU_t are paired with differential signals DQS_c, DQSL_c, and DQSU_c, respectively, \nto provide differential pair signaling to the system during reads and writes. DDR5 \nSDRAM supports differential data strobe only and does not support single-ended.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ", DQSL_c, and DQSU_c, respectively, \nto provide differential pair signaling to the system during reads and writes. DDR5 \nSDRAM supports differential data strobe only and does not support single-ended.\nTDQS_t, TDQS_c\nOutput\nTermination Data Strobe: TDQS_t/TDQS_c is applicable for x8 DRAMs only. When \nenabled via MR5:OP[4]=1, the DRAM shall enable the same termination resistance \nfunction on TDQS_t/TDQS_c that is applied to DQS_t/DQS_c. When disabled via \nMR5:OP[4]=0, DM_n/TDQS_t shall provide the data mask function depending on \nMR5:OP[5]; TDQS_c is not used. x4/x16 DRAMs must disable the TDQS function via \nMR5:OP[4]=0.\nALERT_n\nInput/Output\nAlert: If there is error in CRC, then Alert_n goes LOW for the period time interval and \ngoes back HIGH. During Connectivity Test mode, this pin works as input.\nUsing this signal or not is dependent on system. In case of not connected as Signal, \nALERT_n Pin must be bounded to VDDQ on board.\nConnectivity Test Mode Enable: Required on x4, x8 & x16 devices. HIGH in this pin shall \nenable Connectivity Test Mode operation along with other pins. It is a CMOS rail to rail \nsignal with AC high and low at 80% and 20% of VDDQ. Using this signal or not is \ndependent on System. This pin may be DRAM internally pulled low through a weak pull-\ndown resistor to VSS.\nMirror: Used to inform SDRAM device that it is being configured for Mirrored mode vs. \nStandard mode. With the MIR pin connected to VDDQ, the SDRAM internally swaps \neven numbered CA with the next higher odd number CA. Normally the MIR pin must be \ntied to VSSQ if no CA mirror is required. Mirror pair examples: CA2 with CA3 (not CA1) \nCA4 with CA5 (not CA3). Note that the CA[13] function is only relevant for certain \ndensities (including stacking) of DRAM component. In the case that CA[13] is not used, \nits ball location, considering whether MIR is used or not, should be connected to VDDQ",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "nly relevant for certain \ndensities (including stacking) of DRAM component. In the case that CA[13] is not used, \nits ball location, considering whether MIR is used or not, should be connected to VDDQ\nCAI\nInput\nCommand & Address Inversion: With the CAI pin connected to VDDQ, DRAM internally \ninverts the logic level present on all the CA signals. Normally the CAI pin must be \nconnected to VSSQ if no CA inversion is required.\nCA_ODT\nInput\nODT for Command and Address. Apply Group A settings if the pin is connected to VSS \nand apply Group B settings if the pin is connected to VDDQ.\nLoopback Data Output: The output of this device on the Loopback Output Select defined \nin MR53:OP[4:0]. When Loopback is enabled, it is in driver mode using the default RON \ndescribed in the Loopback Function section. When Loopback is disabled, the pin is either \nterminated or HiZ based on MR36:OP[2:0].\nJEDEC Standard No. 79-5\nPage 6\n2.7\nDDR5 SDRAM Addressing    \nTables 4-8 provide the addressing for 8, 16, 24, 32, and 65 Gb.\nLoopback Data Strobe: This is a single ended strobe with the Rising edge-aligned with \nLoopback data edge, falling edge aligned with data center. When Loopback is enabled, it \nis in driver mode using the default RON described in the Loopback Function section. \nWhen Loopback is disabled, the pin is either terminated or HiZ based on MR36:OP[2:0].\nRFU\nInput/Output\nReserved for future use\nNC\nNo Connect: No internal electrical connection is present.\nVDDQ\nSupply\nDQ Power Supply: 1.1 V\nVSSQ\nSupply\nDQ Ground\nVDD\nSupply\nPower Supply: 1.1 V\nVPP\nSupply\nDRAM Activating Power Supply: 1.8V\nZQ\nSupply\nReference Pin for ZQ calibration\nTable 4 — 8 Gb Addressing Table\nConfiguration \n2 Gb x4\n1 Gb x8\n512 Mb x16\nBG Address\nBG0~BG2\nBG0~BG2\nBG0~BG1\nBank Address in a BG\nBA0\nBA0\nBA0\n# BG / # Banks per BG / # Banks\n8 / 2 / 16\n8 / 2 / 16\n4 / 2 / 8\nRow Address\nR0~R15\nR0~R15\nR0~R15\nColumn Address\nC0~C10\nC0~C9\nC0~C9\nPage size\n 1KB\n1KB\n2KB",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "0~BG2\nBG0~BG1\nBank Address in a BG\nBA0\nBA0\nBA0\n# BG / # Banks per BG / # Banks\n8 / 2 / 16\n8 / 2 / 16\n4 / 2 / 8\nRow Address\nR0~R15\nR0~R15\nR0~R15\nColumn Address\nC0~C10\nC0~C9\nC0~C9\nPage size\n 1KB\n1KB\n2KB\nChip IDs / Maximum Stack Height\nCID0~3 / 16H\nCID0~3 / 16H\nCID0~3 / 16H\nTable 5 — 16 Gb Addressing Table\nConfiguration \n4 Gb x4\n2 Gb x8\n1 Gb x16\nBG Address\nBG0~BG2\nBG0~BG2\nBG0~BG1\nBank Address in a BG\nBA0~BA1\nBA0~BA1\nBA0~BA1\n# BG / # Banks per BG / # Banks\n8 / 4 / 32\n8 / 4 / 32\n4 / 4 / 16\nRow Address\nR0~R15\nR0~R15\nR0~R15\nColumn Address\nC0~C10\nC0~C9\nC0~C9\nPage size\n 1KB\n1KB\n2KB\nChip IDs / Maximum Stack Height\nCID0~3 / 16H\nCID0~3 / 16H\nCID0~3 / 16H\nTable 6 — 24 Gb Addressing Table\nConfiguration \n6 Gb x4\n3 Gb x8\n1.5 Gb x16\nBG Address\nBG0~BG2\nBG0~BG2\nBG0~BG1\nBank Address in a BG\nBA0~BA1\nBA0~BA1\nBA0~BA1\n# BG / # Banks per BG / # Banks\n8 / 4 / 32\n8 / 4 / 32\n4 / 4 / 16\nRow Address\nR0~R16\nR0~ R16\nR0~R16\nColumn Address\nC0~C10\nC0~C9\nC0~C9\nPage size\n 1KB\n1KB\n2KB\nChip IDs / Maximum Stack Height\nCID0~3 / 16H\nCID0~3 / 16H\nCID0~3 / 16H\nNOTE\nRow address R[16:15] of 00b, 01b, and 10b are valid. Row address R[16:15] of 11b is invalid.\nTable 3 — Pinout Description (Cont’d)\nSymbol\nType\nFunction\nJEDEC Standard No. 79-5\nPage 7\n2.7   DDR5 SDRAM Addressing (Cont’d)\nTable 7 — 32 Gb Addressing Table\nConfiguration \n8 Gb x4\n4 Gb x8\n2 Gb x16\nBG Address\nBG0~BG2\nBG0~BG2\nBG0~BG1\nBank Address in a BG\nBA0~BA1\nBA0~BA1\nBA0~BA1\n# BG / # Banks per BG / # Banks\n8 / 4 / 32\n8 / 4 / 32\n4 / 4 / 16\nRow Address\nR0~R16\nR0~R16\nR0~R16\nColumn Address\nC0~C10\nC0~C9\nC0~C9\nPage size\n 1KB\n1KB\n2KB\nChip IDs / Maximum Stack Height\nCID0~3 / 16H\nCID0~3 / 16H\nCID0~3 / 16H\nTable 8 — 64 Gb Addressing Table\nConfiguration \n16 Gb x4\n8 Gb x8\n4 Gb x16\nBG Address\nBG0~BG2\nBG0~BG2\nBG0~BG1\nBank Address in a BG\nBA0~BA1\nBA0~BA1\nBA0~BA1\n# BG / # Banks per BG / # Banks\n8 / 4 / 32\n8 / 4 / 32\n4 / 4 / 16\nRow Address\nR0~R17\nR0~R17\nR0~R17\nColumn Address\nC0~C10\nC0~C9\nC0~C9\nPage size\n 1KB\n1KB\n2KB",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Bank Address in a BG\nBA0~BA1\nBA0~BA1\nBA0~BA1\n# BG / # Banks per BG / # Banks\n8 / 4 / 32\n8 / 4 / 32\n4 / 4 / 16\nRow Address\nR0~R17\nR0~R17\nR0~R17\nColumn Address\nC0~C10\nC0~C9\nC0~C9\nPage size\n 1KB\n1KB\n2KB\nChip IDs / Maximum Stack Height\nCID0~2 / 8H\nCID0~2 / 8H\nCID0~2 / 8H\nJEDEC Standard No. 79-5\nPage 8\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n3\nFunctional Description\n3.1\nSimplified State Diagram\nWR+AP,\nWRP+AP\nWR+AP,\nWRP+AP\nPREab, PREsb, PREpb\nPREab, PREsb, PREpb\nVrefC\nf A\nTraining\nVrefCA\nCS\nTraining\nMCP+CSTM Enter\nZQ\nCalibra-\nƟon Idle\nMCP+PDA Enum Enter\nM\nWrite\nLeveling\nMRW+WL Init=1, MRW+WL Training=1\nMRW+WL Init=0, MRW+WL Training=0\nRD+AP+BL32\nWR+AP+BL32\nƟon\nAcƟve\nMCP+ZQ Start\nJEDEC Standard No. 79-5\nPage 9\n3.2\nBasic Functionality\nThe DDR5 SDRAM is a high-speed dynamic random-access memory. To ease transition from DDR4 to \nDDR5, the introductory density (8Gb) shall be internally configured as 16-bank, 8 bank group with 2 \nbanks for each bank group for x4/x8 and 8-bank, 4 bank group with 2 banks for each bankgroup for x16 \nDRAM. When the industry transitions to higher densities (=>16Gb), it doubles the bank resources and \ninternally be configured as 32-bank, 8 bank group with 4 banks for each bank group for x4/x8 and 16-bank, \n4 bank group with 4 banks for each bankgroup for x16 DRAM.\nThe DDR5 SDRAM uses a 16n prefetch architecture to achieve high-speed operation. The 16n prefetch \narchitecture is combined with an interface designed to transfer two data words per clock cycle at the I/O \npins. A single read or write operation for the DDR5 SDRAM consists of a single 16n-bit wide, eight clock \ndata transfer at the internal DRAM core and sixteen corresponding n-bit wide, one-half clock cycle data \ntransfers at the I/O pins.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "n for the DDR5 SDRAM consists of a single 16n-bit wide, eight clock \ndata transfer at the internal DRAM core and sixteen corresponding n-bit wide, one-half clock cycle data \ntransfers at the I/O pins.\nRead and write operation to the DDR5 SDRAM are burst oriented, start at a selected location, and continue \nfor a burst length of sixteen or a ‘chopped’ burst of eight in a programmed sequence. Operation begins \nwith the registration of an ACTIVATE Command, which is then followed by a Read or Write command. \nThe address bits registered with the ACTIVATE Command are used to select the bank and row to be \nactivated (i.e., in a 16Gb part, BG0-BG2 in a x4/8 and BG0-BG1 in x16 select the bankgroup; BA0-BA1 \nselect the bank; R0-R17 select the row; refer to Section 2.7 for specific requirements). The address bits \nregistered with the Read or Write command are used to select the starting column location for the burst \noperation, determine if the auto precharge command is to be issued (CA10=L), and select BC8 on-the-fly \n(OTF), fixed BL16, fixed BL32 (optional), or BL32 OTF (optional) mode if enabled in the mode register.\nPrior to normal operation, the DDR5 SDRAM must be powered up and initialized in a predefined manner.\nThe following sections provide detailed information covering device reset and initialization, register \ndefinition, command descriptions, and device operation.\n3.3\nRESET and Initialization Procedure\nFor power-up and reset initialization, in order to prevent DRAM from functioning improperly, default \nvalues for the following MR settings need to be defined. See Table 9.\nTable 9 — MR Default Settings\nItem\nMode Register\nDefault Setting\nDescription\nBurst Length\nMR0 OP[1:0]\n00B\nBL16\nRead Latency\nMR0 OP[6:2]\n00010B\nRL(CL) = 26 @3200\nWrite Latency\nn/a\nWL=RL-2 (CWL=CL-2)\nFixed based on RL (CL)\nWrite Recovery (tWR)\nMR6 OP[3:0]\n0000B\nWR = 48nCK @3200 or 30ns\nRead to Precharge \nDelay (tRTP)\nMR6 OP[7:4]\n0000B\ntRTP=12nCK @3200 or 7.5ns",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Write Latency\nn/a\nWL=RL-2 (CWL=CL-2)\nFixed based on RL (CL)\nWrite Recovery (tWR)\nMR6 OP[3:0]\n0000B\nWR = 48nCK @3200 or 30ns\nRead to Precharge \nDelay (tRTP)\nMR6 OP[7:4]\n0000B\ntRTP=12nCK @3200 or 7.5ns\nVrefDQ Value\nMR10\n0010 1101B\nVREF(DQ) Range: 75% of VDDQ\nVrefCA Value\nMR11\n0010 1101B\nVREF(CA) Range: 75% of VDDQ\nVrefCS Value\nMR12\n0010 1101B\nVREF(CS) Range: 75% of VDDQ\nECS Error Threshold \nCount (ETC)\nMR15\n011B\n256\nPost Package Repair\nMR23 OP[1:0]\n00B\nhPPR & sPPR Disabled\nCK ODT\nMR32 OP[2:0]\nCK ODT is based on strap value\nGroup A= RTT_OFF=000B\nGroup B= 40 Ohms=111B\nCS ODT\nMR32 OP[5:3]\nCS ODT is based on strap value\nGroup A= RTT_OFF=000B\nGroup B= 40 Ohms=111B\nCA ODT\nMR33 OP[2:0]\nCA ODT is based on strap value\nGroup A= RTT_OFF=000B\nGroup B= 80 Ohms=100B\nJEDEC Standard No. 79-5\nPage 10\n3.3.1   Power-up Initialization Sequence\nThe following sequence shall be used to power up the DDR5 device. Unless specified otherwise, these \nsteps are mandatory. Power supply voltage ramp requirements are provided in Table 10. Figure 3 provides \nthe RESET_n and Initialization Sequence at Power-on Ramping. Table 11 provides the initialization \ntiming parameters.\n1\nWhile applying power (after Ta), RESET_n is recommended to be LOW (≤0.2 x VDDQ) and all other inputs may \nbe undefined. The device outputs remain disabled while RESET_n is held LOW. VPP must ramp at the same time \nor earlier than VDD.\n2\nFollowing the completion of the voltage ramp (Tb ), RESET_n must be maintained LOW. DQ, DQS_t, DQS_c, \nvoltage levels must be between VSSQ and VDDQ to avoid latch-up. CS_n, CK_t, CK_c and CA input levels must \nbe between VSS and VDDQ to avoid latch-up.\n3\nBeginning at Tb, RESET_n must be maintained LOW for a minimum of tINIT1 (Tb to Tc ), after which RESET_n \nmay be deasserted to HIGH (Tc ). At least tINIT2 before RESET_n de-assertion, CS_n is required to be set LOW. \nAll other input signals are “Don’t Care”. The DRAM shall support the ability for RESET_n to be held \nindefinitely.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "(Tc ). At least tINIT2 before RESET_n de-assertion, CS_n is required to be set LOW. \nAll other input signals are “Don’t Care”. The DRAM shall support the ability for RESET_n to be held \nindefinitely.\nDQS_RTT_PARK\nMR33 OP[5:3]\n000B\nRTT OFF\nRTT_PARK\nMR34 OP[2:0]\n000B\nRTT OFF\nRTT_WR\nMR34 OP[5:3]\n001B\n240 Ohm\nRTT_NOM_WR\nMR35 OP[2:0]\n011B\n80 Ohm\nRTT_NOM_RD\nMR35 OP[5:3]\n011B\n80 Ohm\nRTT Loopback\nMR36 OP[2:0]\n000B\nRTT OFF\nTable 10 — Voltage Ramp Conditions\nAfter\nApplication Conditions\nTa is reached\nVPP must be greater than VDD - TBD mV\nNOTE 1\nTa is the point when any power supply first reaches 300mV\nNOTE 2\nVoltage ramp conditions in Table 9 apply between (Ta ) and Power-\noff (controlled or uncontrolled).\nNOTE 3\nTb is the point at which all supply and reference voltages are within \ntheir defined ranges.\nNOTE 4\nPower ramp duration (Tb-Ta ) must not exceed tINIT0.\nTable 9 — MR Default Settings (Cont’d)\nItem\nMode Register\nDefault Setting\nDescription\nJEDEC Standard No. 79-5\nPage 11\n3.3.1   Power-up Initialization Sequence (Cont’d)\nNOTE 1\nFrom time point (Td ) until (Te ), the command bus must be held high.\nNOTE 2\nFrom time point (Te ) until (Tf ), NOP commands must be applied on the command bus.\nNOTE 3\nFrom time point (Tf ) until (Tz ), DES commands must be applied between legal commands (MRR/MRW/MPC & VREFCA).\nNOTE 4\nMRW Commands must be issued to all Mode Registers that require defined settings.\nNOTE 5\nDefault ODT tolerances are wider prior to ZQ calibration.\nNOTE 6\nPrior to ZQcal completion (Tj ), MPC commands shall be multi-cycle as described in the MPC command Timings section.\nFigure 3 — RESET_n and Initialization Sequence at Power-on Ramping",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "libration.\nNOTE 6\nPrior to ZQcal completion (Tj ), MPC commands shall be multi-cycle as described in the MPC command Timings section.\nFigure 3 — RESET_n and Initialization Sequence at Power-on Ramping\n4\nAfter RESET_n is de-asserted (Tc ), wait at least tINIT3 before driving CS_n high. \n5\nAfter setting CS_n high (Td ), wait a minimum of tINIT4 to allow the DRAM CMOS based receiver to register the \nexit and allow the CS_n, CK, CA, DQ and DQS ODT to go to the defined strap or MRS state (Te ). Clock (CK_t, \nCK_c) is required to be started and stabilized for tCKSRX before exit of tINIT4 (Te ). Upon the completion of Te, \nall ODT states (CA, CS_n, CK, DQ and DQS ODT) should be valid and the DRAM’s CS_n receiver should no \nlonger be in its CMOS based mode. ODT termination states will be uncalibrated until completion of ZQcal at (Tj )\n6\nUpon Te, NOP commands must be issued for a minimum of tINIT5 to conclude exit of initialization process and \nstart tXPR timer at (Tf ). The system must wait at least tXPR before issuing any legal configuration commands \n(Tg ). During configuration, only MRR, MRW, MPC and VREFCA commands are legal.\n7\n Between (Tg to Tj ), the following initial configuration modes must be completed prior to other training modes:\n-\nMPC for setting MR13 (tCCD/tDLLK) must be issued before the MPC command to reset the DLL.\n-\nMPC to execute DLL RESET must be issued before ZQCal Start\n-\nMPC to execute ZQCal Start and ZQCal Latch must be issued before any other training modes such as CS \nTraining\n8\nBetween (Tj to Tz), any number of legal configuration commands are allowed. Training based commands are \noptional and may be done at the system architect’s discretion and may vary depending on the systems, though \nproper setting of certain registers, such as those related to Write Leveling Training, is required. \n9\nAfter (Tz), and the completion of any training or calibration timing parameters (i.e., tZQLAT is satisfied), the \nDDR5 device is ready for normal operation and is able to accept any valid command. Any additional mode \nregisters that have not previously been set up for normal operation should be written at this time.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "5 device is ready for normal operation and is able to accept any valid command. Any additional mode \nregisters that have not previously been set up for normal operation should be written at this time.\ntrans\nSTRAP or MR ODT STATE\nSTRAP or MR ODT STATE\ntrans\nCS_RTT_OFF\nSTRAP or MR ODT STATE\ntrans\nReset\nCS CMOS Registration & \nODT Async On\nInitialization\nNote 3\nNote 3\nNote 3\nNote 3\nNote 3\nNote 3\nNote 3\nCMD\nVALID\nMPC\nDLL Reset\nZQCAL Start\nZQCAL Latch\nMode Reg. or \nTraining Oper.\nMode Reg. or \nTraining Oper.\nNOP\nJEDEC Standard No. 79-5\nPage 12\n3.3.1   Power-up Initialization Sequence (Cont’d)\n3.3.2   Reset Initialization with Stable Power\nThe following sequence is required for RESET at no power interruption initialization as shown in Figure 4 \nand Table 12.\n1\nAssert RESET_n below 0.2 x VDDQ anytime when reset is needed. RESET_n needs to be maintained for a \nminimum of tPW_RESET. CS_n must be pulled LOW at least tINIT2 before de-asserting RESET_n.\n2\nRepeat steps 4 to 9 in Section 3.3.1\nNOTE 1\nFrom time point (Td ) until (Te ), the command bus must be held high.\nNOTE 2\nFrom time point (Te ) until (Tf ), NOP commands must be applied on the command bus.\nNOTE 3\nFrom time point (Tf ) until (Tz ), DES commands must be applied between legal commands (MRR/MRW/MPC & VREFCA).\nNOTE 4\nMRW Commands must be issued to all Mode Registers that require defined settings.\nFigure 4 — Reset Procedure at Power Stable\nTable 11 — Initialization Timing Parameters\nMaximum voltage-ramp time\ntINIT0\n-\n20\nms\nMinimum RESET_n LOW time after completion of voltage \nramp\ntINIT1\n200\nµs\nMinimum CS_n LOW time before RESET_n HIGH\ntINIT2\n10\n-\nns\nMinimum CS_n LOW time after RESET_n HIGH\ntINIT3\n4\n-\nms\nMinimum time for DRAM to register EXIT on CS_n with \nCMOS.\ntINIT4\n2\n-\nµs\nMinimum cycles required after CS_n HIGH\ntINIT5\n3\n-\nnCK\n1\nMinimum time from Exit Reset to first valid Configuration \nCommand\ntXPR\ntXS\n-\nns\nMinimum stable clock time\ntCKSRX\nSee Self Refresh \nTiming Table",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "inimum cycles required after CS_n HIGH\ntINIT5\n3\n-\nnCK\n1\nMinimum time from Exit Reset to first valid Configuration \nCommand\ntXPR\ntXS\n-\nns\nMinimum stable clock time\ntCKSRX\nSee Self Refresh \nTiming Table\nNOTE 1\nMin number of NOP commands issued after CS_n High (tINIT4)\ntrans\nSTRAP or MR ODT STATE\nSTRAP or MR ODT STATE\ntrans\nCS_RTT_OFF\nSTRAP or MR ODT STATE\ntrans\nReset\nCS CMOS Registration & \nODT Async On\nInitialization\nNote 1\nNote 1\nNote 1\nNote 1\nNote 1\nNote 1\nNote 1\nCMD\nVALID\nMPC\nDLL Reset\nZQCAL Start\nZQCAL Latch\nMode Reg. or \nTraining Oper.\nMode Reg. or \nTraining Oper.\nNOP\nMR ODT STATE\nDQ_RTT_OFF\nJEDEC Standard No. 79-5\nPage 13\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n3.3.2   Reset Initialization with Stable Power (Cont’d)\n3.3.3   Input Voltage Power-up and Power-Down Sequence\nFigure 5 provides the requirements for the voltage ramp control. Table 13 provides the input voltage slew \nrates.\nFigure 5 — Requirement for Voltage Ramp Control\nTable 12 — Reset Timing Parameters\nMinimum RESET_n low time for Reset Initialization with \nstable power\ntPW_RESET\n1\n-\nµS\nMaximum time after RESET_n assertion to ODT off\ntRST_ADC\n-\n50\nnS\nTable 13 — Input Voltage Slew Rates\nDescription\nSymbol\nMin\nMax\nUnits\nNotes\nVPP Rail\nVPP_Ramp_Up_SR\n0.2\n5\nV/ms\nVPP_Ramp_Down_SR\n0.1\n4.5\nV/ms\nVDD Rail\nVDD_Ramp_Up_SR\n0.1\n4.5\nV/ms\nVDD_Ramp_Down_SR\n0.1\n4.5\nV/ms\nVDDQ Rail\nVDDQ_Ramp_Up_SR\n0.1\n4.5\nV/ms\nVDDQ_Ramp_Down_SR\n0.1\n4.5\nV/ms\nNOTE 1\nBoth VDD and VPP supply measurements made between 10% & 90% nominal voltage\nNOTE 2\nMHz bandwidth limited measurement   \nNOTE 3\nVPP must be equal to or greater than VDD/VDDQ at all times.   \nNOTE 4\nDuring ramp up and ramp down [VDDQ-VDD] must be equal or less than 200mV.   \nNOTE 5\nAfter tINIT0, all supplies must be within their specified tolerance, as defined in the DC Operating Tables.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "NOTE 4\nDuring ramp up and ramp down [VDDQ-VDD] must be equal or less than 200mV.   \nNOTE 5\nAfter tINIT0, all supplies must be within their specified tolerance, as defined in the DC Operating Tables.\nRail to Rail Requirements\nVDDQ_Ramp_Up_SR\nVDDQ_Ramp_Down_SR\nVDD_Ramp_Up_SR\nVDD_Ramp_Down_SR\nVPP must be equal or greater than VDDQ always\nDuring ramp up and ramp down [VDDQ-VDD] must =<200m V\nJEDEC Standard No. 79-5\nPage 14\n3.4\nMode Register Definition\n3.4.1   Mode Register Read (MRR)\nThe Mode Register Read (MRR) command is used to read configuration and status data from the DDR5-\nSDRAM registers. The MRR command is initiated with CS_n and CA[13:0] in the proper state as defined \nby the Command Truth Table. The mode register address operands (MA[7:0]) allow the user to select one \nof 256 registers. The mode register contents are available on the second 8 UI’s of the burst and are repeated \nacross all DQ’s after the RL following the MRR command. To avoid a potentially worst-case pattern, every \nodd DQ bit (represented with !) shall have its contents inverted. Data in the burst (BL0-7) shall be either \n“0” or “1”, with “1” indicating that the content of the later UI’s (BL8-15) are inverted.\nDQS is toggled for the duration of the MRR burst. The MRR has a command burst length 16. MRR \ntermination control and ODT timings are the same as for the READ command. The MRR operation must \nnot be interrupted. Non-Target ODT encoding is available for MRR, just like a normal READ. NT ODT \nMRR termination control and ODT timings are the same as for the READ NT command.\nIn the case that CRC is enabled, MRR’s output will come with BL18 (BL16 plus 2 CRC-bit), but the host \nhas the option to consider the 17th and 18th bits “don’t care” for MRR handling. Regardless on if the host \nuses the 17th and 18th bits, while CRC is enabled, the strobe needs to toggle for BL18.\nFigure 6 provides mode register read timing. Tables 14 through 19 provide through DQ output mapping for \nvarious devices.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "17th and 18th bits, while CRC is enabled, the strobe needs to toggle for BL18.\nFigure 6 provides mode register read timing. Tables 14 through 19 provide through DQ output mapping for \nvarious devices.\nFigure 6 — Mode Register Read Timing\nTable 14 — DQ Output Mapping for x4 Device\nBL\n0-7\n8\n9\n10\n11\n12\n13\n14\n15\nDQ0\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ1\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ2\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ3\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nNOTE\nThe read pre-amble and post-amble of MRR are same as normal read.\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\nta+6\ntb\ntb+1\ntb+2\ntb+3\ntd+1\ntd+3\nta+5\ntc\ntc+1\ntc+2\ntc+4\ntd+4\ntd+5\ntd\ntd+2\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nTIME BREAK\nDON'T CARE\nJEDEC Standard No. 79-5\nPage 15\n3.4.1   Mode Register Read (MRR) (Cont’d)\nTable 15 — DQ Output Mapping for x8 Device\nBL\n0-7\n8\n9\n10\n11\n12\n13\n14\n15\nDQ0\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ1\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ2\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ3\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ4\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ5\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ6\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ7\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nNOTE\nThe read pre-amble and post-amble of MRR are same as normal read.\nTable 16 — DQ Output Mapping for x16 Device (OSC Count - MR46 & MR47 Only)\nBL\n0-7\n8\n9\n10\n11\n12\n13\n14\n15\nDQ0\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ1\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ2\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ3\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ4\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ5\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ6\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ7\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ8\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ9\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ10\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ11\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ12\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ9\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ10\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ11\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ12\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ13\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ14\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ15\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nNOTE 1\nThe read pre-amble and post-amble of MRR are same as normal read.\nNOTE 2\nOutput map excludes per bit DFE, DCA and VrefDQ mode registers (MR103 through MR255)\nTable 17 — DQ Output Mapping for x16 Device (DFE Registers Excluded)\nBL\n0-7\n8\n9\n10\n11\n12\n13\n14\n15\nDQ0\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ1\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ2\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ3\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ4\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ5\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ6\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ7\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nJEDEC Standard No. 79-5\nPage 16\nNOTE 1\nThe read pre-amble and post-amble of MRR are same as normal read.\nNOTE 2\nOutput of mode register data is only duplicated and inverted across the first 8 bits of a x16 device.\nNOTE 3\nOutput map excludes per bit DFE, DCA and VrefDQ mode registers (MR103 through MR255)\nTable 18 — DQ Output Mapping for x16 Device (DFE Lower Byte - DQ[0:7], DML)\nBL\n0-7\n8\n9\n10\n11\n12\n13\n14\n15\nDQ0\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ1\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ2\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ3\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ4\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ5\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ6\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ7\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "P1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ4\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ5\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ6\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ7\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nNOTE 1\nThe read pre-amble and post-amble of MRR are same as normal read.\nNOTE 2\nOutput of mode register data is only duplicated and inverted across the first 8 bits of a x16 device when reading from a DFE register \nassociated with a lower byte DQ or DML.\nNOTE 3\nOutput map is ONLY for per bit DFE, DCA and VrefDQ mode registers (MR103 through MR255)\nTable 19 — DQ Output Mapping for x16 Device (DFE Upper Byte - DQ[15:8], DMU)\nBL\n0-7\n8\n9\n10\n11\n12\n13\n14\n15\nDQ8\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ9\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ10\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ11\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nTable 17 — DQ Output Mapping for x16 Device (DFE Registers Excluded) (Cont’d)\nBL\n0-7\n8\n9\n10\n11\n12\n13\n14\n15\nJEDEC Standard No. 79-5\nPage 17\n3.4.2   Mode Register WRITE (MRW)\nThe Mode Register Write (MRW) command is used to write configuration data to the mode registers. \nFigure 7 provides mode register write timing.\nThe MRW command is initiated with CS_n and CA[13:0] in the proper state as defined by the Command \nTruth Table. The mode register address and the data written to the mode registers is contained in CA[13:0] \naccording to the Command Truth Table. The MRW command period is defined by tMRW. Mode register \nWrites to read-only registers have no impact on the functionality of the device.\nFigure 7 — Mode Register Write Timing\n3.4.3   DFE Mode Register Write Update Timing\nThis Mode Register update timing parameter applies for MR112 (MA[7:0]=70H) through MR248 \n(MA[7:0]=F8H) - Mode Registers for DFE including DFE Gain Bias, DFE Tap-1, DFE Tap-2,\nDFE Tap-3, DFE Tap-4 mode registers. Figure 8 provides DFE update setting.\nDQ12\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ13\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ14\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "DFE Tap-3, DFE Tap-4 mode registers. Figure 8 provides DFE update setting.\nDQ12\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ13\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ14\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ15\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nNOTE 1\nThe read pre-amble and post-amble of MRR are same as normal read.\nNOTE 2\nOutput of mode register data is only duplicated and inverted across the last 8 bits of a x16 device when reading from a DFE register \nassociated with an upper byte DQ or DMU.\nNOTE 3\nOutput map is ONLY for per bit DFE, DCA and VrefDQ mode registers (MR103 through MR255)\nTable 19 — DQ Output Mapping for x16 Device (DFE Upper Byte - DQ[15:8], DMU) (Cont’d)\nBL\n0-7\n8\n9\n10\n11\n12\n13\n14\n15\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\nta+6\ntb\ntb+1\ntb+2\ntb+3\ntd+1\ntd+3\nta+5\ntc\ntc+1\ntc+2\ntc+4\ntd+4\ntd+5\ntd\ntd+2\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nTIME BREAK\nDON'T CARE\nJEDEC Standard No. 79-5\nPage 18\n3.4.3   DFE Mode Register Write Update Timing (Cont’d)\nFigure 8 — DFE Update Setting\n3.4.4   Mode Register Truth Tables and Timing Constraints\nTable 20 provides mode register read/write AC timings.\nTable 21 provides the Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW).\nTable 20 — Mode Register Read/Write AC timing\nParameter\nSymbol\nMin/Max\nValue\nUnit\nNote\nMode Register Read command period\ntMRR\nMin\nmax(14ns, 16nCK)\nnCK\n1\nMode Register Read Pattern to Mode Register Read Pattern \nCommand spacing\ntMRR_p\nMin\n8\nnCK\nMode Register Write command period\ntMRW\nMin\nmax(5ns, 8nCK)\nnCK\n1\nMode Register Set command delay\ntMRD\nMin\nmax(14ns, 16nCK)\nnCK\nDFE Mode Register Write Update Delay Time\ntDFE\nMin\n80\nns\n2\nNOTE 1\nMRR and MRW commands are not allowed with pages open.\nNOTE 2\nThis parameter applies only to MRW’s to DFE registers and is defined as the settling time before a new DFE setting is active.\nTable 21 — Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "rameter applies only to MRW’s to DFE registers and is defined as the settling time before a new DFE setting is active.\nTable 21 — Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)\nCurrent State\nCommand\nIntermediate State\nNext State\nMRR\nMode Register Reading\n(All Banks Idle)\nAll Banks Idle\nMRW\nMode Register Writing\n(All Banks Idle)\nAll Banks Idle\nOld DFE\nSetting\nUpdating DFE Setting\nNew DFE\nSetting\nDFE\nSetting\nAdjustment\nJEDEC Standard No. 79-5\nPage 19\n3.4.4   Mode Register Truth Tables and Timing Constraints (Cont’d)\nTable 22 provides MRR/MRW Timing Constraints: DQ ODT is Disable.\nTable 22 — MRR/MRW Timing Constraints: DQ ODT is Disable\nFrom \nCommand\nTo Command\nMinimum Delay between “From Command” and “To \nCommand”\nUnit\nNote\nVrefCA\nCL+BL/2+1\ntCK\n2\nAny other valid \ncommand\ntMRD\n-\n1,2\nAny other valid \ncommand\ntMRD\nNOTE 1\nAll data should be completed before entry into self refresh or power down.\nNOTE 2\nMRR can refer to both Target ODT MRR and Non-Target ODT MRR\nJEDEC Standard No. 79-5\nPage 20\n3.4.4   Mode Register Truth Tables and Timing Constraints (Cont’d)\nTable 23 provides MRR/MRW Timing Constraints: DQ ODT is Enable.\nTable 23 — MRR/MRW Timing Constraints: DQ ODT is Enable\nFrom Command\nTo Command\nMinimum Delay between “From Command” and “To \nCommand”\nUnit\nNote\nSame as ODT Disable Case\nAny other valid \ncommand\nAny other valid \ncommand\nJEDEC Standard No. 79-5\nPage 21\nWith DDR5, the utilization and programming method shall change from the traditional addressing scheme \nfound in DDR3 and DDR4, and shall move to the method used by LPDDR, where the Mode Register \nAddresses (MRA) and Payload placed in Op Codes (OP) are all packeted in the command bus encoding \nmethod. Refer to Table 241 for Mode Register Read (MRR) and Mode Register Write (MRW) command \nprotocol.\nFor DDR5, the SDRAM shall support up to 8 MRA’s, each with a byte-wide payload. Allowing for up to \n256 byte-wide registers.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "r Mode Register Read (MRR) and Mode Register Write (MRW) command \nprotocol.\nFor DDR5, the SDRAM shall support up to 8 MRA’s, each with a byte-wide payload. Allowing for up to \n256 byte-wide registers.\n3.5.1   Mode Register Assignment and Definition in DDR5 SDRAM\nTable 24 shows the mode registers for DDR5 SDRAM. Each bit in a register byte (MR#) is denoted as \"R\" \nif it can be read but not written, \"W\" if it can be written but reads shall always produce a ZERO for those \nspecific bits, and \"R/W\" if it can be read and written. Additionally, a DRAM read-only bit combined with a \nHost write-only bit is denoted as a “SR/W” bit. This bit allows the DRAM to return a defined status during \na read of that bit (SR = Status Read), independent of what the Host may have written to the bit.\nA defined register byte (MR#), is any MR# that has at least one of the bits defined.\nWhen the entire MR# is marked RFU, then it is considered undefined and all the bits from the DRAM shall \nbe don’t care for reads or writes. These undefined mode registers (completely empty bytes, not individual \nbits of an MR) may not be supported in the DRAM. When a defined register byte (MR#) contains an \n“RFU” bit, the host must write a ZERO for those specific bits and the DRAM does not guarantee any \noperation of those specific RFU bits. When the host issues an MRR to a defined register (MR#) that \ncontains RFU bits in it, those specific bits shall always produce a ZERO.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "AM does not guarantee any \noperation of those specific RFU bits. When the host issues an MRR to a defined register (MR#) that \ncontains RFU bits in it, those specific bits shall always produce a ZERO.\nFor cases in which a mode register is specific to a particular device configuration (x16, x8, x4) and/or \ndensity (32Gb, 16Gb, 8Gb), the following rules shall be applied:\n-\nWhen the DRAM is configured as a x4/x8, an entire MR# used only for a x16 shall be considered RFU. These bits \nare don’t care for reads and writes, and they may be unsupported.\n-\nWhen a bit field within a register is used by a different configuration or density than a given DRAM, the host may \nwrite/read programmed values to these fields, but DRAM operation will not be affected.\nA Mode Register Read command is used to read a mode register. A Mode Register Write command is used \nto write a mode register\nTable 24 — Mode Register Assignment in DDR5 SDRAM\nMR#\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\n0\nRFU\nCAS Latency (RL)\nBurst Length\n1\nPDA Select ID\nPDA Enumerate ID\n2\nInternal \nWrite \nTiming \nReserved\nDevice 15 \nMPSM\nCS \nAssertion \nDuration \n(MPC)\nMax Power \nSaving \nMode \n(MPSM)\n2N Mode\nWrite \nLeveling \nTraining\nRead \nPreamble \nTraining\n3\nWrite Leveling\n Internal Cycle \nAlignment - Upper Byte\nWrite Leveling\n Internal Cycle \nAlignment - Lower Byte\n4\nTUF \nRFU\nRefresh \ntRFC \nMode\nRefresh \nInterval \nRate Indi-\ncator\nRefresh Rate\n5\nPull-Down             \nOutput Driver Impedance\nDM \nEnable\nTDQS \nEnable\nPODTM \nSupport\nPull-up         \nOutput Driver Impedance\nData \nOutput \nDisable\n6\ntRTP\nWrite Recovery Time\nJEDEC Standard No. 79-5\nPage 22\n8\nWrite \nPostamble \nSettings\nRead \nPostam-\nble Set-\ntings\nRFU\nWrite Preamble Settings\nRead Preamble Settings\n10\nVrefDQ Calibration Value\n11\nVrefCA Calibration Value\n12\nVrefCS Calibration Value\n13\nRFU\ntCCD_L / tDLLK\n14\nECS Mode\nReset \nECS \nCounter\nRow \nMode/\nCode \nWord \nMode\nRFU\nCID3\nCID2\nCID1\nCID0\n15\nRFU\nAutomatic \nECS in \nSelf \nRefresh\nECS Error Threshold Count (ETC)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "efCS Calibration Value\n13\nRFU\ntCCD_L / tDLLK\n14\nECS Mode\nReset \nECS \nCounter\nRow \nMode/\nCode \nWord \nMode\nRFU\nCID3\nCID2\nCID1\nCID0\n15\nRFU\nAutomatic \nECS in \nSelf \nRefresh\nECS Error Threshold Count (ETC)\n16\nTransparency - Row Address with Max Errors 1 - See Section 3.5.18 for encoding details\n17\nTransparency - Row Address with Max Errors 2 - See Section 3.5.19 for encoding details\n18\n Transparency - Row Address with Max Errors 3 - See Section 3.5.20 for encoding details\n19\nTransparency - Max Row Error Count - See Section 3.5.21 for encoding details\n20\nTransparency - Error Count (EC) - See Section 3.5.22 for encoding details\n25\nRFU\nContinu-\nous Burst \nMode\nLFSR1 \nPattern \nOption\nLFSR0 \nPattern \nOption\nRead \nTraining\nPattern \nFormat\n26\nRead Training Pattern Data0 / LFSR0 Seed\n27\nRead Training Pattern Data1 / LFSR1 Seed\n28\nRead Training Pattern Invert DQL7:0 (DQ7:0)\n29\nRead Training Pattern Invert DQU7:0 (DQ15:8)\nLFSR \nAssignment\nDQL7/\nDQU7\nLFSR \nAssign-\nment\nDQL6/\nDQU6\nLFSR \nAssign-\nment\nDQL5/\nDQU5\nLFSR \nAssign-\nment\nDQL4/\nDQU4\nLFSR \nAssign-\nment\nDQL3/\nDQU3\nLFSR \nAssign-\nment\nDQL2/\nDQU2\nLFSR \nAssignment\nDQL1/\nDQU1\nLFSR \nAssignment\nDQL0/\nDQU0\n31\nRead Training Pattern Address\n32\nRFU\nCA_ODT \nStrap \nValue\nCS ODT\nCK ODT\n33\nRFU\nDQS_RTT_PARK\nCA ODT\n34\nRFU\nRTT_WR\nRTT_PARK\nTable 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)\nMR#\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nJEDEC Standard No. 79-5\nPage 23\n35\nRFU\nRTT_NOM_RD\nRTT_NOM_WR\n37\nRFU\nODTLoff_WR_offset\nODTLon_WR_offset\n38\nRFU\nODTLoff_WR_NT_offset\nODTLon_WR_NT_offset\n39\nRFU\nODTLoff_RD_NT_offset\nODTLon_RD_NT_offset\n40\nRFU\nRead DQS offset timing\n42\nRFU\nDCA Training Assist \nMode\nDCA Types Supported\n43\nSign Bit for \nOP[6:4]\nDCA for IBCLK in 4-phase clocks\nSign Bit for \nOP[2:0]\nDCA for single/two-phase clock(s) or QCLK \nin 4-phase clocks\n44\nRFU\nSign Bit for \nQBCLK in \n4-phase \nclocks\nDCA for QBCLK in 4-phase clocks\n45\nDQS Interval Timer Run Time\n46\nDQS Oscillator Count - LSB\n47\nDQS Oscillator Count - MSB",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "(s) or QCLK \nin 4-phase clocks\n44\nRFU\nSign Bit for \nQBCLK in \n4-phase \nclocks\nDCA for QBCLK in 4-phase clocks\n45\nDQS Interval Timer Run Time\n46\nDQS Oscillator Count - LSB\n47\nDQS Oscillator Count - MSB\n48\nWrite Pattern Mode\nWrite CRC \nauto-dis-\nable \nstatus\nWrite CRC \nauto-dis-\nable \nenable\nWrite CRC \nerror \nstatus\nWrite CRC \nenable \nupper    \nnibble\nWrite CRC \nenable\nlower \nnibble\n51\nRFU\nWrite CRC Auto-Disable Threshold - See MR for encoding details\n52\nRFU\nWrite CRC Auto-Disable Window - See MR for encoding details\n53\nLoopback  \nOutput \nMode\nLoopback \nSelect Phase \nLoopback Output Select\nhPPR\nResource\nBG1 Bank \n3\nhPPR\nResource\nBG1 Bank \n2\nhPPR\nResource\nBG1 Bank \n1\nhPPR\nResource\nBG1 Bank \n0\nhPPR\nResource\nBG0 Bank \n3\nhPPR\nResource\nBG0 Bank \n2\nhPPR\nResource\nBG0 Bank 1\nhPPR\nResource\nBG0 Bank 0\nhPPR\nResource\nBG3 Bank \n3\nhPPR\nResource\nBG3 Bank \n2\nhPPR\nResource\nBG3 Bank \n1\nhPPR\nResource\nBG3 Bank \n0\nhPPR\nResource\nBG2 Bank \n3\nhPPR\nResource\nBG2 Bank \n2\nhPPR\nResource\nBG2 Bank 1\nhPPR\nResource\nBG2 Bank 0\nhPPR\nResource\nBG5 Bank \n3\nhPPR\nResource\nBG5 Bank \n2\nhPPR\nResource\nBG5 Bank \n1\nhPPR\nResource\nBG5 Bank \n0\nhPPR\nResource\nBG4 Bank \n3\nhPPR\nResource\nBG4 Bank \n2\nhPPR\nResource\nBG4 Bank 1\nhPPR\nResource\nBG4 Bank 0\nhPPR\nResource\nBG7 Bank \n3\nhPPR\nResource\nBG7 Bank \n2\nhPPR\nResource\nBG7 Bank \n1\nhPPR\nResource\nBG7 Bank \n0\nhPPR\nResource\nBG6 Bank \n3\nhPPR\nResource\nBG6 Bank \n2\nhPPR\nResource\nBG6 Bank 1\nhPPR\nResource\nBG6 Bank 0\n58\nRAAMMT[2:0]\nRAAIMT[3:0]\nRFM \nRequired\n59\nRFM RAA Counter\nRFU\n61\nRSVD\nPackage Output Driver Test Mode\nTable 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)\nMR#\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nJEDEC Standard No. 79-5\nPage 24\n103\nDQSL_t \nIBCLK Sign\nRFU\nDQSL_t DCA for IBCLK\nDQSL_t \nQCLK Sign\nRFU\nDQSL_t DCA for QCLK\n104\nRFU\nDQSL_t \nQBCLK \nSign\nRFU\nDQSL_t DCA for QBCLK\n105\nDQSL_c \nIBCLK Sign\nRFU\nDQSL_c DCA for IBCLK\nDQSL_c \nQCLK Sign\nRFU\nDQSL_c DCA for QCLK\n106\nRFU\nDQSL_c \nQBCLK \nSign\nRFU\nDQSL_c DCA for QBCLK",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "QCLK\n104\nRFU\nDQSL_t \nQBCLK \nSign\nRFU\nDQSL_t DCA for QBCLK\n105\nDQSL_c \nIBCLK Sign\nRFU\nDQSL_c DCA for IBCLK\nDQSL_c \nQCLK Sign\nRFU\nDQSL_c DCA for QCLK\n106\nRFU\nDQSL_c \nQBCLK \nSign\nRFU\nDQSL_c DCA for QBCLK\n107\nDQSU_t \nIBCLK Sign\nRFU\nDQSU_t DCA for IBCLK\nDQSU_t \nQCLK Sign\nRFU\nDQSU_t DCA for QCLK\n108\nRFU\nDQSU_t \nQBCLK \nSign\nRFU\nDQSU_t DCA for QBCLK\n109\nDQSU_c \nIBCLK Sign\nRFU\nDQSU_c DCA for IBCLK\nDQSU_c \nQCLK Sign\nRFU\nDQSU_c DCA for QCLK\n110\nRFU\nDQSU_c \nQBCLK \nSign\nRFU\nDQSU_c DCA for QBCLK\n111\nRFU\nGlobal \nDFE Tap-\n4 Enable\nGlobal \nDFE Tap-3 \nEnable\nGlobal \nDFE Tap-\n2 Enable\nGlobal DFE \nTap-1 \nEnable\nGlobal DFE \ngain Enable\n112\nRFU\nDML DFE Gain Bias - See MR for encoding details\n113\nDML DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n114\nDML DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n115\nDML DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n116\nDML DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n118\nDML \nVREFDQ \nsign\nDML VREFDQ Offset\nRFU\n120\nRFU\nDMU DFE Gain Bias - See MR for encoding details\n121\nDMU DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n122\nDMU DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n123\nDMU DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n124\nDMU DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n126\nDMU \nVREFDQ \nsign\nDMU VREFDQ Offset\nRFU\n128\nRFU\nDQL0 DFE Gain Bias - See MR for encoding details\n129\nDQL0 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n130\nDQL0 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\nTable 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)\nMR#\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nJEDEC Standard No. 79-5\nPage 25\n131\nDQL0 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n132\nDQL0 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n133\nDQL0 \nIBCLK Sign\nRFU\nDQL0 DCA for IBCLK\nDQL0 \nQCLK Sign\nRFU\nDQL0 DCA for QCLK\n134\nDQL0 \nVREFDQ \nSign\nDQL0 VREFDQ Offset\nDQL0 \nQBCLK \nSign\nRFU\nDQL0 DCA for QBCLK",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Section 3.5.79 for encoding details\n133\nDQL0 \nIBCLK Sign\nRFU\nDQL0 DCA for IBCLK\nDQL0 \nQCLK Sign\nRFU\nDQL0 DCA for QCLK\n134\nDQL0 \nVREFDQ \nSign\nDQL0 VREFDQ Offset\nDQL0 \nQBCLK \nSign\nRFU\nDQL0 DCA for QBCLK\n136\nRFU\nDQL1 DFE Gain Bias - See MR for encoding details\n137\nDQL1 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n138\nDQL1 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n139\nDQL1 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n140\nDQL1 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n141\nDQL1 \nIBCLK Sign\nRFU\nDQL1 DCA for IBCLK\nDQL1 \nQCLK Sign\nRFU\nDQL1 DCA for QCLK\n142\nDQL1 \nVREFDQ \nSign\nDQL1 VREFDQ Offset\nDQL1 \nQBCLK \nSign\nRFU\nDQL1 DCA for QBCLK\n144\nRFU\nDQL2 DFE Gain Bias - See MR for encoding details\n145\nDQL2 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n146\nDQL2 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n147\nDQL2 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n148\nDQL2 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n149\nDQL2 \nIBCLK Sign\nRFU\nDQL2 DCA for IBCLK\nDQL2 \nQCLK Sign\nRFU\nDQL2 DCA for QCLK\n150\nDQL2 \nVREFDQ \nSign\nDQL2 VREFDQ Offset\nDQL2 \nQBCLK \nSign\nRFU\nDQL2 DCA for QBCLK\n152\nRFU\nDQL3 DFE Gain Bias - See MR for encoding details\n153\nDQL3 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n154\nDQL3 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n155\nDQL3 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n156\nDQL3 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n157\nDQL3 \nIBCLK Sign\nRFU\nDQL3 DCA for IBCLK\nDQL3 \nQCLK Sign\nRFU\nDQL3 DCA for QCLK\n158\nDQL3 \nVREFDQ \nSign\nDQL3 VREFDQ Offset\nDQL3 \nQBCLK \nSign\nRFU\nDQL3 DCA for QBCLK\n160\nRFU\nDQL4 DFE Gain Bias - See MR for encoding details\n161\nDQL4 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n162\nDQL4 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n163\nDQL4 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\nTable 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "g details\n162\nDQL4 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n163\nDQL4 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\nTable 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)\nMR#\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nJEDEC Standard No. 79-5\nPage 26\n164\nDQL4 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n165\nDQL4 \nIBCLK Sign\nRFU\nDQL4 DCA for IBCLK\nDQL4 \nQCLK Sign\nRFU\nDQL4 DCA for QCLK\n166\nDQL4 \nVREFDQ \nSign\nDQL4 VREFDQ Offset\nDQL4 \nQBCLK \nSign\nRFU\nDQL4 DCA for QBCLK\n168\nRFU\nDQL5 DFE Gain Bias - See MR for encoding details\n169\nDQL5 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n170\nDQL5 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n171\nDQL5 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n172\nDQL5 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n173\nDQL5 \nIBCLK Sign\nRFU\nDQL5 DCA for IBCLK\nDQL5 \nQCLK Sign\nRFU\nDQL5 DCA for QCLK\n174\nDQL5 \nVREFDQ \nSign\nDQL5 VREFDQ Offset\nDQL5 \nQBCLK \nSign\nRFU\nDQL5 DCA for QBCLK\n176\nRFU\nDQL6 DFE Gain Bias - See MR for encoding details\n177\nDQL6 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n178\nDQL6 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n179\nDQL6 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n180\nDQL6 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n181\nDQL6 \nIBCLK Sign\nRFU\nDQL6 DCA for IBCLK\nDQL6 \nQCLK Sign\nRFU\nDQL6 DCA for QCLK\n182\nDQL6 \nVREFDQ \nSign\nDQL6 VREFDQ Offset\nDQL6 \nQBCLK \nSign\nRFU\nDQL6 DCA for QBCLK\n184\nRFU\nDQL7 DFE Gain Bias - See MR for encoding details\n185\nDQL7 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n186\nDQL7 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n187\nDQL7 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n188\nDQL7 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n189\nDQL7 \nIBCLK Sign\nRFU\nDQL6 DCA for IBCLK\nDQL7 \nQCLK Sign\nRFU\nDQL7 DCA for QCLK\n190\nDQL7 \nVREFDQ \nSign\nDQL7 VREFDQ Offset\nDQL7 \nQBCLK \nSign\nRFU\nDQL7 DCA for QBCLK",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Section 3.5.79 for encoding details\n189\nDQL7 \nIBCLK Sign\nRFU\nDQL6 DCA for IBCLK\nDQL7 \nQCLK Sign\nRFU\nDQL7 DCA for QCLK\n190\nDQL7 \nVREFDQ \nSign\nDQL7 VREFDQ Offset\nDQL7 \nQBCLK \nSign\nRFU\nDQL7 DCA for QBCLK\n192\nRFU\nDQU0 DFE Gain Bias - See MR for encoding details\n193\nDQU0 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n194\nDQU0 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n195\nDQU0 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n196\nDQU0 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\nTable 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)\nMR#\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nJEDEC Standard No. 79-5\nPage 27\n197\nDQU0 \nIBCLK Sign\nRFU\nDQU0 DCA for IBCLK\nDQU0 \nQCLK Sign\nRFU\nDQU0 DCA for QCLK\n198\nDQU0 \nVREFDQ \nSign\nDQU0 VREFDQ Offset\nDQU0 \nQBCLK \nSign\nRFU\nDQU0 DCA for QBCLK\n200\nRFU\nDQU1 DFE Gain Bias - See MR for encoding details\n201\nDQU1 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n202\nDQU1 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n203\nDQU1 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n204\nDQU1 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n205\nDQU1 \nIBCLK Sign\nRFU\nDQU1 DCA for IBCLK\nDQU1 \nQCLK Sign\nRFU\nDQU1 DCA for QCLK\n206\nDQU1 \nVREFDQ \nSign\nDQU1 VREFDQ Offset\nDQU1 \nQBCLK \nSign\nRFU\nDQU1 DCA for QBCLK\n208\nRFU\nDQU2 DFE Gain Bias - See MR for encoding details\n209\nDQU2 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n210\nDQU2 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n211\nDQU2 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n212\nDQU2 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n213\nDQU2 \nIBCLK Sign\nRFU\nDQU2 DCA for IBCLK\nDQU2 \nQCLK Sign\nRFU\nDQU2 DCA for QCLK\n214\nDQU2 \nVREFDQ \nSign\nDQU2 VREFDQ Offset\nDQU2 \nQBCLK \nSign\nRFU\nDQU2 DCA for QBCLK\n216\nRFU\nDQU3 DFE Gain Bias - See MR for encoding details\n217\nDQU3 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n218\nDQU3 DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "A for QBCLK\n216\nRFU\nDQU3 DFE Gain Bias - See MR for encoding details\n217\nDQU3 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n218\nDQU3 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n219\nDQU3 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n220\nDQU3 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n221\nDQU3 \nIBCLK Sign\nRFU\nDQU3 DCA for IBCLK\nDQU3 \nQCLK Sign\nRFU\nDQU3 DCA for QCLK\n222\nDQU3 \nVREFDQ \nSign\nDQU3 VREFDQ Offset\nDQU3 \nQBCLK \nSign\nRFU\nDQU3 DCA for QBCLK\n224\nRFU\nDQU4 DFE Gain Bias - See MR for encoding details\n225\nDQU4 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n226\nDQU4 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n227\nDQU4 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n228\nDQU4 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n229\nDQU4 \nIBCLK Sign\nRFU\nDQU4 DCA for IBCLK\nDQU4 \nQCLK Sign\nRFU\nDQU4 DCA for QCLK\nTable 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)\nMR#\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nJEDEC Standard No. 79-5\nPage 28\n230\nDQU4 \nVREFDQ \nSign\nDQU4 VREFDQ Offset\nDQU4 \nQBCLK \nSign\nRFU\nDQU4 DCA for QBCLK\n232\nRFU\nDQU5 DFE Gain Bias - See MR for encoding details\n233\nDQU5 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n234\nDQU5 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n235\nDQU5 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n236\nDQU5 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n237\nDQU5 \nIBCLK Sign\nRFU\nDQU5 DCA for IBCLK\nDQU5 \nQCLK Sign\nRFU\nDQU5 DCA for QCLK\n238\nDQU5 \nVREFDQ \nSign\nDQU5 VREFDQ Offset\nDQU5 \nQBCLK \nSign\nRFU\nDQU5 DCA for QBCLK\n240\nRFU\nDQU6 DFE Gain Bias - See MR for encoding details\n241\nDQU6 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n242\nDQU6 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n243\nDQU6 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n244\nDQU6 DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ls\n242\nDQU6 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n243\nDQU6 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n244\nDQU6 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n245\nDQU6 \nIBCLK Sign\nRFU\nDQU6 DCA for IBCLK\nDQU6 \nQCLK Sign\nRFU\nDQU6 DCA for QCLK\n246\nDQU6 \nVREFDQ \nSign\nDQU6 VREFDQ Offset\nDQU6 \nQBCLK \nSign\nRFU\nDQU6 DCA for QBCLK\n248\nRFU\nDQU7 DFE Gain Bias - See MR for encoding details\n249\nDQU7 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n250\nDQU7 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n251\nDQU7 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n252\nDQU7 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n253\nDQU7 \nIBCLK Sign\nRFU\nDQU7 DCA for IBCLK\nDQU7 \nQCLK Sign\nRFU\nDQU7 DCA for QCLK\n254\nDQU7 \nVREFDQ \nSign\nDQU7 VREFDQ Offset\nDQU7 \nQBCLK \nSign\nRFU\nDQU7 DCA for QBCLK\nTable 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)\nMR#\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nJEDEC Standard No. 79-5\nPage 29\n3.5.2   MR0 (MA[7:0]=00H) Burst Length and CAS Latency\nTable 25 — MR0 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nCAS Latency (RL)\nBurst Length\nTable 26 — MR0 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nBurst Length\nR/W\nOP[1:0]\n00B: BL16\n01B: BC8 OTF\n10B: BL32 (Optional)\n11B: BL32 OTF (Optional)\nCAS Latency (RL)\nR/W\nOP[6:2]\n00000B: 22\n00001B: 24\n00010B: 26\n00011B: 28\n...\n10011B: 60\n10100B: 62\n10101B: 64\n10110B: 66\nAll other encodings reserved.\nNOTE 1\nRange covers both Monolithic DDR5 and 3DS-DDR5 devices up to 6400\nNOTE 2\nWL=RL-2, also known as CWL=CL-2\nJEDEC Standard No. 79-5\nPage 30\n3.5.3   MR1 (MA [7:0] = 01H) - PDA Mode Details\nTable 27 — MR1 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nPDA Select ID\nPDA Enumerate ID\nTable 28 — MR1 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nPDA Enumerate ID\nR\nOP[3:0]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ister Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nPDA Select ID\nPDA Enumerate ID\nTable 28 — MR1 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nPDA Enumerate ID\nR\nOP[3:0]\nThis is a Read Only MR field, which is only \nprogrammed through an MPC command with the \nPDA Enumerate ID opcode.\nxxxxB Encoding is set with MPC command with the \nPDA Enumerate ID opcode. This can only be set \nwhen PDA Enumerate Programming Mode is \nenabled and the associated DRAM’s DQ0 is \nasserted LOW. The PDA Enumerate ID opcode \nincludes 4 bits for this encoding. \nDefault setting is 1111B\nPDA Select ID\nR\nOP[7:4]\nThis is a Read Only MR field, which is only \nprogrammed through an MPC command with the \nPDA Select ID opcode.\n \nxxxxB Encoding is set with MPC command with \nthe PDA Select ID opcode. The PDA Select ID \nopcode includes 4 bits for this encoding.\n1111B = all DRAMs execute MRW, MPC, and \nVrefCA commands\nFor all other encodings, DRAMs execute MRW, \nMPC, and VrefCA commands only if PDA Select \nID[3:0] = PDA Enumerate ID[3:0], with some \nexceptions for specific MPC commands that \nexecute regardless of PDA Select ID.\nDefault setting is 1111B\nJEDEC Standard No. 79-5\nPage 31\n3.5.4   MR2 (MA [7:0] = 02H) - Functional Modes MR2 Register Information\n  \nTable 29 — MR2 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nInternal Write \nTiming \nReserved\nDevice 15 \nMPSM\nCS \nAssertion \nDuration \n(MPC)\nMax Power \nSaving \nMode \n(MPSM)\n2N Mode\nWrite \nLeveling \nTraining\nRead \nPreamble \nTraining\nTable 30 — MR2 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRead \nPreamble Training\nR/W\nOP[0]\n0B: Normal Mode (Default)\n1B: Read Preamble Training\nWrite \nLeveling\nR/W\nOP[1]\n0B: Normal Mode (Default)\n1B: Write Leveling\n1,2,3\n2N Mode\nR\nOP[2]\n0B: 2N Mode (Default)\n1B: 1N Mode\n4\nMax Power Saving Mode\nR/W\nOP[3]\n0B: Disable (Default)\n1B: Enable\nCS Assertion Duration \n(MPC)\nR/W\nOP[4]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "rmal Mode (Default)\n1B: Write Leveling\n1,2,3\n2N Mode\nR\nOP[2]\n0B: 2N Mode (Default)\n1B: 1N Mode\n4\nMax Power Saving Mode\nR/W\nOP[3]\n0B: Disable (Default)\n1B: Enable\nCS Assertion Duration \n(MPC)\nR/W\nOP[4]\n0B: Only Multiple cycles of CS assertion \nsupported for MPC, VrefCA and VrefCS \ncommands (Default)\n1B: Only a single cycle of CS assertion supported \nfor MPC, VrefCA and VrefCS commands\nDevice 15 Maximum Power \nSavings Mode\nR/W\nOP[5]\n0B: Disable (Default)\n1B: Enable\nReserved\nReserved\nOP[6]\n    Reserved\nInternal Write Timing\nR/W\nOP[7]\n0B: Disable\n1B: Enable \n5\nNOTE 1\nTo enter WL Training Mode the MR field must be programmed to 1. WL Training Mode is used when Internal Write Timing = 0\nExternal WL Training) and when Internal Write Timing = 1 (Internal WL Training). \nNOTE 2\nTo exit WL Training Mode the MR field must be programmed to 0. \nNOTE 3\nMRR’s are not supported during Write Leveling. \nNOTE 4\nThis mode register is programmed via an explicit MPC command only. \nNOTE 5\nThis is set during WL Training, after the host DQS has been aligned to the ideal External WL timings. The Internal Write Timing is \nenabled and the WL Internal Timing Alignment is set to ensure the internal Write Enable aligns within tDQS2CK of the external WL \nTrained location. When Internal Write Timing is Disabled, the WL Internal Cycle Alignment setting does not change the behavior of \nthe write timings\nJEDEC Standard No. 79-5\nPage 32\n3.5.5   MR3 (MA[7:0]=03H) - DQS Training\nTable 31 — MR3 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nWrite Leveling\n Internal Cycle \nAlignment - Upper Byte\nWrite Leveling\n Internal Cycle \nAlignment - Lower Byte\nTable 32 — MR3 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nWrite Leveling\n Internal Cycle \nAlignment - Lower Byte\nR/W\nOP[3:0]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "e\nWrite Leveling\n Internal Cycle \nAlignment - Lower Byte\nTable 32 — MR3 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nWrite Leveling\n Internal Cycle \nAlignment - Lower Byte\nR/W\nOP[3:0]\n0000B: 0 tCK (Default)\n0001B: -1 tCK\n0010B: -2 tCK\n0011B: -3 tCK\n0100B: -4 tCK\n0101B: -5 tCK\n0110B: -6 tCK\n(Optional OPcode: 0111B through 1111B)\n0111B: -7 tCK\n1000B: -8 tCK\n...\n1110B: -14 tCK\n1111B: -15 tCK\nWrite Leveling\n Internal Cycle \nAlignment - Upper Byte\nR/W\nOP[7:4]\n0000B: 0 tCK (Default)\n0001B: -1 tCK\n0010B: -2 tCK\n0011B: -3 tCK\n0100B: -4 tCK\n0101B: -5 tCK\n0110B: -6 tCK\n(Optional OPcode: 0111B through 1111B)\n0111B: -7 tCK\n1000B: -8 tCK\n...\n1110B: -14 tCK\n1111B: -15 tCK\nNOTE 1\nThis is set during WL Training, after the host DQS has been aligned to the ideal External WL timings. The Internal Write Timing is \nenabled and the WL Internal Timing Alignment is set to ensure the internal Write Enable aligns within tDQS2CK of the external WL \nTrained location. When Internal Write Timing is Disabled, the WL Internal Cycle Alignment setting does not change the behavior of \nthe write timings. \nNOTE 2\nThe DRAM implementation may optionally have the same behavior when the Internal Write Timing is enabled vs disabled. This would \nmean that the CK and DQS timing paths remain matched internally. The WL Internal Cycle Alignment setting must still support pulling \nthe Internal WL Pulse earlier so that the same WL Training Flow will produce the correct result. \nNOTE 3\nLower Byte WL Internal Cycle Alignment is intended for x4, x8, and x16 configurations. \nNOTE 4\nUpper Byte WL Internal Cycle Alignment is intended for x16 configuration only. \nNOTE 5\nOptional OPcode may be needed for certain speed bins.\nJEDEC Standard No. 79-5\nPage 33\n3.5.6   MR4 (MA[7:0]=04H) - Refresh Settings\nTable 33 — MR4 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTUF \nRFU\nRefresh \ntRFC Mode\nRefresh \nInterval \nRate\nIndicator\nRefresh Rate\nTable 34 — MR4 Register Definition",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ttings\nTable 33 — MR4 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTUF \nRFU\nRefresh \ntRFC Mode\nRefresh \nInterval \nRate\nIndicator\nRefresh Rate\nTable 34 — MR4 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRefresh Rate\nR\nOP[2:0]\n000B: RFU\n001B: tREFI x1 (1x Refresh Rate), <80°C nominal\n010B: tREFI x1 (1x Refresh Rate), 80-85°C nominal\n011B: tREFI /2 (2x Refresh Rate), 85-90°C nominal\n100B: tREFI /2 (2x Refresh Rate), 90-95°C nominal\n101B: tREFI /2 (2x Refresh Rate), >95°C nominal\n110B: RFU\n111B: RFU\nRefresh Interval Rate\nIndicator\nSR/W\nOP[3]\nDRAM Status Read (SR):\n0B: Not implemented (Default)\n1B: Implemented\nHost Write (W):\n0B: Disabled (Default)\n1B: Enabled\nRefresh tRFC Mode\nR/W\nOP[4]\n0B: Normal Refresh Mode (tRFC1)\n1B: Fine Granularity Refresh Mode (tRFC2)\nTUF \n(Temperature Update \nFlag)\nR\nOP[7]\n0B: No change in OP[3:1] since last MR4 read (default) \n1B: Change in OP[3:1] since last MR4 read",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Refresh Mode (tRFC1)\n1B: Fine Granularity Refresh Mode (tRFC2)\nTUF \n(Temperature Update \nFlag)\nR\nOP[7]\n0B: No change in OP[3:1] since last MR4 read (default) \n1B: Change in OP[3:1] since last MR4 read\nNOTE 1\nThe refresh rate for each OP[2:0] setting applies to tREFI1 and tREFI2. Each OP[2:0] setting specifies a nominal temperature range. \nThe five ranges defined by OP[2:0] are determined by four temperature thresholds.\nNOTE 2\nThe four temperature thresholds are nominally at 80°C, 85°C, 90°C and 95°C. The 85°C and 95°C thresholds have a specified \nminimum temperature value, but the maximum temperature value is not specified. \nNOTE 3\nDRAM vendors must report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that \ntheir device will work at any temperature within the range using the refresh interval requested by their device. \nNOTE 4\nThe 2x Refresh Rate must be provided by the system before the DRAM Tj has gone up by more than 2°C (Temperature Margin) since \nthe first report out of OP[2:0]=011B. This condition is reset when OP[2:0] is equal to 010B. \nNOTE 5\nThe device may not operate properly when OP[2:0]=101B, if the DRAM Tj has gone up by more than 2°C (Temperature Margin) since \nthe first report out of OP[2:0]=101B. This condition is reset when OP[2:0] is equal to 100B. OP[2:0]=101B must be a temporary \ncondition of the DRAM, to be addressed by immediately reducing the Tj of the DRAM by throttling its power, and/or the power of \nnearby devices.\nNOTE 6\nOP[7] = 0 at power-up. OP[2:0] bits are valid after initialization sequence (Te).\nNOTE 7\nSee Section 4.14 for information on the recommended frequency of reading MR4\nJEDEC Standard No. 79-5\nPage 34\n3.5.7   MR5 (MA[7:0]=05H) - IO Settings\nTable 35 — MR5 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nPull-Down             \nOutput Driver Impedance\nDM Enable\nTDQS \nEnable\nPODTM \nSupport\nPull-up         \nOutput Driver Impedance\nData \nOutput \nDisable",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "tion\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nPull-Down             \nOutput Driver Impedance\nDM Enable\nTDQS \nEnable\nPODTM \nSupport\nPull-up         \nOutput Driver Impedance\nData \nOutput \nDisable\nTable 36 — MR5 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nData \nOutput \nDisable\nW\nOP[0]\n0B: Normal Operation (Default)\n1B: Outputs Disabled\nPull-up                 \n   Output Driver\nImpedance\nR/W\nOP[2:1]\n00B: RZQ/7 (34)\n01B: RZQ/6 (40)\n10B: RZQ/5 (48)\n11B: RFU\nPackage Output Driver \nTest Mode Supported\nR\nOP[3]\n0B: Function Not Supported\n1B: Function Supported\nTDQS Enable\nR/W\nOP[4]\n0B: Disable (Default)\n1B: Enable\nDM Enable\nR/W\nOP[5]\n0B: Disable (Default)\n1B: Enable\nPull-Down             \nOutput Driver \nImpedance\nR/W\nOP[7:6]\n00B: RZQ/7 (34)\n01B: RZQ/6 (40)\n10B: RZQ/5 (48)\n11B: RFU\nJEDEC Standard No. 79-5\nPage 35\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n3.5.8   MR6 (MA[7:0]=06H) - Write Recovery Time & tRTP\n3.5.9   MR7 (MA[7:0]=07H) - RFU \nMR7 Register Information\nTable 37 — MR6 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\ntRTP\nWrite Recovery Time\nTable 38 — MR6 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nWrite Recovery Time\nR/W\nOP[3:0]\n0000B: 48nCK\n0001B: 54nCK\n0010B: 60nCK\n0011B: 66nCK\n0100B: 72nCK\n0101B: 78nCK\n0110B: 84nCK\n0111B: 90nCK\n1000B: 96nCK\n1001B: RFU\n1010B: RFU\n1011B: RFU\nAll other encodings reserved\n0000B: 12nCK\n0001B: 14nCK\n0010B: 15nCK\n0011B: 17nCK\n0100B: 18nCK\n0101B: 20nCK\n0110B: 21nCK\n0111B: 23nCK\n1000B: 24nCK\nAll other encodings reserved",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "RFU\n1010B: RFU\n1011B: RFU\nAll other encodings reserved\n0000B: 12nCK\n0001B: 14nCK\n0010B: 15nCK\n0011B: 17nCK\n0100B: 18nCK\n0101B: 20nCK\n0110B: 21nCK\n0111B: 23nCK\n1000B: 24nCK\nAll other encodings reserved\nNOTE 1\ntWR is currently defined as 30ns across all bins, this table will convert that value into nCK configuration options\nNOTE 2\ntRTP is currently defined as 7.5ns across all bins, this table will convert that value into nCK configuration options\nNOTE 3\nDefined tWR/tRTP is not supported with data rates of 2000-2100Mbps\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nFunction\nRegister\nType\nOperand\nData\nNotes\nJEDEC Standard No. 79-5\nPage 36\n3.5.10   MR8 (MA[7:0]=08H) - Preamble / Postamble\n3.5.11   MR9 (MA[7:0]=09H) - VREF Configuration\nTable 39 — MR8 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nWrite \nPostamble \nSettings\nRead \nPostamble \nSettings\nRFU\nWrite Preamble Settings\nRead Preamble Settings\nTable 40 — MR8 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRead Preamble Settings\nR/W\nOP[2:0]\n000B: 1 tCK - 10 Pattern\n001B: 2 tCK - 0010 Pattern\n010B: 2 tCK - 1110 Pattern (DDR4 Style)\n011B: 3 tCK - 000010 Pattern\n100B: 4 tCK - 00001010 Pattern\n101B: Reserved\n110B: Reserved\n111B: Reserved\nWrite Preamble Settings\nR/W\nOP[4:3]\n00B: Reserved\n01B: 2 tCK - 0010 Pattern (Default)\n10B: 3 tCK - 000010 Pattern\n11B: 4 tCK - 00001010 Pattern\nRFU\nRFU\nOP[5]\n   RFU\nRead Postamble Settings\nR/W\nOP[6]\n0B: 0.5 tCK - 0 Pattern\n1B: 1.5 tCK - 010 Pattern\nWrite Postamble Settings\nR/W\nOP[7]\n0B: 0.5 tCK - 0 Pattern\n1B: 1.5 tCK - 000 Pattern\nNOTE 1\nPlease refer to Section 4.4.1 for details on the Read Preamble modes and patterns.\nTable 41 — MR9 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTable 42 — MR9 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nTM\nW\nOP[7]\n0B: Normal (Default)\n1B: Test Mode\nJEDEC Standard No. 79-5\nPage 37\n3.5.12   MR10 (MA[7:0]=0AH) - VrefDQ Calibration Value\nTable 43 — MR10 Register Information",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "gister\nType\nOperand\nData\nNotes\nTM\nW\nOP[7]\n0B: Normal (Default)\n1B: Test Mode\nJEDEC Standard No. 79-5\nPage 37\n3.5.12   MR10 (MA[7:0]=0AH) - VrefDQ Calibration Value\nTable 43 — MR10 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nVrefDQ Calibration Value\nTable 44 — MR10 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nVrefDQ Cal Value\nR/W\nOP[7:0]\n0000:0000B:\n--Thru--\n1111:1111B: See Table 45\nTable 45 — VrefDQ Setting Range\nFunction\nOperand\nNotes\nVrefDQ Cal \nValue for \nMR10\nOP\n0000 0000B: 97.5%\n0001 1011B: 84.0%\n0011 0110B: 70.5%\n0101 0001B: 57.0%\n0110 1100B: 43.5%\n0000 0001B: 97.0%\n0001 1100B: 83.5%\n0011 0111B: 70.0%\n0101 0010B: 56.5%\n0110 1101B: 43.0%\n0000 0010B: 96.5%\n0001 1101B: 83.0%\n0011 1000B: 69.5%\n0101 0011B: 56.0%\n0110 1110B: 42.5%\n0000 0011B: 96.0%\n0001 1110B: 82.5%\n0011 1001B: 69.0%\n0101 0100B: 55.5%\n0110 1111B: 42.0%\n0000 0100B: 95.5%\n0001 1111B: 82.0%\n0011 1010B: 68.5%\n0101 0101B: 55.0%\n0111 0000B: 41.5%\n0000 0101B: 95.0%\n0010 0000B: 81.5%\n0011 1011B: 68.0%\n0101 0110B: 54.5%\n0111 0001B: 41.0%\n0000 0110B: 94.5%\n0010 0001B: 81.0%\n0011 1100B: 67.5%\n0101 0111B: 54.0%\n0111 0010B: 40.5%\n0000 0111B: 94.0%\n0010 0010B: 80.5%\n0011 1101B: 67.0%\n0101 1000B: 53.5%\n0111 0011B: 40.0%\n0000 1000B: 93.5%\n0010 0011B: 80.0%\n0011 1110B: 66.5%\n0101 1001B: 53.0%\n0111 0100B: 39.5%\n0000 1001B: 93.0%\n0010 0100B: 79.5%\n0011 1111B: 66.0%\n0101 1010B: 52.5%\n0111 0101B: 39.0%\n0000 1010B: 92.5%\n0010 0101B: 79.0%\n0100 0000B: 65.5%\n0101 1011B: 52.0%\n0111 0110B: 38.5%\n0000 1011B: 92.0%\n0010 0110B: 78.5%\n0100 0001B: 65.0%\n0101 1100B: 51.5%\n0111 0111B: 38.0%\n0000 1100B: 91.5%\n0010 0111B: 78.0%\n0100 0010B: 64.5%\n0101 1101B: 51.0%\n0111 1000B: 37.5%\n0000 1101B: 91.0%\n0010 1000B: 77.5%\n0100 0011B: 64.0%\n0101 1110B: 50.5%\n0111 1001B: 37.0%\n0000 1110B: 90.5%\n0010 1001B: 77.0%\n0100 0100B: 63.5%\n0101 1111B: 50.0%\n0111 1010B: 36.5%\n0000 1111B: 90.0%\n0010 1010B: 76.5%\n0100 0101B: 63.0%\n0110 0000B: 49.5%\n0111 1011B: 36.0%",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "5%\n0111 1001B: 37.0%\n0000 1110B: 90.5%\n0010 1001B: 77.0%\n0100 0100B: 63.5%\n0101 1111B: 50.0%\n0111 1010B: 36.5%\n0000 1111B: 90.0%\n0010 1010B: 76.5%\n0100 0101B: 63.0%\n0110 0000B: 49.5%\n0111 1011B: 36.0%\n0001 0000B: 89.5%\n0010 1011B: 76.0%\n0100 0110B: 62.5%\n0110 0001B: 49.0%\n0111 1100B: 35.5%\n0001 0001B: 89.0%\n0010 1100B: 75.5%\n0100 0111B: 62.0%\n0110 0010B: 48.5%\n0111 1101B: 35.0%\n0001 0010B: 88.5%\n0010 1101B: 75.0%\n0100 1000B: 61.5%\n0110 0011B: 48.0%\nAll Others: \nReserved\n0001 0011B: 88.0%\n0010 1110B: 74.5%\n0100 1001B: 61.0%\n0110 0100B: 47.5%\n0001 0100B: 87.5%\n0010 1111B: 74.0%\n0100 1010B: 60.5%\n0110 0101B: 47.0%\n0001 0101B: 87.0%\n0011 0000B: 73.5%\n0100 1011B: 60.0%\n0110 0110B: 46.5%\n0001 0110B: 86.5%\n0011 0001B: 73.0%\n0100 1100B: 59.5%\n0110 0111B: 46.0%\n0001 0111B: 86.0%\n0011 0010B: 72.5%\n0100 1101B: 59.0%\n0110 1000B: 45.5%\n0001 1000B: 85.5%\n0011 0011B: 72.0%\n0100 1110B: 58.5%\n0110 1001B: 45.0%\n0001 1001B: 85.0%\n0011 0100B: 71.5%\n0100 1111B: 58.0%\n0110 1010B: 44.5%\n0001 1010B: 84.5%\n0011 0101B: 71.0%\n0101 0000B: 57.5%\n0110 1011B: 44.0%\nJEDEC Standard No. 79-5\nPage 38\n3.5.13   MR11 (MA[7:0]=0BH) - Vref CA Calibration Value\nTable 46 — MR11 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nVrefCA Calibration Value\nTable 47 — MR11 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nVrefCA Cal Value\nR\nOP[7:0]\n0000:0000B: \n--Thru--\n0111:1111B: See Table 48\n1, 2\nNOTE 1\nSince VREF CA Calibration setting has an explicit command (VrefCA COMMAND), it can only be programmed via that command \nand its mode register is therefore read only.\nNOTE 2\nSince CA12 is used to differentiate the VrefCA vs VrefCS command, for VrefCA OP[7] should always be equal to 0.\nTable 48 — VrefCA Setting Range\nFunction\nOperand\nNotes\nVrefCA Cal \nValue for \nMR11\nOP\n0000 0000B: 97.5% 0001 1011B: 84.0%\n0011 0110B: 70.5%\n0101 0001B: 57.0%\n0110 1100B: 43.5%\n0000 0001B: 97.0% 0001 1100B: 83.5%\n0011 0111B: 70.0%\n0101 0010B: 56.5%\n0110 1101B: 43.0%",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Value for \nMR11\nOP\n0000 0000B: 97.5% 0001 1011B: 84.0%\n0011 0110B: 70.5%\n0101 0001B: 57.0%\n0110 1100B: 43.5%\n0000 0001B: 97.0% 0001 1100B: 83.5%\n0011 0111B: 70.0%\n0101 0010B: 56.5%\n0110 1101B: 43.0%\n0000 0010B: 96.5% 0001 1101B: 83.0%\n0011 1000B: 69.5%\n0101 0011B: 56.0%\n0110 1110B: 42.5%\n0000 0011B: 96.0%\n0001 1110B: 82.5%\n0011 1001B: 69.0%\n0101 0100B: 55.5%\n0110 1111B: 42.0%\n0000 0100B: 95.5%\n0001 1111B: 82.0%\n0011 1010B: 68.5%\n0101 0101B: 55.0%\n0111 0000B: 41.5%\n0000 0101B: 95.0% 0010 0000B: 81.5%\n0011 1011B: 68.0%\n0101 0110B: 54.5%\n0111 0001B: 41.0%\n0000 0110B: 94.5% 0010 0001B: 81.0%\n0011 1100B: 67.5%\n0101 0111B: 54.0%\n0111 0010B: 40.5%\n0000 0111B: 94.0%\n0010 0010B: 80.5%\n0011 1101B: 67.0%\n0101 1000B: 53.5%\n0111 0011B: 40.0%\n0000 1000B: 93.5% 0010 0011B: 80.0%\n0011 1110B: 66.5%\n0101 1001B: 53.0%\n0111 0100B: 39.5%\n0000 1001B: 93.0% 0010 0100B: 79.5%\n0011 1111B: 66.0%\n0101 1010B: 52.5%\n0111 0101B: 39.0%\n0000 1010B: 92.5% 0010 0101B: 79.0%\n0100 0000B: 65.5%\n0101 1011B: 52.0%\n0111 0110B: 38.5%\n0000 1011B: 92.0%\n0010 0110B: 78.5%\n0100 0001B: 65.0%\n0101 1100B: 51.5%\n0111 0111B: 38.0%\n0000 1100B: 91.5%\n0010 0111B: 78.0%\n0100 0010B: 64.5%\n0101 1101B: 51.0%\n0111 1000B: 37.5%\n0000 1101B: 91.0% 0010 1000B: 77.5%\n0100 0011B: 64.0%\n0101 1110B: 50.5%\n0111 1001B: 37.0%\n0000 1110B: 90.5%\n0010 1001B: 77.0%\n0100 0100B: 63.5%\n0101 1111B: 50.0%\n0111 1010B: 36.5%\n0000 1111B: 90.0%\n0010 1010B: 76.5%\n0100 0101B: 63.0%\n0110 0000B: 49.5%\n0111 1011B: 36.0%\n0001 0000B: 89.5% 0010 1011B: 76.0%\n0100 0110B: 62.5%\n0110 0001B: 49.0%\n0111 1100B: 35.5%\n0001 0001B: 89.0% 0010 1100B: 75.5%\n0100 0111B: 62.0%\n0110 0010B: 48.5%\n0111 1101B: 35.0%\n0001 0010B: 88.5% 0010 1101B: 75.0%\n0100 1000B: 61.5%\n0110 0011B: 48.0%\nAll Others: \nReserved\n0001 0011B: 88.0%\n0010 1110B: 74.5%\n0100 1001B: 61.0%\n0110 0100B: 47.5%\n0001 0100B: 87.5%\n0010 1111B: 74.0%\n0100 1010B: 60.5%\n0110 0101B: 47.0%\n0001 0101B: 87.0% 0011 0000B: 73.5%\n0100 1011B: 60.0%\n0110 0110B: 46.5%",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "0%\n0010 1110B: 74.5%\n0100 1001B: 61.0%\n0110 0100B: 47.5%\n0001 0100B: 87.5%\n0010 1111B: 74.0%\n0100 1010B: 60.5%\n0110 0101B: 47.0%\n0001 0101B: 87.0% 0011 0000B: 73.5%\n0100 1011B: 60.0%\n0110 0110B: 46.5%\n0001 0110B: 86.5%\n0011 0001B: 73.0%\n0100 1100B: 59.5%\n0110 0111B: 46.0%\n0001 0111B: 86.0%\n0011 0010B: 72.5%\n0100 1101B: 59.0%\n0110 1000B: 45.5%\n0001 1000B: 85.5%\n0011 0011B: 72.0%\n0100 1110B: 58.5%\n0110 1001B: 45.0%\n0001 1001B: 85.0% 0011 0100B: 71.5%\n0100 1111B: 58.0%\n0110 1010B: 44.5%\n0001 1010B: 84.5% 0011 0101B: 71.0%\n0101 0000B: 57.5%\n0110 1011B: 44.0%\nJEDEC Standard No. 79-5\nPage 39\n3.5.14   MR12 (MA[7:0]=0CH) - Vref CS Calibration Value\nTable 49 — MR12 Register Information\nFunction\nRegister\nType\nOperand\nData\nNotes\nVrefCS Cal Value\nR\nOP[7:0]\n1000:0000B: \n--Thru--\n1111:1111B: See Table 50\n1, 2\nNOTE 1\nSince VREF CS Calibration setting has an explicit command (VrefCS COMMAND), it can only be programmed via that command \nand its mode register is therefore read only.\nNOTE 2\nSince CA12 is used to differentiate the VrefCA vs VrefCS command, for VrefCS OP[7] should always be equal to 1.\nTable 50 — VrefCS Setting Range\nFunction\nOperand\nNotes\nVrefCS Cal \nValue for \nMR12\nOP\n1000 0000B: 97.5% 1001 1011B: 84.0%\n1011 0110B: 70.5%\n1101 0001B: 57.0%\n1110 1100B: 43.5%\n1000 0001B: 97.0% 1001 1100B: 83.5%\n1011 0111B: 70.0%\n1101 0010B: 56.5%\n1110 1101B: 43.0%\n1000 0010B: 96.5% 1001 1101B: 83.0%\n1011 1000B: 69.5%\n1101 0011B: 56.0%\n1110 1110B: 42.5%\n1000 0011B: 96.0% 1001 1110B: 82.5%\n1011 1001B: 69.0%\n1101 0100B: 55.5%\n1110 1111B: 42.0%\n1000 0100B: 95.5% 1001 1111B: 82.0%\n1011 1010B: 68.5%\n1101 0101B: 55.0%\n1111 0000B: 41.5%\n1000 0101B: 95.0% 1010 0000B: 81.5%\n1011 1011B: 68.0%\n1101 0110B: 54.5%\n1111 0001B: 41.0%\n1000 0110B: 94.5% 1010 0001B: 81.0%\n1011 1100B: 67.5%\n1101 0111B: 54.0%\n1111 0010B: 40.5%\n1000 0111B: 94.0% 1010 0010B: 80.5%\n1011 1101B: 67.0%\n1101 1000B: 53.5%\n1111 0011B: 40.0%\n1000 1000B: 93.5% 1010 0011B: 80.0%\n1011 1110B: 66.5%\n1101 1001B: 53.0%\n1111 0100B: 39.5%",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "0%\n1111 0010B: 40.5%\n1000 0111B: 94.0% 1010 0010B: 80.5%\n1011 1101B: 67.0%\n1101 1000B: 53.5%\n1111 0011B: 40.0%\n1000 1000B: 93.5% 1010 0011B: 80.0%\n1011 1110B: 66.5%\n1101 1001B: 53.0%\n1111 0100B: 39.5%\n1000 1001B: 93.0% 1010 0100B: 79.5%\n1011 1111B: 66.0%\n1101 1010B: 52.5%\n1111 0101B: 39.0%\n1000 1010B: 92.5% 1010 0101B: 79.0%\n1100 0000B: 65.5%\n1101 1011B: 52.0%\n1111 0110B: 38.5%\n1000 1011B: 92.0% 1010 0110B: 78.5%\n1100 0001B: 65.0%\n1101 1100B: 51.5%\n1111 0111B: 38.0%\n1000 1100B: 91.5% 1010 0111B: 78.0%\n1100 0010B: 64.5%\n1101 1101B: 51.0%\n1111 1000B: 37.5%\n1000 1101B: 91.0% 1010 1000B: 77.5%\n1100 0011B: 64.0%\n1101 1110B: 50.5%\n1111 1001B: 37.0%\n1000 1110B: 90.5% 1010 1001B: 77.0%\n1100 0100B: 63.5%\n1101 1111B: 50.0%\n1111 1010B: 36.5%\n1000 1111B: 90.0% 1010 1010B: 76.5%\n1100 0101B: 63.0%\n1110 0000B: 49.5%\n1111 1011B: 36.0%\n1001 0000B: 89.5% 1010 1011B: 76.0%\n1100 0110B: 62.5%\n1110 0001B: 49.0%\n1111 1100B: 35.5%\n1001 0001B: 89.0% 1010 1100B: 75.5%\n1100 0111B: 62.0%\n1110 0010B: 48.5%\n1111 1101B: 35.0%\n1001 0010B: 88.5% 1010 1101B: 75.0%\n1100 1000B: 61.5%\n1110 0011B: 48.0%\nAll Others: \nReserved\n1001 0011B: 88.0% 1010 1110B: 74.5%\n1100 1001B: 61.0%\n1110 0100B: 47.5%\n1001 0100B: 87.5% 1010 1111B: 74.0%\n1100 1010B: 60.5%\n1110 0101B: 47.0%\n1001 0101B: 87.0% 1011 0000B: 73.5%\n1100 1011B: 60.0%\n1110 0110B: 46.5%\n1001 0110B: 86.5% 1011 0001B: 73.0%\n1100 1100B: 59.5%\n1110 0111B: 46.0%\n1001 0111B: 86.0% 1011 0010B: 72.5%\n1100 1101B: 59.0%\n1110 1000B: 45.5%\n1001 1000B: 85.5% 1011 0011B: 72.0%\n1100 1110B: 58.5%\n1110 1001B: 45.0%\n1001 1001B: 85.0% 1011 0100B: 71.5%\n1100 1111B: 58.0%\n1110 1010B: 44.5%\n1001 1010B: 84.5% 1011 0101B: 71.0%\n1101 0000B: 57.5%\n1110 1011B: 44.0%\nJEDEC Standard No. 79-5\nPage 40\n3.5.15   MR13 (MA [7:0] = 0DH) - tCCD_L\nTable 51 — MR13 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\ntCCD_L / tCCD_L_WR / tDLLK\nTable 52 — MR13 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "tCCD_L\nTable 51 — MR13 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\ntCCD_L / tCCD_L_WR / tDLLK\nTable 52 — MR13 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\ntCCD_L / tCCD_L_WR / \ntDLLK\nR\nOP[3:0]\n0000B: \n--Thru--\n1111B: See Table 53\nTable 53 — tCCD_L/tCCD_L_WR/tDLLK Encoding Details\nFunction\nOP[3:0]\ntCCD_L.min\n(nCK)\ntCCD_L_WR.min \n(nCK)\ntDLLK.min\n(nCK)\nDetails\nNotes\n0000\n8\n32\n1024\n2000Mbps< Data Rate ≤ 2100Mbps & \nData Rate = 3200Mbps\n0001\n9\n36\n1024\n3200Mbps< Data Rate ≤ 3600Mbps\n0010\n10\n40\n1280\n3600Mbps< Data Rate ≤ 4000Mbps\n0011\n11\n44\n1280\n4000Mbps< Data Rate ≤ 4400Mbps\n0100\n12\n48\n1536\n4400Mbps< Data Rate ≤ 4800Mbps\n0101\n13\n52\n1536\n4800Mbps< Data Rate ≤ 5200Mbps\n0110\n14\n56\n1792\n5200Mbps< Data Rate ≤ 5600Mbps\n0111\n15\n60\n1792\n5600Mbps< Data Rate ≤ 6000Mbps\n1000\n16\n64\n2048\n6000Mbps< Data Rate ≤ 6400Mbps\n1001\nAll other encodings Reserved\n...\n1111\nNOTE 1\ntCCD_L /tCCD_L_WR/tDLLK should be programmed according to the value defined in the AC parametric tables, 520 through 522, \nper operating frequency.\nJEDEC Standard No. 79-5\nPage 41\n3.5.16   MR14 (MA[7:0]=0EH) - Transparency ECC Configuration\nTable 54 — MR14 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nECS Mode\nReset ECS \nCounter\nRow Mode/\nCode Word \nMode\nRFU\nCID3\nCID2\nCID1\nCID0\nTable 55 — MR14 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nECS Error Register Index\nR/W\nOP[3:0]\nCID[3:0] \n1,2,3,4\nCode Word/Row Count\nR/W\nOP[5]\n0B: ECS counts Rows with errors\n1B: ECS counts Code words with errors\n1\nECS Reset Counter\nW\nOP[6]\n0B: Normal (Default)\n1B: Reset ECC Counter\n1,4\nECS Mode\nR/W\nOP[7]\n0B: Manual ECS Mode Disabled (Default)\n1B: Manual ECS Mode Enabled\n1",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "1B: ECS counts Code words with errors\n1\nECS Reset Counter\nW\nOP[6]\n0B: Normal (Default)\n1B: Reset ECC Counter\n1,4\nECS Mode\nR/W\nOP[7]\n0B: Manual ECS Mode Disabled (Default)\n1B: Manual ECS Mode Enabled\n1\nNOTE 1\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in \nthe MR14 through MR20 transparency data.\nNOTE 2\nCID[3:0] encoding is based on the stack height of the device and varies depending on the number of dies in the stack.\nNOTE 3\nFor Monolithic DDR5, CID[3:0] should be set to 0.\nNOTE 4\nECS stands for Error Check Scrub operation.\nJEDEC Standard No. 79-5\nPage 42\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n3.5.17   MR15 (MA[7:0]=0FH) - Transparency ECC Threshold per Gb of Memory Cells \nand Automatic ECS in Self Refresh\nTable 56 — MR15 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nAutomatic \nECS in Self \nRefresh\nECS Error Threshold Count (ETC)\nTable 57 — MR15 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nECS Error Threshold \nCount (ETC)\nR/W\nOP[2:0]\n000B: 4\n 001B: 16\n 010B: 64\n 011B: 256 (Default)\n 100B: 1024\n 101B: 4096\n 110B: RFU\n 111B: RFU\nAutomatic ECS in Self \nRefresh\nW\nOP[3]\n0B: Automatic ECS disabled in Self-Refresh in \nManual ECS mode (default)\n1B: Automatic ECS enabled in Self-Refresh in \nManual ECS mode",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "4096\n 110B: RFU\n 111B: RFU\nAutomatic ECS in Self \nRefresh\nW\nOP[3]\n0B: Automatic ECS disabled in Self-Refresh in \nManual ECS mode (default)\n1B: Automatic ECS enabled in Self-Refresh in \nManual ECS mode\nNOTE 1\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in \nthe MR14 through MR20 transparency data.\nNOTE 2\nDDR5 performs Automatic ECS operation while in Self-Refresh mode either by enabling MR15:OP[3]=1B (Automatic ECS in Self-\nRefresh enable) or disabling MR14:OP[7]=0B (Automatic ECS mode enable).\nNOTE 3\nIf the Automatic ECS in Self-Refresh is enabled, transparency mode-registers updated cannot be controlled by the number of Manual \nECS operation MPC command since the ECS counter is increased by both manual ECS command and the Automatic ECS Operation \nin Self-Refresh mode.\nJEDEC Standard No. 79-5\nPage 43\n3.5.18   MR16 (MA [7:0] = 10H) - Row Address with Max Errors 1\n3.5.19   MR17 (MA [7:0] = 11H) - Row Address with Max Errors 2\n3.5.20   MR18 (MA [7:0] = 12H) - Row Address with Max Errors 3\nTable 58 — MR16 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nR7\nR6\nR5\nR4\nR3\nR2\nR1\nR0\nTable 59 — MR16 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nMax Row Error Address \nR[7:0]\nR\nOP[7:0]\nContains 8 bits of the row address with the \nhighest error count\n1\nNOTE 1\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in \nthe MR14 through MR20 transparency data\nTable 60 — MR17 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nR15\nR14\nR13\nR12\nR11\nR10\nR9\nR8\nTable 61 — MR17 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nMax Row Error Address \nR[15:8]\nR\nOP[7:0]\nContains 8 bits of the row address with the \nhighest error count\n1",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "R11\nR10\nR9\nR8\nTable 61 — MR17 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nMax Row Error Address \nR[15:8]\nR\nOP[7:0]\nContains 8 bits of the row address with the \nhighest error count\n1\nNOTE 1\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in \nthe MR14 through MR20 transparency data\nTable 62 — MR18 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nBG2\nBG1\nBG0\nBA1\nBA0\nR17\nR16\nTable 63 — MR18 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nMax Row Error Address \nBG[2:0],BA[1,0], R[17,16]\nR\nOP[7:0]\nContains 8 bits of the row address with the \nhighest error count\n1\nNOTE 1\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in \nthe MR14 through MR20 transparency data\nJEDEC Standard No. 79-5\nPage 44\n3.5.21   MR19 (MA [7:0] = 13H) - Max Row Error Count\n3.5.22   MR20 (MA [7:0] = 14H) - Error Count (EC)\n3.5.23   MR21 (MA [7:0] = 15H) - RFU\n3.5.24   MR22 (MA [7:0] = 16H) - RFU\nTable 64 — MR19 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nRFU\nREC5\nREC4\nREC3\nREC2\nREC1\nREC0\nTable 65 — MR19 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nMax Row Error Count \nREC[5:0]\nR\nOP[5:0]\nContains number of errors within the row with the \nmost errors\n1\nNOTE 1\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in \nthe MR14 through MR20 transparency data.\nTable 66 — MR20 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nEC7\nEC6\nEC5\nEC4\nEC3\nEC2\nEC1\nEC0\nTable 67 — MR20 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nError Count EC[7:0]\nR\nOP[7:0]\nContains the error count range data\n1\nNOTE 1\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in \nthe MR14 through MR20 transparency data.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "error count range data\n1\nNOTE 1\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in \nthe MR14 through MR20 transparency data.\nJEDEC Standard No. 79-5\nPage 45\n3.5.25   MR23 (MA [7:0] = 17H) - PPR Settings\n3.5.26   MR24 (MA [7:0] = 18H) - PPR Guard Key\nTable 68 — MR23 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTable 69 — MR23 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nhPPR\nR/W\nOP[0]\n0B: Disable \n1B: Enable\nsPPR\nR/W\nOP[1]\n0B: Disable \n1B: Enable\nTable 70 — MR24 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTable 71 — MR24 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nPPR Guard Key\nW\nOP[7:0]\nSee Section 4.29 for Sequence\nJEDEC Standard No. 79-5\nPage 46\n3.5.27   MR25 (MA[7:0]=19H) - Read Training Mode Settings\n3.5.28   MR26 (MA[7:0]=1AH) - Read Pattern Data0 / LFSR0\nTable 72 — MR25 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nContinuous \nBurst Mode\nLFSR1 \nPattern \nOption\nLFSR0 \nPattern \nOption\nRead \nTraining\nPattern \nFormat\nTable 73 — MR25 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRead Training \nPattern Format\nR/W\nOP[0]\n0B: Serial \n1B: LFSR\nLFSR0 Pattern Option\nR/W\nOP[1]\n0B: LFSR\n1B: Clock\nLFSR1 Pattern Option\nR/W\nOP[2]\n0B: LFSR\n1B: Clock\nContinuous Burst Mode\nR/W\nOP[3] \n 0B: MRR command based (Default)\n1B: Continuous Burst Output\nTable 74 — MR26 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRead Training Pattern Data0 / LFSR0 Seed\nTable 75 — MR26 Register Information\nFunction\nRegister\nType\nOperand\nData\nNotes\nRead Pattern / LFSR Seed UI 0\nR/W\nOP[0]\nUI<7:0> data for serial mode, \nLFSR0 seed for LFSR mode\n1\nRead Pattern / LFSR Seed UI 1\nR/W\nOP[1]\nRead Pattern / LFSR Seed UI 2\nR/W\nOP[2]\nRead Pattern / LFSR Seed UI 3\nR/W\nOP[3]\nRead Pattern / LFSR Seed UI 4\nR/W\nOP[4]\nRead Pattern / LFSR Seed UI 5\nR/W\nOP[5]\nRead Pattern / LFSR Seed UI 6\nR/W\nOP[6]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Read Pattern / LFSR Seed UI 2\nR/W\nOP[2]\nRead Pattern / LFSR Seed UI 3\nR/W\nOP[3]\nRead Pattern / LFSR Seed UI 4\nR/W\nOP[4]\nRead Pattern / LFSR Seed UI 5\nR/W\nOP[5]\nRead Pattern / LFSR Seed UI 6\nR/W\nOP[6]\nRead Pattern / LFSR Seed UI 7\nR/W\nOP[7]\nNOTE 1\nThe default value for the Read Training Pattern Data0/LFSR0 register setting is: 0x5A.\nJEDEC Standard No. 79-5\nPage 47\n3.5.29   MR27 (MA[7:0]=1BH) - Read Pattern Data1 / LFSR1\n \nTable 76 — MR27 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRead Training Pattern Data1 / LFSR1 Seed\nTable 77 — MR27 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRead Pattern / LFSR Seed UI 8\nR/W\nOP[0]\nUI<15:8> data for serial mode, \nLFSR1 seed for LFSR mode\n1\nRead Pattern / LFSR Seed UI 9\nR/W\nOP[1]\nRead Pattern / LFSR Seed UI 10\nR/W\nOP[2]\nRead Pattern / LFSR Seed UI 11\nR/W\nOP[3]\nRead Pattern / LFSR Seed UI 12\nR/W\nOP[4]\nRead Pattern / LFSR Seed UI 13\nR/W\nOP[5]\nRead Pattern / LFSR Seed UI 14\nR/W\nOP[6]\nRead Pattern / LFSR Seed UI 15\nR/W\nOP[7]\nNOTE 1\nThe default value for the Read Training Pattern Data1/LFSR1 register setting is: 0x3C.\nJEDEC Standard No. 79-5\nPage 48\n3.5.30   MR28 (MA[7:0]=1CH) - Read Pattern Invert DQL7:0 (DQ7:0)\nTable 78 — MR28 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRead Training Pattern Invert DQL7:0 (DQ7:0)\nTable 79 — MR28 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nR/W\nOP[0]\nDQL0 (DQ0) \n0B: Normal\n1B: Invert\nR/W\nOP[1]\nDQL1 (DQ1) \n0B: Normal\n1B: Invert\nR/W\nOP[2]\nDQL2 (DQ2) \n0B: Normal\n1B: Invert\nR/W\nOP[3]\nDQL3 (DQ3) \n0B: Normal\n1B: Invert\nR/W\nOP[4]\nDQL4 (DQ4) \n0B: Normal\n1B: Invert\nR/W\nOP[5]\nDQL5 (DQ5) \n0B: Normal\n1B: Invert\nR/W\nOP[6]\nDQL6 (DQ6) \n0B: Normal\n1B: Invert\nR/W\nOP[7]\nDQL7 (DQ7) \n0B: Normal\n1B: Invert\nNOTE 1\nThe default value for the Read Training Pattern Invert DQL7:0 (DQ7:0) register setting is: 0x00.\nJEDEC Standard No. 79-5\nPage 49\n3.5.31   MR29 (MA[7:0]= DH) - Read Pattern Invert DQU7:0 (DQ15:8)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "OTE 1\nThe default value for the Read Training Pattern Invert DQL7:0 (DQ7:0) register setting is: 0x00.\nJEDEC Standard No. 79-5\nPage 49\n3.5.31   MR29 (MA[7:0]= DH) - Read Pattern Invert DQU7:0 (DQ15:8)\nTable 80 — MR29 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRead Training Pattern Invert DQU7:0 (DQ15:8)\nTable 81 — MR29 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDQ Invert\n (Upper DQ Bits)\nR/W\nOP[0]\nDQU0 (DQ8) \n0B: Normal\n1B: Invert\nR/W\nOP[1]\nDQU1 (DQ9) \n0B: Normal\n1B: Invert\nR/W\nOP[2]\nDQU2 (DQ10) \n0B: Normal\n1B: Invert\nR/W\nOP[3]\nDQU3 (DQ11 \n0B: Normal\n1B: Invert\nR/W\nOP[4]\nDQU4 (DQ12) \n0B: Normal\n1B: Invert\nR/W\nOP[5]\nDQLU5 (DQ13) \n0B: Normal\n1B: Invert\nR/W\nOP[6]\nDQU6 (DQ14) \n0B: Normal\n1B: Invert\nR/W\nOP[7]\nDQU7 (DQ15) \n0B: Normal\n1B: Invert\nNOTE 1\nThe default value for the Read Training Pattern Invert DQU7:0 (DQ15:8) register setting is: 0x00.\nJEDEC Standard No. 79-5\nPage 50\n3.5.32   MR30 (MA[7:0]=1EH) - Read LFSR Assignments\n3.5.33   MR31 (MA[7:0]=1FH) - Read Training Pattern Address\nTable 82 — MR30 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nLFSR \nAssignment\nDQL7/\nDQU7\nLFSR \nAssignment\nDQL6/\nDQU6\nLFSR \nAssignment\nDQL5/\nDQU5\nLFSR \nAssignment\nDQL4/\nDQU4\nLFSR \nAssignment\nDQL3/\nDQU3\nLFSR \nAssignment\nDQL2/\nDQU2\nLFSR \nAssignment\nDQL1/\nDQU1\nLFSR \nAssignment\nDQL0/\nDQU0\nTable 83 — MR30 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nLFSR Assignment\nDQL0/DQU0\nR/W\nOP[0]\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nLFSR Assignment\nDQL1/DQU1\nR/W\nOP[1]\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nLFSR Assignment\nDQL2/DQU2\nR/W\nOP[2]\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nLFSR Assignment\nDQL3/DQU3\nR/W\nOP[3]\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nLFSR Assignment\nDQL4/DQU4\nR/W\nOP[4]\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nLFSR Assignment\nDQL5/DQU5\nR/W\nOP[5]\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Data1/LFSR1\nLFSR Assignment\nDQL4/DQU4\nR/W\nOP[4]\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nLFSR Assignment\nDQL5/DQU5\nR/W\nOP[5]\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nLFSR Assignment\nDQL6/DQU6\nR/W\nOP[6]\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nLFSR Assignment\nDQL7/DQU7\nR/W\nOP[7]\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nNOTE 1\nThe default value for the Read LFSR Assignments register setting is: 0xFE.\nTable 84 — MR31 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRead Training Pattern Address\nTable 85 — MR31 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRead Training \nPattern Address\nR\nOP[7:0]\nThis MR address is reserved. There are no \nspecific register fields associated with this \naddress. In response to the MRR to this address \nthe DRAM shall send the BL16 read training \npattern. All 8 bits associated with this MR address \nare reserved.\nJEDEC Standard No. 79-5\nPage 51\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n3.5.34   MR32 (MA[7:0]=20H) - CK & CS ODT\nTable 86 — MR32 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nCA_ODT \nStrap Value\nCS ODT\nCK ODT\nTable 87 — MR32 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\n000B: RTT_OFF (Disable) Group A default\n001B: RZQ/0.5 (480)\n010B: RZQ/1 (240)\n011B: RZQ/2 (120)\n100B: RZQ/3 (80)\n101B: RZQ/4 (60)\n110B: RFU\n111B: RZQ/6 (40) Group B default\n000B: RTT_OFF (Disable) Group A default\n001B: RZQ/0.5 (480)\n010B: RZQ/1 (240)\n011B: RZQ/2 (120)\n100B: RZQ/3 (80)\n101B: RZQ/4 (60)\n110B: RFU\n111B: RZQ/6 (40) Group B default\nCA_ODT \nStrap Value\nR\nOP[6]\n0B: Strap Configured to Group A\n1B: Strap Configured to Group B\n2\nRFU\nRFU\nOP[7]\n    RFU",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "2 (120)\n100B: RZQ/3 (80)\n101B: RZQ/4 (60)\n110B: RFU\n111B: RZQ/6 (40) Group B default\nCA_ODT \nStrap Value\nR\nOP[6]\n0B: Strap Configured to Group A\n1B: Strap Configured to Group B\n2\nRFU\nRFU\nOP[7]\n    RFU\nNOTE 1\nThis mode register is programmed via an explicit MPC command only.\nNOTE 2\nStrapping for ODT on Command and Address. The DRAM applies to Group A settings if the CA_ODT pin is connected to VSS and \napplies Group B settings if the pin is connected to VDD. This MR is used to confirm the DRAM’s setting for that configuration.\nJEDEC Standard No. 79-5\nPage 52\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n3.5.35   MR33 (MA[7:0]=21H) - CA & DQS_PARK ODT\nTable 88 — MR33 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nDQS_RTT_PARK\nCA ODT\nTable 89 — MR33 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\n000B: RTT_OFF (Disable) Group A default\n001B: RZQ/0.5 (480)\n010B: RZQ/1 (240)\n011B: RZQ/2 (120)\n100B: RZQ/3 (80) Group B default\n101B: RZQ/4 (60)\n110B: RFU\n111B: RZQ/6 (40)\nDQS_RTT_PARK\nR\nOP[5:3]\n000B: RTT_OFF default\n001B: RZQ    (240)\n010B: RZQ/2 (120)\n011B: RZQ/3 (80) \n100B: RZQ/4 (60) \n101B: RZQ/5 (48)\n110B: RZQ/6 (40) \n111B: RZQ/7 (34)\nRFU\nRFU\nOP[7:6]\n   RFU\nNOTE 1\nThis mode register is programmed via an explicit MPC command only.\nJEDEC Standard No. 79-5\nPage 53\n3.5.36   MR34 (MA[7:0]=22H) - RTT_PARK & RTT_WR\n \nTable 90 — MR34 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTable 91 — MR34 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\n000B: RTT_OFF default\n001B: RZQ    (240)\n010B: RZQ/2 (120)\n011B: RZQ/3 (80) \n100B: RZQ/4 (60) \n101B: RZQ/5 (48)\n110B: RZQ/6 (40) \n111B: RZQ/7 (34)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\n000B: RTT_OFF default\n001B: RZQ    (240)\n010B: RZQ/2 (120)\n011B: RZQ/3 (80) \n100B: RZQ/4 (60) \n101B: RZQ/5 (48)\n110B: RZQ/6 (40) \n111B: RZQ/7 (34)\n000B: RTT_OFF \n001B: RZQ    (240) default\n010B: RZQ/2 (120)\n011B: RZQ/3 (80) \n100B: RZQ/4 (60)\n101B: RZQ/5 (48)\n110B: RZQ/6 (40) \n111B: RZQ/7 (34)\nRFU\nRFU\nOP[7:6]\n   RFU\nNOTE 1\nThis mode register is programmed via an explicit MPC command only.\nJEDEC Standard No. 79-5\nPage 54\n3.5.37   MR35 (MA[7:0]=23H) - RTT_NOM_WR & RTT_NOM_RD\n3.5.38   MR36 (MA[7:0]=24H) - RTT Loopback\nTable 92 — MR35 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nRTT_NOM_RD\nRTT_NOM_WR\nTable 93 — MR35 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRTT_NOM_WR\nR/W\nOP[2:0]\n000B: RTT_OFF \n001B: RZQ    (240)\n010B: RZQ/2 (120)\n011B: RZQ/3 (80) default\n100B: RZQ/4 (60)\n101B: RZQ/5 (48)\n110B: RZQ/6 (40) \n111B: RZQ/7 (34)\nRTT_NOM_RD\nR/W\nOP[5:3]\n000B: RTT_OFF \n001B: RZQ    (240)\n010B: RZQ/2 (120)\n011B: RZQ/3 (80) default\n100B: RZQ/4 (60)\n101B: RZQ/5 (48)\n110B: RZQ/6 (40) \n111B: RZQ/7 (34)\nRFU\nRFU\nOP[7:6]\n  RFU\nTable 94 — MR36 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTable 95 — MR36 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRTT Loopback\nR/W\nOP[2:0]\n000B: RTT_OFF Default\n001B: RFU\n010B: RFU\n011B: RFU\n100B: RFU\n101B: RZQ/5 (48)\n110B: RFU\n111B: RFU\nRFU\nRFU\nOP[7:3]\n    RFU\nNOTE 1\nWhen Loopback is disabled, both LBDQS and LBDQ pins are either at HiZ or Termination Mode this configuration. When Loopback \nis enabled, it is in driver mode.\nJEDEC Standard No. 79-5\nPage 55",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "FU\nNOTE 1\nWhen Loopback is disabled, both LBDQS and LBDQ pins are either at HiZ or Termination Mode this configuration. When Loopback \nis enabled, it is in driver mode.\nJEDEC Standard No. 79-5\nPage 55\n3.5.39   MR37 (MA[7:0]= 25H) - ODTL Write Control Offset\nThis byte is setup to allow the host controller to push out or pull in the Write RTT enable time \n(tODTLon_WR) or the Write RTT disable time (tODTLoff_WR) outside of the default setting. The default \nstate is based on internal DRAM design and is defined in Table 386 in the ODT Configuration section. The \nDRAM is not responsible for inappropriate states set by the host controller using this register.\nTable 96 — MR37 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nODTLoff_WR_Offset\nODTLon_WR_Offset\nTable 97 — MR37 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nODTLon_WR_Offset\nR/W\nOP[2:0]\n000B: RFU\n001B: -4 Clocks\n010B: -3 Clocks\n011B: -2 Clocks\n100B: -1 Clock - Default\n101B: 0 Clock \n110B: +1 Clock\n111B: +2 Clocks\nODTLoff_WR_Offset\nR/W\nOP[5:3]\n000B: RFU\n001B: +4 Clocks\n010B: +3 Clocks\n011B: +2 Clocks\n100B: +1 Clock\n101B: 0 Clock - Default\n110B: -1 Clock\n111B: -2 Clocks\nRFU\nRFU\nOP[7:6]\n   RFU\nJEDEC Standard No. 79-5\nPage 56\n3.5.40   MR38 (MA[7:0]=26H) - ODTL NT Write Control Offset \nThis byte is setup to allow the host controller to push out or pull in the Non-Target Write RTT enable time \n(tODTLon_WR_NT) or the Non-Target Write RTT disable time (tODTLoff_WR_NT) outside of the \ndefault setting. The default state is based on internal DRAM design and is defined in Table 386in the ODT \nConfiguration section. The DRAM is not responsible for inappropriate states set by the host controller \nusing this register.\nTable 98 — MR38 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nODTLoff_WR_NT_Offset\nODTLon_WR_NT_Offset\nTable 99 — MR38 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nODTLon_WR_NT_Offset\nR/W\nOP[2:0]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nODTLoff_WR_NT_Offset\nODTLon_WR_NT_Offset\nTable 99 — MR38 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nODTLon_WR_NT_Offset\nR/W\nOP[2:0]\n000B: RFU\n001B: -4 Clocks\n010B: -3 Clocks\n011B: -2 Clocks\n100B: -1 Clock - Default\n101B: 0 Clock \n110B: +1 Clock\n111B: +2 Clocks\nODTLoff_WR_NT_Offset\nR/W\nOP[5:3]\n000B: RFU\n001B: +4 Clocks\n010B: +3 Clocks\n011B: +2 Clocks\n100B: +1 Clock\n101B: 0 Clock - Default\n110B: -1 Clock\n111B: -2 Clocks\nRFU\nRFU\nOP[7:6]\n   RFU\nJEDEC Standard No. 79-5\nPage 57\n3.5.41   MR39 (MA[7:0]=27H) - ODTL NT Read Control Offset\nThis byte is setup to allow the host controller to push out or pull in the Non-Target Read RTT enable time \n(tODTLon_RD_NT) or the Non-Target Read RTT disable time (tODTLoff_RD_NT) outside of the default \nsetting. The default state is based on internal DRAM design and is defined in Table 386 in the ODT \nConfiguration section. The DRAM is not responsible for inappropriate states set by the host controller \nusing this register.\nTable 100 — MR39 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nODTLoff_RD_NT_Offset\nODTLon_RD_NT_Offset\nTable 101 — MR39 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nODTLon_RD_NT_Offset\nR/W\nOP[2:0]\n000B: RFU\n001B: RFU\n010B: -3 Clocks\n011B: -2 Clocks\n100B: -1 Clock - Default\n101B: 0 Clock \n110B: +1 Clock\n111B: RFU\nODTLoff_RD_NT_Offset\nR/W\nOP[5:3]\n000B: RFU\n001B: RFU\n010B: +3 Clocks\n011B: +2 Clocks\n100B: +1 Clock\n101B: 0 Clock - Default\n110B: -1 Clock\n111B: RFU\nRFU\nRFU\nOP[7:6]\n   RFU\nJEDEC Standard No. 79-5\nPage 58\n3.5.42   MR40 (MA[7:0]=28H) - Read DQS Offset Timing\nThis byte is used for configuring the DRAM to support different HOST receiver designs.\nWhen operating at low speed (CL <= 30), tRPRE + Read DQS Offset >= 5 Clocks cannot be supported.\n3.5.43   MR41 (MA[7:0]=29H) - RFU\nTable 102 — MR40 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nRead DQS offset timing",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "RE + Read DQS Offset >= 5 Clocks cannot be supported.\n3.5.43   MR41 (MA[7:0]=29H) - RFU\nTable 102 — MR40 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nRead DQS offset timing\nTable 103 — MR40 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRead DQS offset timing\nR/W\nOP[2:0]\n000B: 0 Clock (DEFAUL)\n001B: 1 Clock\n010B: 2 Clocks\n011B: 3 Clocks\n100B: RFU\n101B: RFU\n110B: RFU\n111B: RFU\nRFU\nRFU\nOP[7:3]\n   RFU\nTable 104 — Operation at Low Speed\ntRPRE\n            \nDQS Offset\nJEDEC Standard No. 79-5\nPage 59\n3.5.44   MR42 (MA[7:0]=2AH) - DCA Types Supported\nThis byte is used for configuring DCA.\nTable 105 — MR42 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nDCA Training Assist Mode\nDCA Types Supported\nTable 106 — MR42 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDCA Types Supported\nR\nOP[1:0]\n00B: Device does not support DCA\n01B: Device supports DCA for single/two-phase \ninternal clock(s)\n10B: Device supports DCA for 4-phase internal \nclocks\n11B: RFU\nDCA Training Assist Mode\nR/W\nOP[3:2]\n00B: Disable (default)\n01B: MRR (or Read) synchronized with IBCLK is \nblocked \n10B: MRR (or Read) synchronized with ICLK is \nblocked \n11B: RFU\nRFU\nRFU\nOP[7:4]\n   RFU\nNOTE 1\nWhen “MRR (or Read) synchronized with IBCLK is blocked” is set by MR42 OP[3:2]=01b, DQs caused by MRR (or Read) \nsynchronized with IBCLK are driven HIGH. \nNOTE 2\nWhen “MRR (or Read) synchronized with ICLK is blocked” is set by MR42 OP[3:2]=10b, DQs caused by MRR (or Read) \nsynchronized with ICLK are driven HIGH. \nNOTE 3\nDQS_t/DQS_c output normal toggling waveforms meaning that DQS_t/DQS_c are not affected by the settings of DCA Assist Mode \nMR42 OP[3:2].\nNOTE 4\nThe CRC function is not supported during DCA Training Assist Mode. \nNOTE 5\nDCA Training Assist Mode is only supported by DRAMs with DCAs that have 4-phase internal clocks\nJEDEC Standard No. 79-5\nPage 60\n3.5.45   MR43 (MA[7:0]=2BH) - DCA Settings 1\nThis byte is used for configuring TRR",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ng Assist Mode is only supported by DRAMs with DCAs that have 4-phase internal clocks\nJEDEC Standard No. 79-5\nPage 60\n3.5.45   MR43 (MA[7:0]=2BH) - DCA Settings 1\nThis byte is used for configuring TRR\nTable 107 — MR43 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nSign Bit for \nOP[6:4]\nDCA for IBCLK in 4-phase clocks\nSign Bit for \nOP[2:0]\nDCA for single/two-phase clock(s) or QCLK in \n4-phase clocks\nTable 108 — MR43 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDCA for single/two-phase \nclock(s) or QCLK in 4-\nphase clocks\nW\nOP[2:0]\n000B: DCA step +0 (default)\n001B: DCA step +1\n010B: DCA step +2\n011B: DCA step +3\n100B: DCA step +4\n101B: DCA step +5\n110B: DCA step +6\n111B: DCA step +7\nSign Bit for OP[2:0]\nW\nOP[3]\n0B: Positive Offset (default)\n    1B: Negative Offset\n1\nDCA for IBCLK in 4-phase \nclocks\nW\nOP[6:4]\n000B: DCA step +0 (default)\n001B: DCA step +1\n010B: DCA step +2\n011B: DCA step +3\n100B: DCA step +4\n101B: DCA step +5\n110B: DCA step +6\n111B: DCA step +7\nSign Bit for OP[6:4]\nW\nOP[7]\n0B: Positive Offset (default)\n    1B: Negative Offset\n2\nNOTE 1\nThese settings can only be applied if MR42:OP[1:0] =01B or 10B.\nNOTE 2\nThese settings can only be applied if MR42:OP[1:0] =10B.\nJEDEC Standard No. 79-5\nPage 61\n3.5.46   MR44 (MA[7:0]=2CH) - DCA Settings 2\nThis byte is used for configuring TRR.\nTable 109 — MR44 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nSign Bit for \nQBCLK in 4-\nphase \nclocks\nDCA for QBCLK in 4-phase clocks\nTable 110 — MR44 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDCA for QBCLK in 4-phase \nclocks\nW\nOP[2:0]\n000B: DCA step +0 (default)\n001B: DCA step +1\n010B: DCA step +2\n011B: DCA step +3\n100B: DCA step +4\n101B: DCA step +5\n110B: DCA step +6\n111B: DCA step +7\nSign Bit for QBCLK in 4-\nphase clocks\nW\nOP[3]\n0B: Positive Offset (default)\n    1B: Negative Offset\n1\nRFU\nRFU\nOP[7:4]\n   RFU\nNOTE 1\nThese settings can only be applied if MR42 OP[1:0]=10B.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "DCA step +7\nSign Bit for QBCLK in 4-\nphase clocks\nW\nOP[3]\n0B: Positive Offset (default)\n    1B: Negative Offset\n1\nRFU\nRFU\nOP[7:4]\n   RFU\nNOTE 1\nThese settings can only be applied if MR42 OP[1:0]=10B.\nJEDEC Standard No. 79-5\nPage 62\n3.5.47   MR45 (MA[7:0]=2DH) - DQS Interval Control\nTable 111 — MR45 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQS Interval Timer Run Time\nTable 112 — MR45 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDQS \nInterval \nTimer \nRun \nTime\n0000 0000B: DQS interval timer stop via\n                     MPC Command (Default)\n0000 0001B: DQS timer stops automatically\n                     at 16th clocks after timer start\n0000 0010B: DQS timer stops automatically\n                     at 32nd clocks after timer start\n0000 0011B: DQS timer stops automatically\n                     at 48th clocks after timer start\n0000 0100B: DQS timer stops automatically\n                     at 64th clocks after timer start\n-------------- Thru --------------\n0011 1111B: DQS timer stops automatically\n                     at (63X16)th clocks after timer start\n01XX XXXXB: DQS timer stops automatically\n                         at 2048th clocks after timer start\n10XX XXXXB: DQS timer stops automatically\n                         at 4096th clocks after timer start\n11XX XXXXB: DQS timer stops automatically\n                         at 8192nd clocks after timer start\nNOTE 1\nMPC command with OP[7:0]=0000 0110B (Stop DQS Interval Oscillator) stops DQS interval timer in case of\nMR45:OP[7:0] = 00000000B.\nNOTE 2\nMPC command with OP[7:0]=0000 0110B (Stop DQS Interval Oscillator) is illegal with non-zero values in MR45:OP[7:0].\nJEDEC Standard No. 79-5\nPage 63\n3.5.48   MR46 (MA[7:0]=2EH) - DQS Osc Count - LSB\n3.5.49   MR47 (MA[7:0]=2FH) - DQS Osc Count - MSB\nTable 113 — MR46 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQS Oscillator Count - LSB\nTable 114 — MR46 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "nt - MSB\nTable 113 — MR46 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQS Oscillator Count - LSB\nTable 114 — MR46 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDQS Oscillator Count - \nLSB\nR\nOP[7:0]\n0 - 255 LSB DRAM DQS Oscillator Count\n1,2,3\nNOTE 1\nMR46 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the \nDQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically \nadjust the phase of DQS relative to DQ.\nNOTE 2\nBoth MR46 and MR47 must be read (MRR) and combined to get the value of the DQS Oscillator count. \nNOTE 3\nA new MPC [Start DQS Oscillator] should be issued to reset the contents of MR46/MR47.\nTable 115 — MR47 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQS Oscillator Count - MSB\nTable 116 — MR47 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDQS Oscillator Count - \nMSB\nR\nOP[7:0]\n0 - 255 MSB DRAM DQS Oscillator Count\n1,2,3\nNOTE 1\nMR47 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the \nDQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically \nadjust the phase of DQS relative to DQ. \nNOTE 2\nBoth MR46 and MR47 must be read (MRR) and combined to get the value of the DQS Oscillator count. \nNOTE 3\nA new MPC [Start DQS Oscillator] should be issued to reset the contents of MR46/MR47.\nJEDEC Standard No. 79-5\nPage 64\n3.5.50   MR48 (MA[7:0]=30H) - Write Pattern Mode\n3.5.51   MR50 (MA[7:0]=32H) - Write CRC Settings\nTable 117 — MR48 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTable 118 — MR48 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDQL1/DQU1\nR/W\nOP[1]\nDQL2/DQU2\nR/W\nOP[2]\nDQL3/DQU3\nR/W\nOP[3]\nDQL4/DQU4\nR/W\nOP[4]\nDQL5/DQU5\nR/W\nOP[5]\nDQL6/DQU6\nR/W\nOP[6]\nDQL7/DQU7\nR/W\nOP[7]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "egister Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDQL1/DQU1\nR/W\nOP[1]\nDQL2/DQU2\nR/W\nOP[2]\nDQL3/DQU3\nR/W\nOP[3]\nDQL4/DQU4\nR/W\nOP[4]\nDQL5/DQU5\nR/W\nOP[5]\nDQL6/DQU6\nR/W\nOP[6]\nDQL7/DQU7\nR/W\nOP[7]\nNOTE 1\nOP[7:0] can be independently programmed with either “0” or “1”.\nNOTE 2\nDefault is all zeros for OP[7:0]\nTable 119 — MR50 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nRFU\nWrite CRC \nauto-disable \nstatus\nWrite CRC \nauto-dis-\nable enable\nWrite CRC \nerror status\nWrite CRC \nenable \nupper \nnibble\nWrite CRC \nenable\nlower nibble\nTable 120 — MR50 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRead CRC enable\nR/W\nOP[0]\n0B: Disable (Default)\n1B: Enable\nWrite CRC enable\nlower nibble\nR/W\nOP[1]\n0B: Disable (Default)\n1B: Enable \n1\nWrite CRC enable\nupper nibble\nR/W\nOP[2]\n0B: Disable (Default)\n1B: Enable \n1\nWrite CRC error status\nR/W\nOP[3]\n0B: Clear\n1B: Error\nWrite CRC auto-disable \nenable\nR/W\nOP[4]\n0B: Disable (Default)\n1B: Enable\nWrite CRC auto-disable\nstatus\nR/W\nOP[5]\n0B: Not triggered\n1B: Triggered\nRFU\nRFU\nOP[6]\nRFU\nRFU\nRFU\nOP[7]\nRFU\nNOTE 1\nWhen at least one of the two write CRC enable bits is set to ‘1’ in x8, the timing of write CRC enable mode is applied to the entire \ndevice (i.e., both nibbles). When write CRC is enabled in one nibble and disabled in the other nibble in x8, then the DRAM does not \ncheck CRC errors on the disabled nibble, and hence the ALERT_n signal and any internal status bit related to CRC error is not \nimpacted by the disable nibble.\nJEDEC Standard No. 79-5\nPage 65\n3.5.52   MR51 (MA[7:0]=33H) - Write CRC Auto-Disable Threshold\n3.5.53   MR52 (MA[7:0]=34H) - Write CRC Auto-Disable Window\nTable 121 — MR51 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nbit[6]\nbit[5]\nbit[4]\nbit[3]\nbit[2]\nbit[1]\nbit[0]\nTable 122 — MR51 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nWrite CRC auto-disable \nthreshold\nR/W\nOP[6:0]\n0000000B: 0\n...\n1111111B: 127",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "[6]\nbit[5]\nbit[4]\nbit[3]\nbit[2]\nbit[1]\nbit[0]\nTable 122 — MR51 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nWrite CRC auto-disable \nthreshold\nR/W\nOP[6:0]\n0000000B: 0\n...\n1111111B: 127\nTable 123 — MR52 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nbit[6]\nbit[5]\nbit[4]\nbit[3]\nbit[2]\nbit[1]\nbit[0]\nTable 124 — MR52 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nWrite CRC auto-disable\nwindow\nR/W\nOP[6:0]\n0000000B: 0\n...\n1111111B: 127\nJEDEC Standard No. 79-5\nPage 66\n3.5.54   MR53 (MA[7:0]=35H) - Loopback\nTable 125 — MR53 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nLoopback  Out-\nput Mode\nLoopback \nSelect Phase \nLoopback Output Select\nTable 126 — MR53 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nLoopback Output Select \nR/W\nOP[4:0]\n00000B: Loopback Disabled (Default)\n 00001B: Loopback DML (X8 and X16 only)\n 00010B: Loopback DMU (X16 only)\n 00011B: Vendor Specific\n 00100B: Vendor Specific\n 00101B: RFU\n...thru\n 01111B: RFU\n 10000B: Loopback DQL0\n 10001B: Loopback DQL1\n 10010B: Loopback DQL2\n 10011B: Loopback DQL3\n 10100B: Loopback DQL4 (X8 and X16 only)\n 10101B: Loopback DQL5 (X8 and X16 only)\n 10110B: Loopback DQL6 (X8 and X16 only)\n 10111B: Loopback DQL7 (X8 and X16 only)\n 11000B: Loopback DQU0 (X16 only)\n 11001B: Loopback DQU1 (X16 only)\n 11010B: Loopback DQU2 (X16 only)\n 11011B: Loopback DQU3 (X16 only)\n 11100B: Loopback DQU4 (X16 only)\n 11101B: Loopback DQU5 (X16 only)\n 11110B: Loopback DQU6 (X16 only)\n 11111B: Loopback DQU7 (X16 only)\nLoopback \nSelect Phase \nR/W\nOP[6:5]\n00B: Loopback Select Phase A\n01B: Loopback Select Phase B (4-way and 2-way \ninterleave only)\n10B: Loopback Select Phase C (4-way interleave only)\n11B: Loopback Select Phase D (4-way interleave only)\nLoopback Output Mode\nR/W\nOP[7]\n 0B: Normal Output (Default)\n 1B: Write Burst Output\n4",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ve only)\n10B: Loopback Select Phase C (4-way interleave only)\n11B: Loopback Select Phase D (4-way interleave only)\nLoopback Output Mode\nR/W\nOP[7]\n 0B: Normal Output (Default)\n 1B: Write Burst Output\n4\nNOTE 1\nWhen Loopback is disabled, both LBDQS and LBDQ pins are either at HiZ or Termination Mode per MR36:OP[2:0]. Loopback \nTermination default value is 48-ohms \nNOTE 2\nWhen Loopback is enabled, both LBDQS and LBDQ pins are in driver mode using default RON of 34-ohms\nNOTE 3\nPhase A through D selects which bit in the multiplexer is being selected for Loopback output\nNOTE 4\nThis configures the DRAM Loopback output to either send data out every time the DQS toggles in Normal Output Mode, or to only \nsend data out when enabled by the Write command, so that only write burst data is send out via Loopback.\nJEDEC Standard No. 79-5\nPage 67\n3.5.55   MR54 (MA[7:0]=36H) - hPPR Resources\nWith hPPR, DDR5 can correct one Row address per Bank Group and the Electrical-fuse cannot be \nswitched back to un-fused states once it is programmed. The controller should prevent unintended hPPR \nmode entry and repair (i.e., During the Command/Address training period). Entry into hPPR is through a \nregister enable, ACT command is used to transmit the bank and row address of the row to be replaced in \nDRAM. After tRCD time, a WR command is used to select the individual DRAM through the DQ bits and \nto transfer the repair address to the DRAM. After program time, and PRE, the hPPR mode can be exited \nand normal operation can resume.\nTable 127 — MR54 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nhPPR\nResource\nBG1 Bank 3\nhPPR\nResource\nBG1 Bank 2\nhPPR\nResource\nBG1 Bank 1\nhPPR\nResource\nBG1 Bank 0\nhPPR\nResource\nBG0 Bank 3\nhPPR\nResource\nBG0 Bank 2\nhPPR\nResource\nBG0 Bank 1\nhPPR\nResource\nBG0 Bank 0\nTable 128 — MR54 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nhPPR Resource \nBG0 Bank 0\nOP[0]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Resource\nBG0 Bank 0\nTable 128 — MR54 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nhPPR Resource \nBG0 Bank 0\nOP[0]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n3\nhPPR Resource \nBG0 Bank 1\nOP[1]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n3\nhPPR Resource \nBG0 Bank 2\nOP[2]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,3\nhPPR Resource \nBG0 Bank 3\nOP[3]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,3\nhPPR Resource \nBG1 Bank 0\nOP[4]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n3\nhPPR Resource \nBG1 Bank 1\nOP[5]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n3\nhPPR Resource \nBG1 Bank 2\nOP[6]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,3\nhPPR Resource \nBG1 Bank 3\nOP[7]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,3\nNOTE 1\nNot valid for 8Gb\nNOTE 2\nNot valid for x16\nNOTE 3\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS DDR5 Stack is referenced in \nthe MR54 through MR57 hPPR resource information.\nJEDEC Standard No. 79-5\nPage 68\n3.5.56   MR55 (MA[7:0]=37H) - hPPR Resources\nTable 129 — MR55 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nhPPR\nResource\nBG3 Bank 3\nhPPR\nResource\nBG3 Bank 2\nhPPR\nResource\nBG3 Bank 1\nhPPR\nResource\nBG3 Bank 0\nhPPR\nResource\nBG2 Bank 3\nhPPR\nResource\nBG2 Bank 2\nhPPR\nResource\nBG2 Bank 1\nhPPR\nResource\nBG2 Bank 0\nTable 130 — MR55 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nhPPR Resource \nBG2 Bank 0\nOP[0]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n3\nhPPR Resource \nBG2 Bank 1\nOP[1]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n3\nhPPR Resource \nBG2 Bank 2\nOP[2]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Resource \nBG2 Bank 1\nOP[1]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n3\nhPPR Resource \nBG2 Bank 2\nOP[2]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,3\nhPPR Resource \nBG2 Bank 3\nOP[3]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,3\nhPPR Resource \nBG3 Bank 0\nOP[4]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n3\nhPPR Resource \nBG3 Bank 1\nOP[5]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n3\nhPPR Resource \nBG3 Bank 2\nOP[6]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,3\nhPPR Resource \nBG3 Bank 3\nOP[7]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,3\nNOTE 1\nNot valid for 8Gb\nNOTE 2\nNot valid for x16\nNOTE 3\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS DDR5 Stack is referenced in \nthe MR54 through MR57 hPPR resource information.\nJEDEC Standard No. 79-5\nPage 69\n3.5.57   MR56 (MA[7:0]=38H) - hPPR Resources\nTable 131 — MR56 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nhPPR\nResource\nBG5 Bank 3\nhPPR\nResource\nBG5 Bank 2\nhPPR\nResource\nBG5 Bank 1\nhPPR\nResource\nBG5 Bank 0\nhPPR\nResource\nBG4 Bank 3\nhPPR\nResource\nBG4 Bank 2\nhPPR\nResource\nBG4 Bank 1\nhPPR\nResource\nBG4 Bank 0\nTable 132 — MR56 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nhPPR Resource \nBG4 Bank 0\nOP[0]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n2,3\nhPPR Resource \nBG4 Bank 1\nOP[1]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n2,3\nhPPR Resource \nBG4 Bank 2\nOP[2]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,2,3\nhPPR Resource \nBG4 Bank 3\nOP[3]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,2,3\nhPPR Resource \nBG5 Bank 0\nOP[4]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n2,3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "urce \nBG4 Bank 3\nOP[3]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,2,3\nhPPR Resource \nBG5 Bank 0\nOP[4]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n2,3\nhPPR Resource \nBG5 Bank 1\nOP[5]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n2,3\nhPPR Resource \nBG5 Bank 2\nOP[6]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,2,3\nhPPR Resource \nBG5 Bank 3\nOP[7]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,2,3\nNOTE 1\nNot valid for 8Gb\nNOTE 2\nNot valid for x16\nNOTE 3\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS DDR5 Stack is referenced in \nthe MR54 through MR57 hPPR resource information.\nJEDEC Standard No. 79-5\nPage 70\n3.5.58   MR57 (MA[7:0]=39H) - hPPR Resources\nTable 133 —  MR57 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nhPPR\nResource\nBG7 Bank 3\nhPPR\nResource\nBG7 Bank 2\nhPPR\nResource\nBG7 Bank 1\nhPPR\nResource\nBG7 Bank 0\nhPPR\nResource\nBG6 Bank 3\nhPPR\nResource\nBG6 Bank 2\nhPPR\nResource\nBG6 Bank 1\nhPPR\nResource\nBG6 Bank 0\nTable 134 — MR57 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nhPPR Resource \nBG6 Bank 0\nOP[0]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n2,3\nhPPR Resource \nBG6 Bank 1\nOP[1]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n2,3\nhPPR Resource \nBG6 Bank 2\nOP[2]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,2,3\nhPPR Resource \nBG6 Bank 3\nOP[3]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,2,3\nhPPR Resource \nBG7 Bank 0\nOP[4]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n2,3\nhPPR Resource \nBG7 Bank 1\nOP[5]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n2,3\nhPPR Resource \nBG7 Bank 2\nOP[6]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,2,3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "urce \nBG7 Bank 1\nOP[5]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n2,3\nhPPR Resource \nBG7 Bank 2\nOP[6]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,2,3\nhPPR Resource \nBG7 Bank 3\nOP[7]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,2,3\nNOTE 1\nNot valid for 8Gb\nNOTE 2\nNot valid for x16\nNOTE 3\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS DDR5 Stack is referenced in \nthe MR54 through MR57 hPPR resource information.\nJEDEC Standard No. 79-5\nPage 71\n3.5.59   MR58 (MA[7:0]=3AH) - Refresh Management\n3.5.60   MR59 (MA[7:0]=3BH) - RFM RAA Counter\n3.5.61   MR60 (MA[7:0]=3CH) - RFU\nTable 135 — MR58 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRAAMMT[2:0]\nRAAIMT[3:0]\nRFM \nRequired\nTable 136 — MR58 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRFM Required\nR\nOP[0]\n0B: Refresh Management not required\n1B: Refresh Management required\n1\nRolling Accumulated ACT \nInitial Management \nThreshold (RAAIMT)\nR\nOP[4:1]\n0000B- 0011B: RFU\n0100B: 32 (Normal), 16 (FGR)\n0101B: 40 (Normal), 20 (FGR)\n...\n1001B: 72 (Normal), 36 (FGR)\n1010B: 80 (Normal), 40 (FGR)\n1011B-1111B: RFU\nRolling Accumulated ACT \nMaximum Management \nThreshold (RAAMMT)\nR\nOP[7:5]\n011B: 3x (Normal), 6x (FGR)\n100B: 4x (Normal), 8x (FGR)\n101B: 5x (Normal), 10x (FGR)\n110B: 6x (Normal), 12x (FGR)\n111B: RFU\nNOTE 1\nRefresh Management settings are vendor specific by the MR settings.\nTable 137 — MR59 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTable 138 — MR59 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRFU\nRFU\nOP[5:0]\n   RFU\nRAA Counter Decrement \nper REF Command\nR\nOP[7:6]\n00B: RAAIMT\n01B: RAAIMT * 0.5\n10B: RFU\n11B: RFU\nJEDEC Standard No. 79-5\nPage 72\n3.5.62   MR61 (MA[7:0]=3DH) - Package Output Driver Test Mode\nThis MR is used for the characterization of the DRAM package. Refer to Section 4.42 for more details.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "RFU\nJEDEC Standard No. 79-5\nPage 72\n3.5.62   MR61 (MA[7:0]=3DH) - Package Output Driver Test Mode\nThis MR is used for the characterization of the DRAM package. Refer to Section 4.42 for more details.\n3.5.63   MR62 (MA[7:0]=3EH) - Vendor Specified\nTable 139 — MR61 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRSVD\nPackage Output Driver Test Mode\nTable 140 — MR61 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nPackage Output Driver \nTest Mode\nW\nOP[4:0]\n00000B: Package Test Disabled (Default)\n 00001B: Package Test DML\n 00010B: Package Test DMU (X16 only)\n 00011B: RFU\n 00100B: RFU\n 00101B: RFU\n...thru\n 01111B: RFU\n 10000B: Package Test DQL0\n 10001B: Package Test DQL1\n 10010B: Package Test DQL2\n 10011B: Package Test DQL3\n 10100B: Package Test DQL4 (X8 and X16 only)\n 10101B: Package Test DQL5 (X8 and X16 only)\n 10110B: Package Test DQL6 (X8 and X16 only)\n 10111B: Package Test DQL7 (X8 and X16 only)\n 11000B: Package Test DQU0 (X16 only)\n 11001B: Package Test DQU1 (X16 only)\n 11010B: Package Test DQU2 (X16 only)\n 11011B: Package Test DQU3 (X16 only)\n 11100B: Package Test DQU4 (X16 only)\n 11101B: Package Test DQU5 (X16 only)\n 11110B: Package Test DQU6 (X16 only)\n 11111B: Package Test DQU7 (X16 only)\nRSVD\nW\nOP[7:5]\nMust be programmed to 000\nTable 141 — MR62 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nJEDEC Standard No. 79-5\nPage 73\n3.5.64   MR63 (MA[7:0]=3FH) - DRAM Scratch Pad\nThis MR is used by the host controller to read back Control Words from the RCD. Control Words are the \nRCD equivalent of the DRAM MR registers. The DRAM implements MR63 as a simple read/write \nregister, writable via an MRW to address 3Fh, and readable via an MRR to address 3Fh.\n3.5.64.1   RCD Control Word Usage Example\nThe following data is for reference only and is not part of the DRAM specification.\nThe method to read an RCD Control Word is as follows:",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "MRR to address 3Fh.\n3.5.64.1   RCD Control Word Usage Example\nThe following data is for reference only and is not part of the DRAM specification.\nThe method to read an RCD Control Word is as follows:\n•\nThe host controller writes to the RCD’s CW Read Pointer, which selects the RCD control word to be read.\n•\nThe host controller then does an MRW to DRAM MR63. This MRW passes through the RCD to the DRAMs, but \nis modified by the RCD. The RCD will detect this write to MR63 and replace the data from the host controller \nwith the contents of the RCD register pointed to by the CW Read Pointer.\n•\nThe host controller will then read the DRAM’s MR63, which now contains the value from the desired RCD \ncontrol word. All DRAMs in the rank will return this same value to the host controller\n3.5.65   Mode Register Definitions for DFE\nThe following mode registers are used to configure the Decision Feedback Equalization (DFE), Per Bit \nDuty Cycle Adjuster and Per Bit VrefDQ features of the DRAM. The Mode Registers MA[7:0]=70-FFH \nare organized in a way such that mode registers for programming of DFE, DCA & VrefDQ configuration \nper DQ or DM are grouped together. For example:\nDQL0 starts at MA[7:0]=80H, MR128\nDQL1 starts at MA[7:0]=88H, MR136\n :\nDQU6 starts at MA[7:0]=F0H, MR240\nDQU7 starts at MA[7:0]=F8H, MR248\nLooking further into the 8-bit binary encoding, MA[6:3] is defined as a direct mapping for DQL0 to \nDQU7, i.e.,\nMA[7:0]=1000:0XXXb for DQ0, \nMA[7:0]=1000:1XXXb for DQ1, \n :\nMA[7:0]=1111:0XXXb for DQU6\nMA[7:0]=1111:1XXXb for DQU7.\nTable 142 — MR63 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTable 143 — MR63 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDRAM Scratch Pad\nR/W\nOP[7:0]\nAny value is valid\n1\nNOTE 1\nThe contents of this register have no function in the DRAM. Details for this function can be found in the DDR5 RCD01 Specification.\nJEDEC Standard No. 79-5\nPage 74\n3.5.65   Mode Register Definitions for DFE (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "this register have no function in the DRAM. Details for this function can be found in the DDR5 RCD01 Specification.\nJEDEC Standard No. 79-5\nPage 74\n3.5.65   Mode Register Definitions for DFE (Cont’d)\nTable 144 — Visual Representation of DFE, per bit DCA & per bit VrefDQ Mode Register Mapping\nMRW Address, \nBinary\nFunction\nMRW address bits [2:0]\n000b\n001b\n010b\n011b\n100b\n101b\n110b\n111b\nGain\nTap1\nTap2 \nTap3\nTap4\nMR Address Space not currently used\nJEDEC Standard No. 79-5\nPage 75\n3.5.66   MR103 (MA[7:0]=67H) - DQSL_t DCA for IBCLK and QCLK\n3.5.67   MR104 (MA[7:0]=68H) - DQSL_t DCA for QBCLK\nTable 145 — MR103 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQSL_t IBCLK \nSign\nRFU\nDQSL_t DCA for IBCLK\nDQSL_t QCLK \nsign\nRFU\nDQSL_t DCA for QCLK\nTable 146 — MR103 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQSL_t DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSL_t QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQSL_t DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSL_t IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 147 — MR104 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nDQSL_t \nQBCLK Sign\nRFU\nDQSL_t DCA for QBCLK\nTable 148 — MR104 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQSL_t DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSL_t QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 76\n3.5.68   MR105 (MA[7:0]=69H) - DQSL_c DCA for IBCLK and QCLK\n3.5.69   MR106 (MA[7:0]=6AH) - DQSL_c DCA for QBCLK\nTable 149 — MR105 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQSL_c \nIBCLK Sign\nRFU\nDQSL_c DCA for IBCLK\nDQSL_c QCLK \nsign\nRFU\nDQSL_c DCA for QCLK",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "6AH) - DQSL_c DCA for QBCLK\nTable 149 — MR105 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQSL_c \nIBCLK Sign\nRFU\nDQSL_c DCA for IBCLK\nDQSL_c QCLK \nsign\nRFU\nDQSL_c DCA for QCLK\nTable 150 — MR105 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQSL_c DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSL_c QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQSL_c DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSL_c IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 151 — MR106 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nDQSL_c \nQBCLK Sign\nRFU\nDQSL_c DCA for QBCLK\nTable 152 — MR106 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQSL_c DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSL_c QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 77\n3.5.70   MR107 (MA[7:0]=6BH) - DQSU_t DCA for IBCLK and QCLK\n3.5.71   MR108 (MA[7:0]=6CH) - DQSU_t DCA for QBCLK\nTable 153 — MR107 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQSU_t \nIBCLK Sign\nRFU\nDQSU_t DCA for IBCLK\nDQSU_t QCLK \nsign\nRFU\nDQSU_t DCA for QCLK\nTable 154 — MR107 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQSU_t DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSU_t QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQSU_t DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSU_t IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 155 — MR108 Register Information",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "(Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSU_t IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 155 — MR108 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nDQSU_t \nQBCLK Sign\nRFU\nDQSU_t DCA for QBCLK\nTable 156 — MR108 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQSU_t DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSU_t QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 78\n3.5.72   MR109 (MA[7:0]=6DH) - DQSU_c DCA for IBCLK and QCLK\n3.5.73   MR110 (MA[7:0]=6EH) - DQSU_c DCA for QBCLK\nTable 157 — MR109 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQSU_c \nIBCLK Sign\nRFU\nDQSU_c DCA for IBCLK\nDQSU_c \nQCLK sign\nRFU\nDQSU_c DCA for QCLK\nTable 158 — MR109 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQSU_c DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSU_c QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQSU_c DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSU_c IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 159 — MR110 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nDQSU_c \nQBCLK Sign\nRFU\nDQSU_c DCA for QBCLK\nTable 160 — MR110 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQSU_c DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSU_c QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 79\n3.5.74   MR111 (MA[7:0]=69H) - DFE Global Settings\nTable 161 — MR111 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "itive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 79\n3.5.74   MR111 (MA[7:0]=69H) - DFE Global Settings\nTable 161 — MR111 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nGlobal DFE \nTap-4 \nEnable\nGlobal DFE \nTap-3 \nEnable\nGlobal DFE \nTap-2 \nEnable\nGlobal DFE \nTap-1 \nEnable\nGlobal DFE \nGain Enable\nTable 162 — MR111 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nGlobal DFE Gain Enable\nR/W\nOP[0]\n0B: DFE Gain Enabled (DEFAULT)\n1B: DFE Gain Disabled\n1\nGlobal DFE Tap-1 Enable\nR/W\nOP[1]\n0B: DFE Tap-1 Enabled (DEFAULT)\n1B: DFE Tap-1 Disabled\n1\nGlobal DFE Tap-2 Enable\nR/W\nOP[2]\n0B: DFE Tap-2 Enabled (DEFAULT)\n1B: DFE Tap-2 Disabled\n1\nGlobal DFE Tap-3 Enable\nR/W\nOP[3]\n0B: DFE Tap-3 Enabled (DEFAULT)\n1B: DFE Tap-3 Disabled\n1\nGlobal DFE Tap-4 Enable\nR/W\nOP[4]\n0B: DFE Tap-4 Enabled (DEFAULT)\n1B: DFE Tap-4 Disabled\n1\nRFU\nRFU\nOP[7:5]\n   RFU\nNOTE 1\nThis bit applies to all DM and DQ pins.\nJEDEC Standard No. 79-5\nPage 80\n3.5.75   MR112 (MA[7:0]=70H) through MR248 (MA[7:0]=F8H) - DFE Gain Bias\nThis definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Gain Bias. The MRs \nare positioned every 8 MRs (MR112, MR120, MR128, etc.) until all pins are covered. Refer to Table 24 \nfor details.\nTable 163 — MR112 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nSign Bit \nGain Bias\nDFE Gain Bias\nTable 164 — MR112 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDFE Gain Bias\nR/W\nOP[2:0]\n000B: DFE Gain Bias Step 0 (Default)\n001B: DFE Gain Bias Step 1\n010B: DFE Gain Bias Step 2\n011B: DFE Gain Bias Step 3\n100B: RFU\n101B: RFU\n111B: RFU\nSign Bit \nGain Bias\nR/W\nOP[3]\n0B: Positive DFE Gain Bias (Default)\n1B: Negative DFE Gain Bias",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ": DFE Gain Bias Step 1\n010B: DFE Gain Bias Step 2\n011B: DFE Gain Bias Step 3\n100B: RFU\n101B: RFU\n111B: RFU\nSign Bit \nGain Bias\nR/W\nOP[3]\n0B: Positive DFE Gain Bias (Default)\n1B: Negative DFE Gain Bias\nNOTE 1\nRefer to Section 3.5.65 for information on Step Size, Step Size Tolerance and Range values\nNOTE 2\nThe step size and step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables (345 \nand 346)\nNOTE 3\nThe number of step size, step values and range are speed dependent\nJEDEC Standard No. 79-5\nPage 81\n3.5.76   MR113 (MA[7:0]=71H) through MR249 (MA[7:0]=F9H) - DFE Tap-1\nThis definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Tap-1. The MRs are \npositioned every 8 MRs (MR113, MR121, MR129, etc.) until all pins are covered. Refer to Table 24 for \ndetails.\nTable 165 — MR113 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nEnable/Disable\n DFE Tap-1\nSign Bit \nDFE Tap-1 \nBias\nDFE Tap-1 Bias Programming\nTable 166 — MR113 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDFE Tap-1 Bias\nR/W\nOP[5:0]\n000000B: DFE Tap-1 Bias Step 0 (Default)\n000001B: DFE Tap-1 Bias Step 1\n000010B: DFE Tap-1 Bias Step 2\n000011B: DFE Tap-1 Bias Step 3\n000100B: DFE Tap-1 Bias Step 4\n000101B: DFE Tap-1 Bias Step 5\n:\n100110B: DFE Tap-1 Bias Step 38\n100111B: DFE Tap-1 Bias Step 39\n101000B: DFE Tap-1 Bias Step 40\n101001B: RFU\n:\n111111B: RFU\nSign Bit \nDFE Tap-1 Bias\nR/W\nOP[6]\n0B: Positive DFE Tap-1 Bias (Default)\n1B: Negative DFE Tap-1 Bias\nEnable/Disable\n DFE Tap-1\nR/W\nOP[7]\n0B: DFE Tap-1 Disable (Default)\n1B: DFE Tap-1 Enable\nNOTE 1\nRefer to Section 3.5.65 for information on Step Size, Step Size Tolerance and Range values\nNOTE 2\nThe step size and step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables (345 \nand 346)\nNOTE 3\nThe number of step size, step values and range are speed dependent\nJEDEC Standard No. 79-5\nPage 82",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables (345 \nand 346)\nNOTE 3\nThe number of step size, step values and range are speed dependent\nJEDEC Standard No. 79-5\nPage 82\n3.5.77   MR114 (MA[7:0]=72H) through MR250 (MA[7:0]=FAH) - DFE Tap-2\nThis definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Tap-2. The MRs are \npositioned every 8 MRs (MR114, MR122, MR130, etc.) until all pins are covered. Refer to Table 24 for \ndetails.\nTable 167 — MR114 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nEnable/Disable\n DFE Tap-2\nSign Bit \nDFE Tap-2 \nBias\nDFE Tap-2 Bias Programming\nTable 168 — MR114 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDFE Tap-2 Bias\nR/W\nOP[5:0]\n000000B: DFE Tap-2 Bias Step 0 (Default)\n000001B: DFE Tap-2 Bias Step 1\n000010B: DFE Tap-2 Bias Step 2\n000011B: DFE Tap-2 Bias Step 3\n000100B: DFE Tap-2 Bias Step 4\n000101B: DFE Tap-2 Bias Step 5\n:\n001101B: DFE Tap-2 Bias Step 13\n001110B: DFE Tap-2 Bias Step 14\n001111B: DFE Tap-2 Bias Step 15\n010000B: RFU\n:\n111111B: RFU\nSign Bit \nDFE Tap-2 Bias\nR/W\nOP[6]\n0B: Positive DFE Tap-2 Bias (Default)\n1B: Negative DFE Tap-2 Bias\nEnable/Disable\n DFE Tap-2\nR/W\nOP[7]\n0B: DFE Tap-2 Disable (Default)\n1B: DFE Tap-2 Enable\nNOTE 1\nRefer to Section 3.5.65 for information on Step Size, Step Size Tolerance and Range values\nNOTE 2\nThe step size and step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables (345 \nand 346)\nNOTE 3\nThe number of step size, step values and range are speed dependent\nJEDEC Standard No. 79-5\nPage 83\n3.5.78   MR115 (MA[7:0]=73H) through MR251 (MA[7:0]=FBH) - DFE Tap-3\nThis definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Gain Bias. The MRs \nare positioned every 8 MRs (MR115, MR123, MR131, etc.) until all pins are covered. Refer to Table 24 \nfor details.\nTable 169 — MR115 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "re positioned every 8 MRs (MR115, MR123, MR131, etc.) until all pins are covered. Refer to Table 24 \nfor details.\nTable 169 — MR115 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nEnable/Disable\nDFE Tap-3\nSign Bit \nDFE Tap-3 \nBias\nDFE Tap-3 Bias Programming\nTable 170 — MR115 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDFE Tap-3 Bias\nR/W\nOP[5:0]\n000000B: DFE Tap-3 Bias Step 0 (Default)\n000001B: DFE Tap-3 Bias Step 1\n000010B: DFE Tap-3 Bias Step 2\n000011B: DFE Tap-3 Bias Step 3\n000100B: DFE Tap-3 Bias Step 4\n000101B: DFE Tap-3 Bias Step 5\n:\n001010B: DFE Tap-3 Bias Step 10\n001011B: DFE Tap-3 Bias Step 11\n001100B: DFE Tap-3 Bias Step 12\n001101B: RFU\n:\n 111111B: RFU\nSign Bit \nDFE Tap-3 Bias\nR/W\nOP[6]\n0B: Positive DFE Tap-3 Bias (Default)\n1B: Negative DFE Tap-3 Bias\nEnable/Disable\nDFE Tap-3\nR/W\nOP[7]\n0B: DFE Tap-3 Disable (Default)\n1B: DFE Tap-3 Enable\nNOTE 1 Refer to Section 3.5.65 for information on Step Size, Step Size Tolerance and Range values\nNOTE 2 The step size and step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables (345 \nand 346)\nNOTE 3 The number of step size, step values and range are speed dependent\nJEDEC Standard No. 79-5\nPage 84\n3.5.79   MR116 (MA[7:0]=74H) through MR252 (MA[7:0]=FCH) - DFE Tap-4\nThis definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Tap-4. The MRs are \npositioned every 8 MRs (MR116, MR124, MR132, etc.) until all pins are covered. Refer to Table 24 for \ndetails.\n3.5.80   MR117 (MA[7:0]=75H) - RFU\nTable 171 — MR116 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nEnable/Disable\nDFE Tap-4\nSign Bit \nDFE Tap-4 \nBias\nDFE Tap-4 Bias Programming\nTable 172 — MR116 Register Information\nFunction\nRegister\nType\nOperand\nData\nNotes\nDFE Tap-4 Bias\nR/W\nOP[5:0]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "2]\nOP[1]\nOP[0]\nEnable/Disable\nDFE Tap-4\nSign Bit \nDFE Tap-4 \nBias\nDFE Tap-4 Bias Programming\nTable 172 — MR116 Register Information\nFunction\nRegister\nType\nOperand\nData\nNotes\nDFE Tap-4 Bias\nR/W\nOP[5:0]\n000000B: DFE Tap-4 Bias Step 0 (Default)\n 000001B: DFE Tap-4 Bias Step 1\n 000010B: DFE Tap-4 Bias Step 2\n 000011B: DFE Tap-4 Bias Step 3\n 000100B: DFE Tap-4 Bias Step 4\n 000101B: DFE Tap-4 Bias Step 5\n 000110B: DFE Tap-4 Bias Step 6\n 000111B: DFE Tap-4 Bias Step 7\n 001000B: DFE Tap-4 Bias Step 8\n 001001B: DFE Tap-4 Bias Step 9\n 001010B: RFU\n :\n 111111B: RFU\nSign Bit \nDFE Tap-4 Bias\nR/W\nOP[6]\n0B: Positive DFE Tap-4 Bias (Default)\n1B: Negative DFE Tap-4 Bias\nEnable/Disable\nDFE Tap-4\nR/W\nOP[7]\n0B: DFE Tap-4 Disable (Default)\n1B: DFE Tap-4 Enable\nNOTE 1 Refer to Section 3.5.65 for information on Step Size, Step Size Tolerance and Range values\nNOTE 2 The step size and step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables (345 \nand 346)\nNOTE 3 The number of step size, step values and range are speed dependent\nJEDEC Standard No. 79-5\nPage 85\n3.5.81   MR118 (MA[7:0]=76H) - DML VrefDQ Offset\n3.5.82   MR126 (MA[7:0]=7EH) - DMU VrefDQ Offset\nTable 173 — MR118 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDML VREFDQ \nsign\nDML VREFDQ Offset\nRFU\nTable 174 — MR118 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDML VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDML VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 175 — MR126 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDMU VREFDQ \nsign\nDMU VREFDQ Offset\nRFU\nTable 176 — MR126 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDMU VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDMU VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ister Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDMU VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDMU VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\nJEDEC Standard No. 79-5\nPage 86\n3.5.83   MR133 (MA[7:0]=85H) - DQL0 DCA for IBCLK and QCLK\n3.5.84   MR134 (MA[7:0]=86H) - DQL0 DCA for QBCLK and DQL0 VrefDQ Offset\nTable 177 — MR133 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL0 IBCLK \nSign\nRFU\nDQL0 DCA for IBCLK\nDQL0 QCLK \nsign\nRFU\nDQL0 DCA for QCLK\nTable 178 — MR133 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL0 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL0 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL0 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL0 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 179 — MR134 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL0 \nVREFDQ sign\nDQL0 VREFDQ Offset\nDQL0 QBCLK \nSign\nRFU\nDQL0 DCA for QBCLK\nTable 180 — MR134 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL0 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL0 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL0 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL0 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 87\n3.5.85   MR141 (MA[7:0]=8DH) - DQL1 DCA for IBCLK and QCLK\n3.5.86   MR142 (MA[7:0]=8EH) - DQL1 DCA for QBCLK and DQL1 VrefDQ Offset\nTable 181 — MR141 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "[7:0]=8DH) - DQL1 DCA for IBCLK and QCLK\n3.5.86   MR142 (MA[7:0]=8EH) - DQL1 DCA for QBCLK and DQL1 VrefDQ Offset\nTable 181 — MR141 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL1 IBCLK \nSign\nRFU\nDQL1 DCA for IBCLK\nDQL1 QCLK \nsign\nRFU\nDQL1 DCA for QCLK\nTable 182 — MR141 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL1 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL1 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL1 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL1 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 183 — MR142 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL1 \nVREFDQ sign\nDQL1 VREFDQ Offset\nDQL1 QBCLK \nSign\nRFU\nDQL1 DCA for QBCLK\nTable 184 — MR142 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL1 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL1 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL1 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL1 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 88\n3.5.87   MR149 (MA[7:0]=95H) - DQL2 DCA for IBCLK and QCLK\n3.5.88   MR150 (MA[7:0]=96H) - DQL2 DCA for QBCLK and DQL2 VrefDQ Offset\nTable 185 — MR149 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL2 IBCLK \nSign\nRFU\nDQL2 DCA for IBCLK\nDQL2 QCLK \nsign\nRFU\nDQL2 DCA for QCLK\nTable 186 — MR149 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL2 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "9 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL2 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL2 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL2 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL2 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 187 — MR150 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL2 \nVREFDQ sign\nDQL2 VREFDQ Offset\nDQL2 QBCLK \nSign\nRFU\nDQL2 DCA for QBCLK\nTable 188 — MR150 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL2 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL2 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL2 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL2 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 89\n3.5.89   MR157 (MA[7:0]=9DH) - DQL3 DCA for IBCLK and QCLK\n3.5.90   MR158 (MA[7:0]=9EH) - DQL3 DCA for QBCLK and DQL3 VrefDQ Offset\nTable 189 — MR157 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL3 IBCLK \nSign\nRFU\nDQL3 DCA for IBCLK\nDQL3 QCLK \nsign\nRFU\nDQL3 DCA for QCLK\nTable 190 — MR157 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL3 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL3 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL3 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL3 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 191 — MR158 Register Information",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "e (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL3 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 191 — MR158 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL3 \nVREFDQ sign\nDQL3 VREFDQ Offset\nDQL3 QBCLK \nSign\nRFU\nDQL3 DCA for QBCLK\nTable 192 — MR158 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL3 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL3 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL3 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL3 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 90\n3.5.91   MR165 (MA[7:0]=A5H) - DQL4 DCA for IBCLK and QCLK\n3.5.92   MR166 (MA[7:0]=A6H) - DQL4 DCA for QBCLK and DQL4 VrefDQ Offset\nTable 193 — MR165 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL4 IBCLK \nSign\nRFU\nDQL4 DCA for IBCLK\nDQL4 QCLK \nsign\nRFU\nDQL4 DCA for QCLK\nTable 194 — MR165 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL4 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL4 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL4 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL4 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 195 — MR166 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL4 \nVREFDQ sign\nDQL3 VREFDQ Offset\nDQL3 QBCLK \nSign\nRFU\nDQL3 DCA for QBCLK\nTable 196 — MR166 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL4 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "RFU\nDQL3 DCA for QBCLK\nTable 196 — MR166 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL4 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL4 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL4 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL4 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 91\n3.5.93   MR173 (MA[7:0]=ADH) - DQL5 DCA for IBCLK and QCLK\n3.5.94   MR174 (MA[7:0]=AEH) - DQL5 DCA for QBCLK and DQL5 VrefDQ Offset\nTable 197 — MR173 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL5 IBCLK \nSign\nRFU\nDQL5 DCA for IBCLK\nDQL5 QCLK \nsign\nRFU\nDQL5 DCA for QCLK\nTable 198 — MR173 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL5 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL5 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL5 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL5 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 199 — MR174 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL5 \nVREFDQ sign\nDQL5 VREFDQ Offset\nDQL5 QBCLK \nSign\nRFU\nDQL5 DCA for QBCLK\nTable 200 — MR174 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL5 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL5 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL5 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "0B: positive (Default)\n  1B: negative\nDQL5 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL5 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 92\n3.5.95   MR181 (MA[7:0]=B5H) - DQL6 DCA for IBCLK and QCLK\n3.5.96   MR182 (MA[7:0]=B6H) - DQL6 DCA for QBCLK and DQL6 VrefDQ Offset\nTable 201 — MR181 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL6 IBCLK \nSign\nRFU\nDQL6 DCA for IBCLK\nDQL6 QCLK \nsign\nRFU\nDQL6 DCA for QCLK\nTable 202 — MR181 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL6 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL6 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL6 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL6 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 203 — MR182 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL6 \nVREFDQ sign\nDQL6 VREFDQ Offset\nDQL6 QBCLK \nSign\nRFU\nDQL6 DCA for QBCLK\nTable 204 — MR182 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL6 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL6 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL6 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL6 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 93\n3.5.97   MR189 (MA[7:0]=BDH) - DQL7 DCA for IBCLK and QCLK\n3.5.98   MR190 (MA[7:0]=BEH) - DQL7 DCA for QBCLK and DQL7 VrefDQ Offset\nTable 205 — MR189 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "[7:0]=BDH) - DQL7 DCA for IBCLK and QCLK\n3.5.98   MR190 (MA[7:0]=BEH) - DQL7 DCA for QBCLK and DQL7 VrefDQ Offset\nTable 205 — MR189 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL7 IBCLK \nSign\nRFU\nDQL7 DCA for IBCLK\nDQL7 QCLK \nsign\nRFU\nDQL7 DCA for QCLK\nTable 206 — MR189 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL7 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL7 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL7 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL7 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 207 — MR190 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL7 \nVREFDQ sign\nDQL7 VREFDQ Offset\nDQL7 QBCLK \nSign\nRFU\nDQL7 DCA for QBCLK\nTable 208 — MR190 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL7 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL7 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL7 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL7 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 94\n3.5.99   MR197 (MA[7:0]=C5H) - DQU0 DCA for IBCLK and QCLK\n3.5.100   MR198 (MA[7:0]=C6H) - DQU0 DCA for QBCLK and DQU0 VrefDQ Offset\nTable 209 — MR197 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU0 IBCLK \nSign\nRFU\nDQU0 DCA for IBCLK\nDQU0 QCLK \nsign\nRFU\nDQU0 DCA for QCLK\nTable 210 — MR197 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU0 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "7 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU0 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU0 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU0 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU0 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 211 — MR198 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU0 \nVREFDQ sign\nDQU0 VREFDQ Offset\nDQU0 QBCLK \nSign\nRFU\nDQU0 DCA for QBCLK\nTable 212 — MR198 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU0 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU0 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU0 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU0 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 95\n3.5.101   MR205 (MA[7:0]=CDH) - DQU1 DCA for IBCLK and QCLK\n3.5.102   MR206 (MA[7:0]=CEH) - DQU1 DCA for QBCLK and DQU1 VrefDQ Offset\nTable 213 — MR205 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU1 IBCLK \nSign\nRFU\nDQU1 DCA for IBCLK\nDQU1 QCLK \nsign\nRFU\nDQU1 DCA for QCLK\nTable 214 — MR205 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU1 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU1 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU1 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU1 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 215 — MR206 Register Information",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "e (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU1 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 215 — MR206 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU1 \nVREFDQ sign\nDQU1 VREFDQ Offset\nDQU1 QBCLK \nSign\nRFU\nDQU1 DCA for QBCLK\nTable 216 — MR206 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU1 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU1 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU1 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU1 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 96\n3.5.103   MR213 (MA[7:0]=D5H) - DQU2 DCA for IBCLK and QCLK\n3.5.104   MR214 (MA[7:0]=D6H) - DQU2 DCA for QBCLK and DQU2 VrefDQ Offset\nTable 217 — MR213 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU2 IBCLK \nSign\nRFU\nDQU2 DCA for IBCLK\nDQU2 QCLK \nsign\nRFU\nDQU2 DCA for QCLK\nTable 218 — MR213 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU2 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU2 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU2 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU2 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 219 — MR214 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU2 \nVREFDQ sign\nDQU2 VREFDQ Offset\nDQU2 QBCLK \nSign\nRFU\nDQU2 DCA for QBCLK\nTable 220 — MR214 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU2 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "RFU\nDQU2 DCA for QBCLK\nTable 220 — MR214 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU2 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU2 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU2 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU2 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 97\n3.5.105   MR221 (MA[7:0]=DDH) - DQU3 DCA for IBCLK and QCLK\n3.5.106   MR222 (MA[7:0]=DEH) - DQU3 DCA for QBCLK and DQU3 VrefDQ Offset\nTable 221 — MR221 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU3 IBCLK \nSign\nRFU\nDQU3 DCA for IBCLK\nDQU3 QCLK \nsign\nRFU\nDQU3 DCA for QCLK\nTable 222 — MR221 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU3 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU3 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU3 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU3 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 223 — MR222 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU3 \nVREFDQ sign\nDQU3 VREFDQ Offset\nDQU3 QBCLK \nSign\nRFU\nDQU3 DCA for QBCLK\nTable 224 — MR222 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU3 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU3 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU3 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "0B: positive (Default)\n  1B: negative\nDQU3 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU3 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 98\n3.5.107   MR229 (MA[7:0]=E5H) - DQU4 DCA for IBCLK and QCLK\n3.5.108   MR230 (MA[7:0]=E6H) - DQU4 DCA for QBCLK and DQU4 VrefDQ Offset\nTable 225 — MR229 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU4 IBCLK \nSign\nRFU\nDQU4 DCA for IBCLK\nDQU4 QCLK \nsign\nRFU\nDQU4 DCA for QCLK\nTable 226 — MR229 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU4 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU4 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU4 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU4 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 227 — MR230 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU4 \nVREFDQ sign\nDQU4 VREFDQ Offset\nDQU4 QBCLK \nSign\nRFU\nDQU4 DCA for QBCLK\nTable 228 — MR230 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU4 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU4 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU4 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU4 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 99\n3.5.109   MR237 (MA[7:0]=EDH) - DQU5 DCA for IBCLK and QCLK\n3.5.110   MR238 (MA[7:0]=EEH) - DQU5 DCA for QBCLK and DQU5 VrefDQ Offset\nTable 229 — MR237 Register Information",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "C Standard No. 79-5\nPage 99\n3.5.109   MR237 (MA[7:0]=EDH) - DQU5 DCA for IBCLK and QCLK\n3.5.110   MR238 (MA[7:0]=EEH) - DQU5 DCA for QBCLK and DQU5 VrefDQ Offset\nTable 229 — MR237 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU5 IBCLK \nSign\nRFU\nDQU5 DCA for IBCLK\nDQU5 QCLK \nsign\nRFU\nDQU5 DCA for QCLK\nTable 230 — MR237 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU5 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU5 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU5 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU5 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 231 — MR238 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU5 \nVREFDQ sign\nDQU5 VREFDQ Offset\nDQU5 QBCLK \nSign\nRFU\nDQU5 DCA for QBCLK\nTable 232 — MR238 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU5 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU5 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU5 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU5 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 100\n3.5.111   MR245 (MA[7:0]=F5H) - DQU6 DCA for IBCLK and QCLK\n3.5.112   MR246 (MA[7:0]=F6H) - DQU6 DCA for QBCLK and DQU6 VrefDQ Offset\nTable 233 — MR245 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU6 IBCLK \nSign\nRFU\nDQU6 DCA for IBCLK\nDQU6 QCLK \nsign\nRFU\nDQU6 DCA for QCLK\nTable 234 — MR245 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU6 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "gn\nRFU\nDQU6 DCA for QCLK\nTable 234 — MR245 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU6 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU6 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU6 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU6 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 235 — MR246 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU6 \nVREFDQ sign\nDQU6 VREFDQ Offset\nDQU6 QBCLK \nSign\nRFU\nDQU6 DCA for QBCLK\nTable 236 — MR246 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU6 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU6 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU6 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU6 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 101\n3.5.113   MR253 (MA[7:0]=FDH) - DQU7 DCA for IBCLK and QCLK\n3.5.114   MR254 (MA[7:0]=FEH) - DQU7 DCA for QBCLK and DQU7 VrefDQ Offset\nTable 237 — MR253 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU7 IBCLK \nSign\nRFU\nDQU7 DCA for IBCLK\nDQU7 QCLK \nsign\nRFU\nDQU7 DCA for QCLK\nTable 238 — MR253 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU7 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU7 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU7 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU7 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "QU7 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU7 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 239 — MR254 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU7 \nVREFDQ sign\nDQU7 VREFDQ Offset\nDQU7 QBCLK \nSign\nRFU\nDQU7 DCA for QBCLK\nTable 240 — MR254 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU7 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU7 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU7 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU7 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 102\n3.5.115   Undefined Mode Registers Spaced in DFE, per bit DCA, and per bit\nVrefDQ Sections\nThere are currently no plans to utilize these MR addresses.\nJEDEC Standard No. 79-5\nPage 103\n4\nDDR5 SDRAM Command Description and Operation\n4.1\nCommand Truth Table\n•\nNotes 1, 2 & 14 apply to the entire Command truth table\n•\nTo improve command decode time, the table has been optimized to orient all 1-cycle commands together and all \n2-cycle commands together; allowing CA1 to be used to identify the difference between a 1-cycle and a 2-cycle \ncommand.\n[BG=Bank Group Address, BA=Bank Address, R=Row Address, C=Column Address, MRA=Mode \nRegister Address, OP=Op Code, CID=Chip ID, DDPID=Dual Die Package ID, CW=Control Word, \nX=Don’t Care, V=Valid].\n  \nTable 241 — Command Truth Table\nFunction \nAbbrevia-\ntion\nCS_n\nNOTES\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13\nActivate\nACT\nL\nL\nL\nR0\nR1\nR2\nR3\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPID 11,17,20,21,\n23,24\nH\nR4\nR5\nR6\nR7\nR8\nR9\nR10\nR11\nR12\nR13\nR14\nR15\nR16\nCID3/\nR17\nRFU\nRFU\nL\nH\nL\nL\nL\nL\nV\nV\nV\nV\nV\nV\nV\nV\nV\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "L\nR0\nR1\nR2\nR3\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPID 11,17,20,21,\n23,24\nH\nR4\nR5\nR6\nR7\nR8\nR9\nR10\nR11\nR12\nR13\nR14\nR15\nR16\nCID3/\nR17\nRFU\nRFU\nL\nH\nL\nL\nL\nL\nV\nV\nV\nV\nV\nV\nV\nV\nV\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nRFU\nRFU\nL\nH\nL\nL\nL\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nWrite Pattern \nWRP\nL\nH\nL\nL\nH\nL\nH\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPID 11,15,18,19,\n20,21,23,24\nH\nV\nC3\nC4\nC5\nC6\nC7\nC8\nC9\nC10\nV\nH\nH\nV\nCID3\nWrite Pattern w/ Auto \nPrecharge\nWRPA\nL\nH\nL\nL\nH\nL\nH\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPID 11,15,18,19,\n20,21,23,24\nH\nV\nC3\nC4\nC5\nC6\nC7\nC8\nC9\nC10\nV\nAP=L\nH\nV\nCID3\nRFU\nRFU\nL\nH\nL\nL\nH\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nMode Register Write\nMRW\nL\nH\nL\nH\nL\nL\nMRA0 MRA1 MRA2 MRA3 MRA4 MRA5 MRA6 MRA7\nV/\nDDPID 8,11,13,20, \n22,23,24\nH\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nV\nV\nCW\nV\nV\nV\nMode Register Read\nMRR\nL\nH\nL\nH\nL\nH\nMRA0 MRA1 MRA2 MRA3 MRA4 MRA5 MRA6 MRA7\nV/\nDDPID 8,13,20,22, \n23,24,25,26\nH\nL\nL\nV\nV\nV\nV\nV\nV\nV\nV\nCW\nV\nV\nV\nWrite\nWR\nL\nH\nL\nH\nH\nL\nBL*=L\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPID 8,12,15,19, \n20,21,23,24\nH\nV\nC3\nC4\nC5\nC6\nC7\nC8\nC9\nC10\nV\nH\nWR_ \nPartial=L\nV\nCID3\nWrite w/Auto Precharge\nWRA\nL\nH\nL\nH\nH\nL\nBL*=L\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPID 8,12,15,19, \n20,21,23,24\nH\nV\nC3\nC4\nC5\nC6\nC7\nC8\nC9\nC10\nV\nAP=L\nWR_ \nPartial=L\nV\nCID3\nRead\nRD\nL\nH\nL\nH\nH\nH\nBL*=L\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPID 8,15,19,20, \n21,23,24\nH\nC2\nC3\nC4\nC5\nC6\nC7\nC8\nC9\nC10\nV\nH\nV\nV\nCID3\nRead w/Auto Precharge\nRDA\nL\nH\nL\nH\nH\nH\nBL*=L\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPID 8,15,19,20, \n21,23,24\nH\nC2\nC3\nC4\nC5\nC6\nC7\nC8\nC9\nC10\nV\nAP=L\nV\nV\nCID3\nVrefCA Command\nVrefCA\nL\nH\nH\nL\nL\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nL\nV/\nDDPID\n22,23,24\nVrefCS Command\nVrefCS\nL\nH\nH\nL\nL\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nH\nV/\nDDPID\n22,23,24\nRefresh All\nREFab\nL\nH\nH\nL\nL\nH\nCID3\nV\nV\nV or \nRIR\nH\nL\nCID0\nCID1\nCID2/\nDDPID\n3,21,23,24, \n27, 28\nRefresh Management \nAll\nRFMab\nL\nH\nH\nL\nL\nH\nCID3\nV\nV\nV\nL\nL\nCID0\nCID1\nCID2/\nDDPID\n3,20,21,23, \n24",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "D\n22,23,24\nRefresh All\nREFab\nL\nH\nH\nL\nL\nH\nCID3\nV\nV\nV or \nRIR\nH\nL\nCID0\nCID1\nCID2/\nDDPID\n3,21,23,24, \n27, 28\nRefresh Management \nAll\nRFMab\nL\nH\nH\nL\nL\nH\nCID3\nV\nV\nV\nL\nL\nCID0\nCID1\nCID2/\nDDPID\n3,20,21,23, \n24\nRefresh Same Bank\nREFsb\nL\nH\nH\nL\nL\nH\nCID3\nBA0\nBA1\nV or \nRIR\nH\nH\nCID0\nCID1\nCID2/\nDDPID\n4,20,21,23, \n24,27, 28\nRefresh Management \nSame Bank\nRFMsb\nL\nH\nH\nL\nL\nH\nCID3\nBA0\nBA1\nV\nL\nH\nCID0\nCID1\nCID2/\nDDPID\n4,20,21,23, \n24\nPrecharge All\nPREab\nL\nH\nH\nL\nH\nL\nCID3\nV\nV\nV\nV\nL\nCID0\nCID1\nCID2/\nDDPID\n5,20,21,23, \n24\nPrecharge Same Bank\nPREsb\nL\nH\nH\nL\nH\nL\nCID3\nBA0\nBA1\nV\nV\nH\nCID0\nCID1\nCID2/\nDDPID\n6,20,21,23, \n24\nJEDEC Standard No. 79-5\nPage 104\nPrecharge \nPREpb\nL\nH\nH\nL\nH\nH\nCID3\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPID\n7,20,21,23, \n24\nRFU\nRFU\nL\nH\nH\nH\nL\nL\nV\nV\nV\nV\nV\nV\nV\nV\nV\nSelf Refresh Entry\nSRE\nL\nH\nH\nH\nL\nH\nV\nV\nV\nV\nH\nL\nV\nV\nV\n9\nSelf Refresh Entry w/\nFrequency Change\nSREF\nL\nH\nH\nH\nL\nH\nV\nV\nV\nV\nL\nL\nV\nV\nV\n9\nPower Down Entry\nPDE\nL\nH\nH\nH\nL\nH\nV\nV\nV\nV\nV\nH\nODT=L\nV\nV\n10,16\nMPC\nMPC\nL\nH\nH\nH\nH\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nV/\nDDPID 20,22,23,24\nNOP\nNOP\nL\nH\nH\nH\nH\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nPower Down Exit\nPDX\nL\nH\nH\nH\nH\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nDeselect\nDES\nH\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "MPC\nL\nH\nH\nH\nH\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nV/\nDDPID 20,22,23,24\nNOP\nNOP\nL\nH\nH\nH\nH\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nPower Down Exit\nPDX\nL\nH\nH\nH\nH\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nDeselect\nDES\nH\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nNOTE 1\nV means H or L (a defined logic level). X means don't care in which case the signal may be floated.\nNOTE 2\nBank group addresses BG[2:0] and Bank addresses BA[1:0] determine which bank is to be operated upon in a specific bank group.\nNOTE 3\nThe Refresh All and Refresh Management All commands are applied to all banks in all bank groups. CA6 and CA7 are required to be valid (“V”)\nNOTE 4\nThe Refresh Same Bank and Refresh Management Same Bank commands refresh the same bank in all bank group bits. The bank bits, BA0 and BA1 on \nCA6 and CA7, respectively, specify the bank within each bank group.\nNOTE 5\nThe Precharge All command applies to all open banks in all bank groups.\nNOTE 6\nThe Precharge Same Bank command applies to the same bank in all bank groups. The bank bits specify the bank within each bank group.\nNOTE 7\nThe Precharge command applies to a single bank as specified by bank address and bank group bits. \nNOTE 8\nCS_n=LOW during the 2nd cycle of a two cycle command controls ODT in non-target ranks for WR, RD and MRR commands. \nNOTE 9\nThe SRE command places the DRAM in self refresh state\nNOTE 10\nThe PDE command places the DRAM in power down state\nNOTE 11\nTwo cycle commands with no ODT control (ACT, MRW, WRP). DRAM does not execute the command if it receives CS as LOW on 2nd cycle. \nNOTE 12\nWR command with WR_partial = Low indicates a partial write command. This is to help DRAM start an internal read for 'read modify write'.\nNOTE 13\nIf CW=Low during the MRW command then DRAM should execute the command, Mode Register will be written. If CW=HIGH then DRAM ignores the \nMRW command, and the Mode Register is not changed. During MRR commands the DRAM ignores the value of the CW bit, MRR will be executed if \nCW=Low or CW=High.\nNOTE 14\nCID[3:0] bits are used for 3DS stacking support.\nNOTE 15\nIf CA5:BL*=L, the command places the DRAM into the alternate Burst mode described by MR0[1:0] instead of the default Burst Length 16 mode.\nNOTE 16\nODT=L is defined to allow On Die Termination (ODT) to persist when the device is in Power Down Mode. \nNOTE 17\nCID3/R17 is a multi-mode pin allowing for either 16H 3DS stacking with the CID3 bit usage or R17 for high bit density monolithic usage. These usages \nare mutually exclusive. \nNOTE 18\nWrite Pattern only supports BL16 and BL32. \nNOTE 19\nWhen CID3 is not used, its CA decode is VALID.\nNOTE 20\nIn the case of a DRAM where the density or stacking doesn't require CA[13] the ball location for that function (considering the state of MIR) shall be \nconnected to VDDQ, and the DRAM shall decode CA[13]=L so that the proper selection of die and RA is provided.\nNOTE 21\nCID2/DDPID is a multi-mode pin allowing for either 3DS stacking with CID2 or DDP packaging with DDPID. Use of 3DS and DDP are mutually \nexclusive.\nNOTE 22\nV/DDPID is a multi-mode pin where the DDPID is used for DDP packages only.\nNOTE 23\nAny command using DDPID shall issue a NOP to non-selected device.\nNOTE 24\nNT-ODT behavior is not influenced by DDPIP value\nNOTE 25\nCA[0:1] =[L:L] on the second cycle for burst ordering. \nNOTE 26\nWhen host issue MRR with CRC enabled, data comes out with CRC bit. \nNOTE 27\nIf the Refresh Management Required bit is “0” (MR58 OP[0]=0), CA9 is only required to be valid (“V”).\nNOTE 28\nIf the Refresh Interval Rate indicator bit is disabled (MR4:OP[3]=0), CA8 is only required to be valid (“V”). If the Refresh Interval Rate indicator bit is \nenabled (MR4:OP[3]=1), the host will set CA8=H for REF commands issued at the 1x refresh interval rate and CA8=L for REF commands issued at the \n2x refresh interval rate.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "terval Rate indicator bit is \nenabled (MR4:OP[3]=1), the host will set CA8=H for REF commands issued at the 1x refresh interval rate and CA8=L for REF commands issued at the \n2x refresh interval rate.\nTable 241 — Command Truth Table (Cont’d)\nFunction \nAbbrevia-\ntion\nCS_n\nNOTES\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13\nJEDEC Standard No. 79-5\nPage 105\n4.2\nBurst Length, Type and Order\nAccesses within a given burst is currently limited to only sequential, interleaved is not supported. The \nordering of accesses within a burst is determined by the burst length and the starting column address as \nshown in Table 242. The burst length is defined by bits OP[1:0] of Mode Register MR0. Burst length \noptions include BC8 OTF, BL16, BL32 (optional) and BL32 OTF.\n4.2.1   Burst Type and Burst Order for Optional BL32 Mode\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 \ndevices only.\nTable 242 — Burst Type and Burst Order for Read\nBurst \nType\nC3\nC2\nC1\nC0\nRead Burst Cycle and Burst Address Sequence\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n0\n0\nV\nV\n0\n1\n2\n3\n4\n5\n6\n7\nT\nT\nT\nT\nT\nT\nT\nT\n0\n1\nV\nV\n4\n5\n6\n7\n0\n1\n2\n3\nT\nT\nT\nT\nT\nT\nT\nT\n1\n0\nV\nV\n8\n9\nA\nB\nC\nD\nE\nF\nT\nT\nT\nT\nT\nT\nT\nT\n1\n1\nV\nV\nC\nD\nE\nF\n8\n9\nA\nB\nT\nT\nT\nT\nT\nT\nT\nT\n0\n0\nV\nV\n0\n1\n2\n3\n4\n5\n6\n7\n8\n9\nA\nB\nC\nD\nE\nF\n0\n1\nV\nV\n4\n5\n6\n7\n0\n1\n2\n3\nC\nD\nE\nF\n8\n9\nA\nB\n1\n0\nV\nV\n8\n9\nA\nB\nC\nD\nE\nF\n0\n1\n2\n3\n4\n5\n6\n7\n1\n1\nV\nV\nC\nD\nE\nF\n8\n9\nA\nB\n4\n5\n6\n7\n0\n1\n2\n3\nTable 243 — Burst Type and Burst Order for Write\nBurst \nType\nC3\nC2\nC1\nC0\nWrite Burst Cycle and Burst Address Sequence\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n0\nV\nV\nV\n0\n1\n2\n3\n4\n5\n6\n7\nX\nX\nX\nX\nX\nX\nX\nX\n1\nV\nV\nV\n8\n9\nA\nB\nC\nD\nE\nF\nX\nX\nX\nX\nX\nX\nX\nX\nBL16\nSEQ\nV\nV\nV\nV\n0\n1\n2\n3\n4\n5\n6\n7\n8\n9\nA\nB\nC\nD\nE\nF\nNOTE 1\nT: Output driver for data and strobes are in high impedance. \nNOTE 2\nV: A valid logic level (0 or 1), but respective buffer input ignores level on input pins. \nNOTE 3\nX: Don’t Care.\nTable 244 — Burst Type and Burst Order for Read BL32\nRead Burst Cycle and Burst Address Sequence",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "d logic level (0 or 1), but respective buffer input ignores level on input pins. \nNOTE 3\nX: Don’t Care.\nTable 244 — Burst Type and Burst Order for Read BL32\nRead Burst Cycle and Burst Address Sequence\n1-4\n5-8\n9-12\n13-16\n17-20\n21-24\n25-28\n29-32\n0\n0\n0\nV\nV\n0-3\n4-7\n8-B\nC-F\n10-13\n14-17\n18-1B\n1C-1F\n0\n0\n1\nV\nV\n4-7\n0-3\nC-F\n8-B\n14-17\n10-13\n1C-1F\n18-1B\n0\n1\n0\nV\nV\n8-B\nC-F\n0-3\n4-7\n18-1B\n1C-1F\n10-13\n14-17\n0\n1\n1\nV\nV\nC-F\n8-B\n4-7\n0-3\n1C-1F\n18-1B\n14-17\n10-13\n1\n0\n0\nV\nV\n10-13\n14-17\n18-1B\n1C-1F\n0-3\n4-7\n8-B\nC-F\n1\n0\n1\nV\nV\n14-17\n10-13\n1C-1F\n18-1B\n4-7\n0-3\nC-F\n8-B\n1\n1\n0\nV\nV\n18-1B\n1C-1F\n10-13\n14-17\n8-B\nC-F\n0-3\n4-7\n1\n1\n1\nV\nV\n1C-1F\n18-1B\n14-17\n10-13\nC-F\n8-B\n4-7\n0-3\nBL16     in     \nBL32 OTF\n0\n0\n0\nV\nV\n0-3\n4-7\n8-B\nC-F\nX\nX\nX\nX\n0\n0\n1\nV\nV\n4-7\n0-3\nC-F\n8-B\nX\nX\nX\nX\n0\n1\n0\nV\nV\n8-B\nC-F\n0-3\n4-7\nX\nX\nX\nX\n0\n1\n1\nV\nV\nC-F\n8-B\n4-7\n0-3\nX\nX\nX\nX\n1\n0\n0\nV\nV\n10-13\n14-17\n18-1B\n1C-1F\nX\nX\nX\nX\n1\n0\n1\nV\nV\n14-17\n10-13\n1C-1F\n18-1B\nX\nX\nX\nX\n1\n1\n0\nV\nV\n18-1B\n1C-1F\n10-13\n14-17\nX\nX\nX\nX\n1\n1\n1\nV\nV\n1C-1F\n18-1B\n14-17\n10-13\nX\nX\nX\nX\nJEDEC Standard No. 79-5\nPage 106\n4.2.1   Burst Type and Burst Order for Optional BL32 Mode (Cont’d)\n4.3\nPrecharge Command\nThe PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all \nbanks. The bank(s) shall be available for a subsequent row activation a specified time (tRP) after the \nPRECHARGE command is issued. Once a bank has been precharged, it is in the idle state and must be \nactivated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command \nis allowed if there is no open row in that bank (idle state) or if the previously open row is already in the \nprocess of precharging. However, the precharge period shall be determined by the last PRECHARGE \ncommand issued to the bank.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "in that bank (idle state) or if the previously open row is already in the \nprocess of precharging. However, the precharge period shall be determined by the last PRECHARGE \ncommand issued to the bank.\nIf CA10 on the 2nd pulse of a Read or Write command is LOW, (shown as AP=L in Table 241) then the \nauto-precharge function is engaged. This feature allows the precharge operation to be partially or \ncompletely hidden during burst read cycles (dependent upon CAS latency) thus improving system \nperformance for random data access. The RAS lockout circuit internally delays the precharge operation \nuntil the array restore operation has been completed (tRAS satisfied) so that the auto precharge command \nmay be issued with any read. Auto-precharge is also implemented during Write commands. The precharge \noperation engaged by the Auto precharge command shall not begin until the last data of the burst write \nsequence is properly stored in the memory array. The bank shall be available for a subsequent row \nactivation a specified time (tRP) after hidden PRECHARGE command (AutoPrecharge) is issued to that \nbank.\nThe precharge to precharge delay is defined by tPPD in the core timing tables. tPPD applies to any \ncombination of precharge commands (PREab, PREsb, PREpb). tPPD also applies to any combination of \nprecharge commands to a different die in a 3DS DDR5 SDRAM.\n4.3.1    Precharge Command Modes\nDDR5 supports three different types of precharge commands: Precharge, Precharge All and Precharge \nSame Bank\nThe Precharge Command (PREpb) applies precharge to a specific bank defined by BA[1:0] {if applicable} \nin a specific bank group defined by BG[2:0], while a Precharge All (PREab) applies precharge to all banks \nin all bank groups and a Precharge Same Bank (PREsb) applies precharge to a specific bank defined by \nBA[1:0] in all bank groups. In the case of a 3DS DDR5 SDRAM device, CID[3:0] shall also be selected to \nidentify the target die.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "arge Same Bank (PREsb) applies precharge to a specific bank defined by \nBA[1:0] in all bank groups. In the case of a 3DS DDR5 SDRAM device, CID[3:0] shall also be selected to \nidentify the target die.\nTable 246 shows the different encodes for PREpb, PREab and PREsb.\nTable 245 — Burst Type and Burst Order for Write BL32\nBurst \nType\nC10\nC3\nC2\nC1\nC0\nWrite Burst Cycle and Burst Address Sequence\n1-8\n9-16\n17-24\n25-32\n0\nV\nV\nV\nV\n0-7\n8-F\n17-24\n25-32\nBL16     in \nBL32 OTF\n0\nV\nV\nV\nV\n0-7\n8-F\nX\nX\n1\nV\nV\nV\nV\n10-17\n18-1F\nX\nX\nNOTE 1\nIn case of BL16 in BL32 OTF mode by setting MR0[OP1:0=11], the internal write operation starts eight cycles earlier than for BL32 mode. This means that \nthe starting point for tWR and tWTR shall be pulled in by eight clocks. \nNOTE 2\nT: Output driver for data and strobes are in high impedance. \nNOTE 3\nV: A valid logic level (0 or 1), but respective buffer input ignores level on input pins. \nNOTE 4\nX: Don’t Care.\nJEDEC Standard No. 79-5\nPage 107\n4.3.1   Precharge Command Modes (Cont’d)\n4.4\nProgrammable Preamble & Postamble\nDDR5 shall support programmable preambles and postambles.\n4.4.1    Read Preamble & Postamble\nDDR5 supports a programmable read preamble & postamble. \nRead Preamble is configured as 1tCK, 2tCK (two unique modes), 3tCK and 4tCK via MR8:OP[2:0].\nRead Postamble is configured as 0.5tCK or 1.5tCK via MR8:OP[6]\nNote that DQS shall have an option to drive early by x-tCK to accommodate different HOST receiver \ndesigns as controlled by the Read DQS Offset in MR40:OP[2:0].\nFigure 9 — Example of Read Preamble Modes (Default) w/0.5 tCK Postamble\nTable 246 — Precharge Encodings\nFunction \nAbbrevia-\ntion\nNOTES\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13\nPrecharge All\nPREab\nL\nH\nH\nL\nH\nL\nCID3\nV\nV\nV\nV\nL\nCID0\nCID1\nCID2/\nDDPI\nD\nPrecharge Same Bank PREsb\nL\nH\nH\nL\nH\nL\nCID3\nBA0\nBA1\nV\nV\nH\nCID0\nCID1\nCID2/\nDDPI\nD\nPrecharge \nPREpb\nL\nH\nH\nL\nH\nH\nCID3\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPI\nD\nNOTE\nSee Table 241 for details",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "CID2/\nDDPI\nD\nPrecharge Same Bank PREsb\nL\nH\nH\nL\nH\nL\nCID3\nBA0\nBA1\nV\nV\nH\nCID0\nCID1\nCID2/\nDDPI\nD\nPrecharge \nPREpb\nL\nH\nH\nL\nH\nH\nCID3\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPI\nD\nNOTE\nSee Table 241 for details\nTable 247 — Read Preamble & Postamble\nFunction\nRegister\nType\nOperand\nData\nRead Preamble Settings\nR/W\nOP[2:0]\n000B: 1 tCK - 10 Pattern\n001B: 2 tCK - 0010 Pattern\n010B: 2 tCK - 1110 Pattern (DDR4 Style)\n011B: 3 tCK - 000010 Pattern\n100B: 4 tCK - 00001010 Pattern\n101B: Reserved\n110B: Reserved\n111B: Reserved\nD0\nD4\nD5\nD3\nD2\nD1\nD6\nD10 D11\nD9\nD8\nD7\nD12\nD15\nD14\nD13\n1 tCK Preamble:\n10 Pattern - MR8:OP[2:0]=000b\n3 tCK Preamble: \n000010 Pattern - MR8:OP[2:0]=011b\n4 tCK Preamble: \n00001010 Pattern - MR8:OP[2:0]=100b\n2 tCK Preamble:\n0010 Pattern - MR8:OP[2:0]=001b\nDQS_t,\nDQS_c\nDDR4 Style Option\n1110 Pattern - MR8:OP[2:0]=010b\nJEDEC Standard No. 79-5\nPage 108\n4.4.1   Read Preamble & Postamble (Cont’d)\nFigure 10 — Example of Read Preamble Modes (Default) & w/1.5 tCK Postamble\nFigure 11 — Example of Read Preamble Modes w/ 3tCK DQS offset & w/1.5 tCK Postamble\n4.4.2  Write Preamble & Postamble\nDDR5 supports a programmable write preamble & postamble. \nWrite Preamble is configured as 2tCK, 3tCK and 4tCK via MR8:OP[4:3]\nWrite Postamble is configured as 0.5tCK or 1.5tCK via MR8:OP[7]\nFigure 12 — Example of Write Preamble Modes (Default) w/0.5tCK Postamble\nD2\nD1\nD6\nD10 D11\nD9\nD8\nD7\nD12\nD15\nD14\nD13\n1 tCK Preamble:\n10 Pattern - MR8:OP[2:0]=000b\n3 tCK Preamble: \n000010 Pattern - MR8:OP[2:0]=011b\n4 tCK Preamble: \n00001010 Pattern - MR8:OP[2:0]=100b\n2 tCK Preamble:\n0010 Pattern - MR8:OP[2:0]=001b\nDDR4 Style Option\n1110 Pattern - MR8:OP[2:0]=010b\nRead DQS Offset\nMR40:OP[2:0]\n3 tCK Offset Example\nD2\nD1\nD6\nD10 D11\nD9\nD8\nD7\nD12\nD15\nD14\nD13\n1 tCK Preamble:\n10 Pattern - MR8:OP[2:0]=000b\n3 tCK Preamble: \n000010 Pattern - MR8:OP[2:0]=011b\n4 tCK Preamble: \n00001010 Pattern - MR8:OP[2:0]=100b\n2 tCK Preamble:\n0010 Pattern - MR8:OP[2:0]=001b\nDDR4 Style Option\n1110 Pattern - MR8:OP[2:0]=010b",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "tCK Preamble: \n000010 Pattern - MR8:OP[2:0]=011b\n4 tCK Preamble: \n00001010 Pattern - MR8:OP[2:0]=100b\n2 tCK Preamble:\n0010 Pattern - MR8:OP[2:0]=001b\nDDR4 Style Option\n1110 Pattern - MR8:OP[2:0]=010b\n2 tCK Preamble\nw/ 0.5 tCK Postamble\n3 tCK Preamble \nw/ 0.5 tCK Postamble\n4 tCK Preamble \nw/ 0.5 tCK Postamble\nDQS_t,\nDQS_c\nD0\nD4\nD5\nD3\nD2\nD1\nD6\nD10 D11\nD9\nD8\nD7\nD12\nD15\nD14\nD13\nJEDEC Standard No. 79-5\nPage 109\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.4.2   Write Preamble & Postamble (Cont’d)\nFigure 13 — Example of Write Preamble Modes (Default) w/1.5tCK Postamble\n4.4.3  Write Preamble Timings\nDuring Write operations, input receiver aligns the strobe with DQ according to the preamble settings, and \nstrobe should meet timing requirements (tDQSH_pre, tDQSL_pre) to guarantee enough timing margin by \nsetting the window for strobe during Write preamble time frame. This timing requirement is applied to all \nconfigurations of Write preamble set by MR8 OP[4:3], which is   2tCK, 3tCK, and 4tCK Write preamble, \nfor Write to Write operations as well as normal Write operations.\nNOTE 1\nBL=16, 4tCK Preamble\nNOTE 2\ntDQSH_pre and tDQSL_pre are shown, and it applies to all toggles during preamble.\nNOTE 3\n2nd preamble during Write to Write operation will follow same requirement.\nFigure 14 — DQS Timing While Write Preamble\nTable 248 — Strobe Preamble Timing Parameters for DDR5 3200 to 8400\nDDR5 3200 ~ 4800\nDDR5 5200 ~ 6400\nDDR5 6800 ~ 8400\nUnit\nmin\nmax\nmin\nmax\nmin\nmax\nStrobe’s window of differentially \nhigh during Write preamble \ntDQSH_pre\n0.45\n0.55\nTBD\nTBD\nTBD\nTBD\nnCK\nStrobe’s window of differentially \nlow during Write preamble\ntDQSL_pre\n0.45\n0.55\nTBD\nTBD\nTBD\nTBD\nnCK\n2 tCK Preamble\nw/ 1.5 tCK Postamble\n3 tCK Preamble \nw/ 1.5 tCK Postamble\n4 tCK Preamble \nw/ 1.5 tCK Postamble\nDQS_t,\nDQS_c",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "erentially \nlow during Write preamble\ntDQSL_pre\n0.45\n0.55\nTBD\nTBD\nTBD\nTBD\nnCK\n2 tCK Preamble\nw/ 1.5 tCK Postamble\n3 tCK Preamble \nw/ 1.5 tCK Postamble\n4 tCK Preamble \nw/ 1.5 tCK Postamble\nDQS_t,\nDQS_c\nD0\nD4\nD5\nD3\nD2\nD1\nD6\nD10 D11\nD9\nD8\nD7\nD12\nD15\nD14\nD13\nD0\nD1\nD2\nD14 D15\nD13\nJEDEC Standard No. 79-5\nPage 110\nThe DQS strobe for the device requires a preamble prior to the first latching edge (the rising edge of \nDQS_t with data valid), and it requires a postamble after the last latching edge. The preamble and \npostamble options are set via Mode Register Write commands. Additionally, the postamble and preamble \nconfigured size shall NOT force the HOST to add command gaps in the command interval just to satisfy \npostamble or preamble settings. (i.e., Preamble=4tCK + Postamble=1.5tCK shall not force tCCD+5).\n4.5.1   Read Interamble Timing Diagrams\nIn Read to Read operations with tCCD=BL/2, postamble for 1st command and preamble for 2nd command \nshall disappear to create consecutive DQS latching edge for seamless burst operations.\nIn the case of Read to Read operations with command interval of tCCD+1, tCCD+2, etc., if the postamble \nand preambles overlap, the toggles take precedence over static preambles.\nFigure 15 — Example of Seamless Reads Operation: tCCD=Min\nFigure 16 — Example of Consecutive Reads Operation: tCCD=Min+1\nFigure 17 — Example of Consecutive Reads Operation: tCCD=Min+2\nD1\nD2 D13 D14 D15 D0\nD1\nD2 D13 D14 D15\nPost = 0.5, Pre = 1, 2, 3, 4\nPost = 1.5, Pre = 1, 2, 3, 4\nPre = 1\nshown\nPost = 0.5\nshown\nD1\nD2 D13 D14\nD1\nD2 D13 D14 D15\nD15\nD0\nD1\nD2\nD13 D14 D15\nD0\nD1\nD2\nD13 D14 D15\nPost=1.5, Pre=1, 2, 3, 4\nPre=2\nshown\nPostamble touches Preamble\nPost=0.5, Pre=3\nPostamble overlaps Preamble by 1\nFull postamble, shortened preamble\nPost=0.5, Pre=4\nPostamble overlaps Preamble by 2\nFull postamble, preamble shortened by 2\nStrobes toggle in all cases\nPost=0.5, Pre=2\nDDR4 Style\nPostamble touches Preamble\nJEDEC Standard No. 79-5\nPage 111",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "t=0.5, Pre=4\nPostamble overlaps Preamble by 2\nFull postamble, preamble shortened by 2\nStrobes toggle in all cases\nPost=0.5, Pre=2\nDDR4 Style\nPostamble touches Preamble\nJEDEC Standard No. 79-5\nPage 111\n4.5.1   Read Interamble Timing Diagrams (Cont’d)\nFigure 18 — Example of Consecutive Reads Operation: tCCD=Min+3\nFigure 19 — Example of Consecutive Reads Operation: tCCD=Min+4\nFigure 20 — Example of Consecutive Reads Operation: tCCD=Min+5\nPreamble\nGap = 3CLK\nD1\nD2 D13 D14\nD1\nD2 D13 D14 D15\nD15\nPostamble overlaps preamble by 2\nFull postamble, preamble shortened\nPostamble overlaps preamble by 1\nFull postamble, preamble shortened\nPost = 1.5,\nPre = 2\n(DDR4 style)\nPostamble touches preamble\nPostamble touches preamble\nPost = 1.5,\nPre = 2\nPostamble overlaps preamble by 1\nFull postamble, preamble shortened\nPost = 0.5,\nPre = 2\n(DDR4 style)\nPostamble touches preamble\nD1\nD2 D13 D14\nD1\nD2 D13 D14 D15\nD15\nPostamble overlaps preamble by 1\nFull postamble, preamble shortened\nPost = 1.5,\nPre = 2\n(DDR4 style)\nPostamble touches preamble\nPostamble touches preamble\nPreamble\nGap = 5CLK\nD1\nD2 D13 D14\nD1\nD2 D13 D14 D15\nD15\nPostamble touches preamble\nJEDEC Standard No. 79-5\nPage 112\n4.5.2  Write Interamble Timing Diagrams\nIn Write to Write operations with tCCD=BL/2, postamble for 1st command and preamble for 2nd \ncommand shall disappear to create consecutive DQS latching edge for seamless burst operations. \nIn the case of Write to Write operations with command interval of tCCD+1, tCCD+2, etc., if the postamble \nand preambles overlap, the toggles take precedence over static preambles.\nFigure 21 — Example of Seamless Writes Operation: tCCD=Min\nFigure 22 — Example of Consecutive Writes Operation: tCCD=Min+1\nFigure 23 — Example of Consecutive Writes Operation: tCCD=Min+2\nFigure 24 — Example of Consecutive Writes Operation: tCCD=Min+3\nD1\nD2 D13 D14 D15 D0\nD1\nD2 D13 D14 D15\nPost = 0.5, Pre = 2, 3, 4\nPost = 1.5, Pre = 2, 3, 4\nPre = 2\nshown\nPost = 0.5\nshown\nD1\nD2 D13 D14\nD1\nD2 D13 D14 D15\nD15",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "f Consecutive Writes Operation: tCCD=Min+3\nD1\nD2 D13 D14 D15 D0\nD1\nD2 D13 D14 D15\nPost = 0.5, Pre = 2, 3, 4\nPost = 1.5, Pre = 2, 3, 4\nPre = 2\nshown\nPost = 0.5\nshown\nD1\nD2 D13 D14\nD1\nD2 D13 D14 D15\nD15\nPost = 1.5,\nPre = 2, 3\nD1\nD2 D13 D14\nD1\nD2 D13 D14 D15\nD15\nPostamble overlaps preamble by 2\nFull postamble, preamble shortened by 1 or 2\nPostamble overlaps preamble by 3\n4tCK preamble is TBD\nPostamble overlaps preamble by 2\nFull postamble, preamble shortened by 2\nPostamble overlaps preamble by 1\nFull postamble, preamble shortened\nPost = 0.5,\nPre = 2\nPostamble touches preamble\nPreamble\nGap = 3CLK\nD1\nD2 D13 D14\nD1\nD2 D13 D14 D15\nD15\nPostamble overlaps preamble by 2\nFull postamble, preamble shortened\nPostamble overlaps preamble by 1\nFull postamble, preamble shortened\nPostamble overlaps preamble by 1\nFull postamble, preamble shortened\nPostamble touches preamble\nPostamble touches preamble\nJEDEC Standard No. 79-5\nPage 113\n4.5.2   Write Interamble Timing Diagrams (Cont’d)\nFigure 25 — Example of Consecutive Writes Operation: tCCD=Min+4\nFigure 26 — Example of Consecutive Writes Operation: tCCD=Min+5\n4.6\nActivate Command\nThe ACTIVATE command is used to open (or activate) a row in a particular bank for a subsequent access. \nThe value on the BG[2:0] in X4/8 and BG[1:0] in X16 select the bankgroup; BA[1:0] inputs selects the \nbank within the bankgroup, and the address provided on the appropriate CA pins for R[17:0] to select the \nrow (see Table 249). In the case of a 3DS DDR5 SDRAM device, the CID[3:0] shall also be selected to \nidentify the correct die in the stack. This row remains active (or open) for accesses until a precharge \ncommand is issued to that bank or a precharge all command is issued. A bank must be precharged before \nopening a different row in the same bank.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "emains active (or open) for accesses until a precharge \ncommand is issued to that bank or a precharge all command is issued. A bank must be precharged before \nopening a different row in the same bank.\nBank-to-bank command timing for ACTIVATE commands uses two different timing parameters, \ndepending on whether the banks are in the same or different bank group. tRRD_S (short) is used for timing \nbetween banks located in different bank groups. tRRD_L (long) is used for timing between banks located \nin the same bank group. Consecutive ACTIVATE commands, allowed to be issued at tRRDmin, are \nrestricted to a maximum of four within the time period tFAW (four activate window).\nTable 249 — Activate Command (for Reference)\nFunction \nAbbrevi-\nation\nCS_n\nNOTES\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13\nActivate\nACT\nL\nL\nL\nR0\nR1\nR2\nR3\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPI\nD\nH\nR4\nR5\nR6\nR7\nR8\nR9\nR10\nR11\nR12\nR13\nR14\nR15\nR16\nCID3/\nR17\nNOTE\nSee Table 241 for details\nPreamble\nGap = 4CLK\nD1\nD2 D13 D14\nD1\nD2 D13 D14 D15\nD15\nPostamble overlaps preamble by 1\nFull postamble, preamble shortened\nPostamble touches preamble\nPostamble touches preamble\nPostamble touches preamble\nD0\nD0\nGap = 5CLK\nD1\nD2 D13 D14\nD1\nD2 D13 D14 D15\nD15\nJEDEC Standard No. 79-5\nPage 114\nThe Read Operation causes the DRAM to retrieve and output data stored in its array. The Read Operation \nis initiated by the Read Command during which the beginning column address and bank/group address for \nthe data to be retrieved from the array is provided. The data is driven by the DRAM on its DQ pins RL \n(CL) cycles after the Read Command along with the proper waveform on the DQS inputs. Read Latency \n(RL or CL) is defined from the Read command to data and is not affected by the Read DQS offset timing \n(MR40 OP[2:0]).",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "the Read Command along with the proper waveform on the DQS inputs. Read Latency \n(RL or CL) is defined from the Read command to data and is not affected by the Read DQS offset timing \n(MR40 OP[2:0]).\n4.7.1   Read Burst Operation \nDuring a READ or WRITE command, DDR5 shall support BC8, BL16, BL32 (optional) and BL32 OTF \n(optional) during the READ or WRITE. MR0[1:0] is used to select burst operation mode.\nNOTE 1\nBL=16, Preamble = 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nIn this example, Read DQS Offset Timing is set to 0 Clocks.\nFigure 27 — Read Burst Operation (BL16)\nNOTE 1\nBC=8, Preamble = 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nIn this example, Read DQS Offset Timing is set to 0 Clocks\nNOTE 4\nIn non-CRC mode, DQS_t and DQS_c stop toggling at the completion of the BC8 data bursts, plus the postamble.\nFigure 28 — Read Burst Operation (BC8)\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\nta+6 ta+7\nta+8\nta+9\nta+10\ntb+5\ntb+7\ntb+10 tb+11\nD0\nD1\nD2\nD14 D15\nD13\nta+5\ntb+12\ntb\ntb+1\ntb+2\ntb+3\ntb+8\ntb+9\ntb+4\ntb+6\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\nta+6 ta+7\nta+8\nta+9\nta+10\nta+16\ntb+1\ntb+4\ntb+5\nta+5\ntb+6\nta+11 ta+12 ta+13 ta+14\ntb+2\ntb+3\nta+15\ntb\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nJEDEC Standard No. 79-5\nPage 115\n4.7.1   Read Burst Operation (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ta+12 ta+13 ta+14\ntb+2\ntb+3\nta+15\ntb\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nJEDEC Standard No. 79-5\nPage 115\n4.7.1   Read Burst Operation (Cont’d)\nNOTE 1\nBL=16, Preamble = 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nTwo different examples are shown side by side, the top with the default setting for Read DQS Offset = 0 Clock, the lower with a 1 Clock \nsetting. In the lower case, the DQS is started 1 clock earlier than normal with respect to RL (CL).\nNOTE 4\nIn both cases, the Data does not move\nFigure 29 — Read to Read, Different Ranks Operation with Read DQS Offset Usage (BL16)\n4.7.2   Burst Read Operation Followed by a Precharge\nThe minimum external Read command to Precharge command spacing to the same bank is equal to tRTP \nwith tRTP being the Internal Read Command to Precharge Command Delay. Note that the minimum ACT \nto PRE timing, tRAS, must be satisfied as well. The minimum value for the Internal Read Command to \nPrecharge Command Delay is given by tRTP.min. A new bank active command may be issued to the same \nbank if the following two conditions are satisfied simultaneously:\n1\nThe minimum RAS precharge time (tRP.MIN) has been satisfied from the clock at which the precharge begins.\n2\nThe minimum RAS cycle time (tRC.MIN) from the previous bank activation has been satisfied.\nExamples of Read commands followed by Precharge are shown in Figure 30 and Figure 31.\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\nta+6 tb\ntb+1\ntb+2\ntb+3\ntd+2\nte\nte+3\nte+4\nta+5\nte+5\ntc\ntc+1\ntc+2\ntd\nte+1\nte+2\ntd+1\ntd+3\ntc+3\nREAD-0\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nCMD\nD0\nD1\nD2 D11 D12 D13 D14 D15\ntRPRE\ntRPST\ntRPRE\ntRPST\nRTT_NOM_RD\nRTT_PARK\nRTT_OFF\nMatched - Read DQS Offset Timing set to 0 Clock\nUnmatched - Read DQS Offset Timing set to 1 Clock",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "S\nDES\nDES\nDES\nDES\nCMD\nD0\nD1\nD2 D11 D12 D13 D14 D15\ntRPRE\ntRPST\ntRPRE\ntRPST\nRTT_NOM_RD\nRTT_PARK\nRTT_OFF\nMatched - Read DQS Offset Timing set to 0 Clock\nUnmatched - Read DQS Offset Timing set to 1 Clock\ntRPRE\ntRPST\nt RPRE\ntRPST\nDQS_c\nDQS_t\nD0\nD1\nD2\nD14 D15\nD13\nD0\nD1\nD2 D11 D12 D13 D14 D15\nRTT_NOM_RD\nRTT_PARK\nRTT_OFF\nD0\nD1\nD2\nD14 D15\nD13\nDQS_RTT_OFF\nRank 0 DQS\nRank 1 DQS\nRank 0 DQS\nRank 1 DQS\nJEDEC Standard No. 79-5\nPage 116\n4.7.2   Burst Read Operation Followed by a Precharge (Con’td)\nNOTE 1\nBL = 16, 1tCK Preamble, 1.5tCK Postamble\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nThe example assumes tRAS. MIN is satisfied at Precharge command time(ta+1) and that tRC. MIN is satisfied at the next Active \ncommand time(tc+2).\nFigure 30 — Read to Precharge with 1tCK Preamble\nNOTE 1\nBL = 16, 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble,\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nThe example assumes tRAS. MIN is satisfied at Precharge command time(ta+1) and that tRC. MIN is satisfied at the next Active \ncommand time(tc+2).\nFigure 31 — Read to Precharge with 2tCK Preamble\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb+1 tb+2\ntb+3\ntb+4\ntb+5\ntb+11\ntb+13\ntc+1\ntc+2\ntb\ntc+3\ntb+6 tb+7\ntb+8\ntb+9\ntc\ntb+10\ntb+12\nPRE\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nBA,BG\nCA,\nBL,AP\nBA,BG\nRA,\nBA,BG\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb+1 tb+2\ntb+3\ntb+4\ntb+5\ntb+11\ntb+13\ntc+1\ntc+2\ntb\ntc+3\ntb+6 tb+7\ntb+8\ntb+9\ntc\ntb+10\ntb+12\nPRE\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\ntRPRE\ntRPST\nDQ\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nBA,BG\nCA,\nBL,AP\nBA,BG\nJEDEC Standard No. 79-5\nPage 117\n4.7.2.1    CLK to Read DQS Timing Parameters",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "D11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\ntRPRE\ntRPST\nDQ\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nBA,BG\nCA,\nBL,AP\nBA,BG\nJEDEC Standard No. 79-5\nPage 117\n4.7.2.1    CLK to Read DQS Timing Parameters\nThe following parameters shall be defined for CK to read DQS timings.\nTable 250 — CLK to Read DQS Timing Parameters DDR5-3200 to DDR5-4800\nSpeed\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnits\nNote\nParameter\nSymbol\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDQS_t, DQS_c rising edge \noutput timing location from \nrising CK_t, CK_c\n tDQSCK -0.240\n0.240 -0.252 0.252 -0.270 0.270 -0.286\n0.286 -0.300 0.300\ntCK\n1,4,5\nDQS_t, DQS_c rising edge \noutput variance window\n tDQSCKi\n-\n0.410\n-\n0.430\n-\n0.460\n-\n0.475\n-\n0.490\ntCK\n2,3,4,5\nNOTE 1\nMeasured over full VDD and Temperature spec ranges.\nNOTE 2\nMeasured for a given DRAM part, and for each DQS_t/DQS_c pair in case of x16 (part variation is excluded).\nNOTE 3\nThese parameters are verified by design and characterization, and may not be subject to production test.\nNOTE 4\nAssume no jitter on input clock signals to the DRAM.\nNOTE 5\nRefer to Section 4.7.1 READ Burst Operation.\nTable 251 — CLK to Read DQS Timing Parameters DDR5-5200 to DDR5-6400\nSpeed\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnits\nNote\nParameter\nSymbol\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDQS_t, DQS_c rising edge \noutput timing location from \nrising CK_t, CK_c\n tDQSCK \nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\ntCK\n1,4,5\nDQS_t, DQS_c rising edge \noutput variance window\n tDQSCKi\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\ntCK\n2,3,4,5\nNOTE 1\nMeasured over full VDD and Temperature spec ranges.\nNOTE 2\nMeasured for a given DRAM part, and for each DQS_t/DQS_c pair in case of x16 (part variation is excluded).\nNOTE 3\nThese parameters are verified by design and characterization, and may not be subject to production test.\nNOTE 4\nAssume no jitter on input clock signals to the DRAM.\nNOTE 5\nRefer to Section 4.7.1 READ Burst Operation.\nJEDEC Standard No. 79-5\nPage 118",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "cterization, and may not be subject to production test.\nNOTE 4\nAssume no jitter on input clock signals to the DRAM.\nNOTE 5\nRefer to Section 4.7.1 READ Burst Operation.\nJEDEC Standard No. 79-5\nPage 118\n4.7.2.1   CLK to Read DQS Timing Parameters (Cont’d)\nFigure 32 — TDQSCK Timing Definition\nRising Strobe\nVariance\ntDQSCK,MIN\ntDQSCK,MAX\ntDQSCK,MIN\ntDQSCK,MAX\nRising Strobe\nVariance\nRising Strobe\nVariance\nRising Strobe\nVariance\nRising Strobe\nVariance\nRising Strobe\nVariance\nJEDEC Standard No. 79-5\nPage 119\n4.7.3  Read Burst Operation for Optional BL32 Mode\nThe following read timing diagrams cover write timings for fixed BL32 BL32 in BL32 OTF mode and \nBL16 in BL32 OTF mode for x4 devices only.\nIn these read timing diagrams, for clarity of illustration, CK and DQS are shown aligned. As well, DQS \nand DQ are shown center-aligned. Offset between CK and DQS, and between DQS and DQ may be \nappropriate.\nA dummy CAS command is required for second half of the transfer of BL32. If non-target ODT is needed \nin the system then a dummy ODT command must be issued to the non-target rank for second half of the \ntransfer of BL32\nNOTE 1\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 2\nA dummy RD command is required for the second half of the transfer with a delay of 8 clocks from the first RD command.\nNOTE 3\nThe figure also shows a dummy ODT command being issued to non-target rank 1 for the second half of the transfer.\nNOTE 4\nC10 is used for burst ordering and can be LOW or HIGH for the first RD command. C10 for the dummy RD command must be the \nopposite value from the first RD command.\nNOTE 5\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 33 — Read Timing for Fixed BL32 and BL32 in BL32 OTF mode",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "he first RD command.\nNOTE 5\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 33 — Read Timing for Fixed BL32 and BL32 in BL32 OTF mode\nNOTE 1\nFigure shows BL16 read operation when MR0 is programmed to use BL32 OTF mode. In this case, no dummy RD command is required \nas transfer size is BL16.\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times including commands to allow data \ntransfer from the same die after transfer of BL16.\nNOTE 3\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 34 — Read Timings for BL16 in BL32 OTF mode\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nREAD\n(Dummy)\nDES\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nJEDEC Standard No. 79-5\nPage 120\n4.7.3   Read Burst Operation for Optional BL32 Mode (Cont’d)\nNOTE 1\nFigure shows back to back BL16 writes to different bank groups. \nNOTE 2\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 35 — Read to Read to Different Bank Group for BL16 in BL32 OTF\nNOTE 1\nFigure shows back to back BL16 reads to same bank group using a timing of tCCD_L_WR. \nNOTE 2\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 36 — Read to Read to Same Bank Group for BL16 in BL32 OTF",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "iming of tCCD_L_WR. \nNOTE 2\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 36 — Read to Read to Same Bank Group for BL16 in BL32 OTF\nNOTE 1\nAP bit must be set HIGH for first CAS and LOW for dummy CAS command.\nNOTE 2\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 37 — Read with Auto-Precharge for Fixed BL32 and BL32 in BL32 OTF Mode\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nREAD\nDES\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nREAD\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nREAD\n(Dummy)\nDES\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16 ta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nt9\nt10\nta\nta+1\nta+2\nta+3\nta+13\nta+18\nJEDEC Standard No. 79-5\nPage 121\n4.7.3   Read Burst Operation for Optional BL32 Mode   (Cont’d)\nNOTE 1\nAP bit must be set to LOW with the CAS command. \nNOTE 2\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 38 — Read with Auto-Precharge for BL16 in BL32 OTF Mode\n4.7.4  Read and Write Command Interval\nTable 252 provides the minimum read and write command timings.\nTable 252 — Minimum Read and Write Command Timings\nTiming\nParameter\nDDR5-3200/3600/4000/4400/4800/5200/5600/6000/6400\nUnits\nNotes\nMinimum\nRead to Write\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\n1,3,4\nMinimum\nWrite to Read\nCWL + WBL/2 + tWTR_L\n2,4,5\nMinimum\nWrite to Read AP, same \nbank\nCWL + WBL/2 + tWTRA\n2,4,6",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "d to Write\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\n1,3,4\nMinimum\nWrite to Read\nCWL + WBL/2 + tWTR_L\n2,4,5\nMinimum\nWrite to Read AP, same \nbank\nCWL + WBL/2 + tWTRA\n2,4,6\nMinimum\nRead to Write\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\n1,3,4\nMinimum\nWrite to Read\nCWL + WBL/2 + tWTR_S\n2,4\nNOTE 1\nRBL: Read burst length associated with Read command\nRBL = 32 for fixed BL32 and BL32 in BL32 OTF mode\nRBL = 16 for fixed BL16 and BL16 in BL32 OTF mode\nRBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode\nNOTE 2\nWBL: Write burst length associated with Write command\nWBL = 32 for fixed BL32 and BL32 in BL32 OTF mode\nWBL = 16 for fixed BL16 and BL16 in BL32 OTF mode \nWBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode\nNOTE 3\nThe following is considered for tRTW equation\n1tCK needs to be added due to tDQS2CK \nRead DQS offset timing can pull in the tRTW timing \n1tCK needs to be added when 1.5tCK postamble   \nNOTE 4\nCWL=CL-2         \nNOTE 5\ntWTRA must be satisfied instead of tWTR_L for same bank access when Read w/AutoPrecharge\nNOTE 6\ntWTRA = tWR - tRTP, allows the precharge generated by the Read AutoPrecharge to meet tWR from the preceding Write when it \noccurs within the same bank.\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nJEDEC Standard No. 79-5\nPage 122\n4.7.4   Read and Write Command Interval (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "S\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nJEDEC Standard No. 79-5\nPage 122\n4.7.4   Read and Write Command Interval (Cont’d)\nNOTE 1\nBC OTF=8 or BL=16, Preamble = 2tCK - 0010 pattern, Postamble = 1.5tCK\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nThe write recovery time (tWR) is referenced from the first rising clock edge after the last write data shown at Ta+10. \n tWR specifies the last burst write cycle until the precharge command can be issued to the same bank.\nFigure 39 — Timing Diagram for Write to Read\nNOTE 1\nBC OTF=8 or BL=16, Preamble = 2tCK - 0010 pattern, Postamble = 1.5tCK\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nThe write recovery time (tWR) is referenced from the first rising clock edge after the last write data shown at Ta+10. \nThe internal precharge after the Read AutoPrecharge command cannot begin before tWR is satisfied, which is equivalent\nto tWTRA + tRTP\nFigure 40 — Timing Diagram for Write to Read AutoPrecharge in Same Bank\n8 Clocks\nCL\ntWTR_S, tWTR_L\nWRITE\nDES DES DES\nDES\nDES\nDES DES DES DES DES DES DES DES DES\nt2\nt3\nta\nta+1\nta+2\nta+3\nta+4\nta+5\nta+6\nta+7\nta+8\nta+9\nt\nb\nta+11\nt\ntb+1\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD8\nD9 D10 D11 D12 D13\nD5\nD14 D15\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD8\nD9 D10 D11 D12 D13\nD5\nD14 D15\ntb+3\ntb+4\ntc\ntc+1\ntc+2\ntc+3\ntc+4\ntc+5\ntc+6\ntc+7\ntc+8\ntc+9\ntc+10 tc+11\ntd\ntd+1\ntd+2\ntd+3\nte\nte+1\nDES DES DES DES\nDES\nDES\nDES DES DES DES DES DES DES DES DES DES DES\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD5\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD5\nWRITE\nDES DES DES\nDES\nDES\nDES DES DES DES DES DES DES DES DES\nt2\nt3\nta\nta+1\nta+2\nta+3\nta+4\nta+5\nta+6\nta+7\nta+8\nta+9\nt\nb\nta+11\nt\ntb+1\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD8\nD9 D10 D11 D12 D13\nD5\nD14 D15\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD8\nD9 D10 D11 D12 D13\nD5\nD14 D15\ntb+3\ntb+4\ntc\ntc+1\ntc+2\ntc+3\ntd\ntd+1\ntd+2\ntd+3\ntd+4\ntd+5\ntd+6\ntd+7\ntd+8\ntd+9\ntd+10 td+11\nte\nte+1",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "D3\nD4\nD5\nD6\nD7\nD8\nD9 D10 D11 D12 D13\nD5\nD14 D15\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD8\nD9 D10 D11 D12 D13\nD5\nD14 D15\ntb+3\ntb+4\ntc\ntc+1\ntc+2\ntc+3\ntd\ntd+1\ntd+2\ntd+3\ntd+4\ntd+5\ntd+6\ntd+7\ntd+8\ntd+9\ntd+10 td+11\nte\nte+1\nDES DES DES DES\nDES\nDES\nDES DES DES DES DES DES DES DES DES DES DES\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD5\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD5\nJEDEC Standard No. 79-5\nPage 123\n4.7.5  Read and Write Command Interval for Optional BL32 Modes\nDDR5 x8 and x16 devices will have different write to write same bank group timings, based on whether \nthe second write requires a read-modify-write (RMW), the Burst Length mode of the device set by MR0: \nOP[1:0], and whether data masking is enabled by MR5:OP[5]. BL16 Partial Writes and BC8 Writes \nrequire a RMW on x8/x16 devices. BL16 non-partial writes do not require RMW. See Section 13.3 for \ndetails on parametric timings.\nTable 253 — Minimum Read to Read Timings – Same Bank Group\nUnits\nNotes\nBL16 in BL32 OTF Mode\nBL32 in BL32 OTF Mode\nBL16 in BL32 OTF Mode\ntCCD_L\ntCCD_L\n1\nBL32 in BL32 OTF Mode\n16 Clocks\n16 Clocks\n1\nNOTE 1\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nTable 254 — Minimum Read to Read Timings – Different Bank Group\nUnits\nNotes\nBL16 in BL32 OTF Mode\nBL32 in BL32 OTF Mode\nBL16 in BL32 OTF Mode\ntCCD_S\ntCCD_S\n1\nBL32 in BL32 OTF Mode\n16 Clocks\n16 Clocks\n1\nNOTE 1\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nTable 255 — Minimum Write to Write Timings – Same Bank Group\nUnits\nNotes\nBL16 in BL32 OTF Mode\nBL32 in BL32 OTF Mode\nBL16 in BL32 OTF Mode\ntCCD_L_WR\ntCCD_L_WR\n1\nBL32 in BL32 OTF Mode\nTBD\nTBD\n1\nNOTE 1\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nTable 256 — Minimum Write to Write Same Bank Group Timings, x8/x16 Devices\nUnits\nNotes\nBC8\nBL16 Partial Write\nBL16 not Partial Write\nBC8 or BL16\ntCCD_L_WR\ntCCD_L_WR\ntCCD_L_WR2",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ode for x4 devices only.\nTable 256 — Minimum Write to Write Same Bank Group Timings, x8/x16 Devices\nUnits\nNotes\nBC8\nBL16 Partial Write\nBL16 not Partial Write\nBC8 or BL16\ntCCD_L_WR\ntCCD_L_WR\ntCCD_L_WR2\nTable 257 — Minimum Write to Write Timings – Different Bank Group\nUnits\nNotes\nBL16 in BL32 OTF Mode\nBL32 in BL32 OTF Mode\nBL16 in BL32 OTF Mode\ntCCD_S\ntCCD_S\n1\nBL32 in BL32 OTF Mode\n16 Clocks\n16 Clocks\n1\nNOTE 1\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nJEDEC Standard No. 79-5\nPage 124\n4.7.6  Read and Write Command Interval for 3DS\nTable 258 — Minimum Read and Write Command Timings for x4 2H and 4H 3DS - 3200 thru 4800\nBank \nGroup\nParameter Name\nTiming \nParameter\ntCCD_L_slr\nMinimum       \nRead to Read\nSee Section 13.3 for timing parameters by speed grade \nfor 3DS\ntCCD_L_WR_slr\nMinimum        \nWrite to Write\nnCK\ntCCD_L_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_L_WTR_slr\nMinimum        \nWrite to Read\nnCK\ntCCD_S_slr\nMinimum       \nRead to Read\nnCK\ntCCD_S_slr\nMinimum        \nWrite to Write\nnCK\ntCCD_S_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_slr\nMinimum        \nWrite to Read\nnCK\ndifferent\nsame      \nor differ-\nent\ntCCD_S_dlr\nMinimum       \nRead to Read\nnCK\ntCCD_S_dlr\nMinimum        \nWrite to Write\nnCK\ntCCD_S_RTW_dlr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_dlr\nMinimum        \nWrite to Read\nnCK\nJEDEC Standard No. 79-5\nPage 125\n4.7.6   Read and Write Command Interval for 3DS (Cont’d)\nTable 259 — Minimum Read and Write Command Timings for x4 2H and 4H 3DS - 5200 thru 6400\nBank \nGroup\nParameter Name\nTiming \nParameter\nDDR5 \n6400 3DS\nUnits\nNote\ntCCD_L_slr\nMinimum       \nRead to Read\nSee Section 13.3 for timing parameters by speed \ngrade for 3DS\ntCCD_L_WR_slr\nMinimum        \nWrite to Write\nnCK\ntCCD_L_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_L_WTR_slr\nMinimum        \nWrite to Read\nnCK\ntCCD_S_slr\nMinimum       \nRead to Read\nnCK\ntCCD_S_slr\nMinimum        \nWrite to Write\nnCK",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "e to Write\nnCK\ntCCD_L_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_L_WTR_slr\nMinimum        \nWrite to Read\nnCK\ntCCD_S_slr\nMinimum       \nRead to Read\nnCK\ntCCD_S_slr\nMinimum        \nWrite to Write\nnCK\ntCCD_S_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_slr\nMinimum        \nWrite to Read\nnCK\ndifferent\nsame      \nor different\ntCCD_S_dlr\nMinimum       \nRead to Read\nnCK\ntCCD_S_dlr\nMinimum        \nWrite to Write\nnCK\ntCCD_S_RTW_dlr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_dlr\nMinimum        \nWrite to Read\nnCK\nJEDEC Standard No. 79-5\nPage 126\n4.7.6   Read and Write Command Interval for 3DS (Cont’d)\nTable 260 — Minimum Read and Write Command Timings for x4 8H and 16H 3DS - 3200 thru 4800\nBank \nGroup\nParameter Name\nTiming \nParameter\ntCCD_L_slr\nMinimum       \nRead to Read\nSee Section 13.3 for timing parameters by speed grade \nfor 3DS\ntCCD_L_WR_slr\nMinimum        \nWrite to Write\nnCK\ntCCD_L_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_L_WTR_slr\nMinimum        \nWrite to Read\nnCK\ntCCD_S_slr\nMinimum       \nRead to Read\nnCK\ntCCD_S_slr\nMinimum        \nWrite to Write\nnCK\ntCCD_S_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_slr\nMinimum        \nWrite to Read\nnCK\ndifferent\nsame      \nor differ-\nent\ntCCD_S_dlr\nMinimum       \nRead to Read\nnCK\ntCCD_S_dlr\nMinimum        \nWrite to Write\nnCK\ntCCD_S_RTW_dlr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_dlr\nMinimum        \nWrite to Read\nnCK\nJEDEC Standard No. 79-5\nPage 127\n4.7.6   Read and Write Command Interval for 3DS (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "to Write\nnCK\ntCCD_S_RTW_dlr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_dlr\nMinimum        \nWrite to Read\nnCK\nJEDEC Standard No. 79-5\nPage 127\n4.7.6   Read and Write Command Interval for 3DS (Cont’d)\n4.8\nWrite Operation\nThe Write Operation stores data to the DRAM. It is initiated by the Write command during which the \nbeginning column address and bank/group address for the data to be written to the array is provided. The \ndata is provided to the DRAM on the DQ inputs CAS Write Latency (CWL) cycles after the Write \ncommand along with the proper waveform on the DQS inputs. CAS Write Latency is defined and \nmeasured from final cycle of the Write command to the first effective rising DQS (excluding write \npreamble).\n4.8.1  Write Data Mask\nOne write data mask (DM_n) pin for each byte data group is supported on x8 and x16 DDR5 SDRAMs. \nThe DM_n pin/function is enabled via mode register. For the x4 configuration SDRAM, the DM mode \nregister setting must be disabled. The DM_n pin has identical timings and termination functionality on \nwrite operations as the DQ pins, as shown in Figure 41. The DM_n pin is not used for read cycles and the \npin should behave like a DQ pin driving high or be terminated to RTT_PARK. When the DM function is \ndisabled by MR, the DRAM disables the DM input and output receiver and does not expect nor drive any \nvalid logic level.\nEach data mask burst bit position corresponds to the same bit position in the DQ data burst across the \ncorresponding byte group.\nTable 261 — Minimum Read and Write Command Timings for x4 8H and 16H 3DS - 5200 thru 6400\nBank \nGroup\nParameter Name\nTiming \nParameter\nDDR5 \n6400 3DS\nUnits\nNote\ntCCD_L_slr\nMinimum       \nRead to Read\nSee Section 13.3 for timing parameters by speed \ngrade for 3DS\ntCCD_L_WR_slr\nMinimum        \nWrite to Write\nnCK\ntCCD_L_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_L_WTR_slr\nMinimum        \nWrite to Read\nnCK\ntCCD_S_slr\nMinimum       \nRead to Read\nnCK\ntCCD_S_slr\nMinimum        \nWrite to Write\nnCK",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "e to Write\nnCK\ntCCD_L_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_L_WTR_slr\nMinimum        \nWrite to Read\nnCK\ntCCD_S_slr\nMinimum       \nRead to Read\nnCK\ntCCD_S_slr\nMinimum        \nWrite to Write\nnCK\ntCCD_S_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_slr\nMinimum        \nWrite to Read\nnCK\ndifferent\nsame      \nor different\ntCCD_S_dlr\nMinimum       \nRead to Read\nnCK\ntCCD_S_dlr\nMinimum        \nWrite to Write\nnCK\ntCCD_S_RTW_dlr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_dlr\nMinimum        \nWrite to Read\nnCK\nJEDEC Standard No. 79-5\nPage 128\n4.8.1   Write Data Mask (Cont’d)\nThe WR_partial = Low as part of the write command must be used in conjunction with the DM_n data. \nThe WR_partial = Low is to help DRAM start an internal read for 'read modify write' during masked \nwrites. If WR_partial = High during write, then the mask data on DM_n must be high. If DM is disabled, \nMR5 OP[5] = 0, WR_Partial must be “H”. DM_n may be high or low.\n4.8.2  Write Burst Operation\nThe following write timing diagrams are to help understand the meaning of each write parameter; the \ndiagrams are just examples. The details of each parameter are defined separately.\nIn these write timing diagrams, for clarity of illustration, CK and DQS are shown aligned. As well, DQS \nand DQ are shown center-aligned. Offset between CK and DQS, and between DQS and DQ may be \nappropriate.\nNOTE 1\nBL=16, 2tCK Preamble, 1.5tCK Postamble\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nFigure 41 — Write Burst Operation (BL16)\nNOTE 1\nBC=8, 2tCK Preamble, 1.5tCK Postamble\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nIn non-CRC mode, DQS_t and DQS_c stop toggling at the completion of the BC8 data bursts, plus the postamble.\nFigure 42 — Write Burst Operation (BC8)\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\nta+6 ta+7\nta+8\nta+9\nta+10\ntb+5\ntb+7\ntb+10 tb+11\nD0\nD1\nD2\nD14 D15\nD13",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "us the postamble.\nFigure 42 — Write Burst Operation (BC8)\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\nta+6 ta+7\nta+8\nta+9\nta+10\ntb+5\ntb+7\ntb+10 tb+11\nD0\nD1\nD2\nD14 D15\nD13\nta+5\ntb+12\ntb\ntb+1\ntb+2\ntb+3\ntb+8\ntb+9\ntb+4\ntb+6\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWR_P,\nCA,BL,\nAP\nBA,BG\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\nta+6 ta+7\nta+8\nta+9\nta+10\nta+16\ntb+1\ntb+4\ntb+5\nta+5\ntb+6\nta+11 ta+12 ta+13 ta+14\ntb+2\ntb+3\nta+15\ntb\nWR_P\nCA,\nBL,AP\nBA,BG\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nJEDEC Standard No. 79-5\nPage 129\n4.8.2   Write Burst Operation (Cont’d)\nNOTE 1\nBC=8 or BL=16, Preamble = 2tCK - 0010 pattern, Postamble = 1.5tCK\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nThe write recovery time (tWR) is referenced from the first rising clock edge after the last write data shown at Ta+10 \ntWR specifies the last burst write cycle until the precharge command can be issued to the same bank.\nFigure 43 — Write (BL16) to Precharge Operation with 2tCK Preamble\nNOTE 1\nBC OTF=8 or BL=16, Preamble = 2tCK - 0010 pattern, Postamble = 1.5tCK\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nThe write recovery time (WR) is referenced from the first rising clock edge after the last write data shown at Ta+10. \nWR specifies the last burst write cycle until the precharge command can be issued to the same bank.\nFigure 44 — Write (BL16) with Auto Precharge Operation and 2tCK Preamble\nt0\nt2\nt1\nt3\nta\nta+1 ta+2\nta+3\nta+4\nta+11\nta+17\nta+19\ntb+1\ntb+2\ntb+3\nta+12 ta+13 ta+14 ta+15\ntb\nta+16\nta+18\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nDQ\nta+5\nta+6\nta+7 ta+8\nta+9\nta+10\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nPRE\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "DES\nDES\nDES\nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nDQ\nta+5\nta+6\nta+7 ta+8\nta+9\nta+10\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nPRE\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt0\nt2\nt1\nt3\nta\nta+1 ta+2\nta+3\nta+4\nta+11\nta+17\nta+19\ntb+1\ntb+2\ntb+3\nta+12 ta+13 ta+14 ta+15\ntb\nta+16\nta+18\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nDQ\nta+5\nta+6\nta+7 ta+8\nta+9\nta+10\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nJEDEC Standard No. 79-5\nPage 130\n4.8.3  Write Timing Parameters\nFigure 45 is for example only to enumerate the strobe edges for a particular write burst. For a valid burst, \nall timing parameters for each edge of a burst must be satisfied.\nNOTE 1\nBL=16, Preamble=2CK - 0010 pattern, Postamble=1.5CK, \nNOTE 2\nDES commands are shown for ease of illustration, other commands may be valid at these times.\nNOTE 3\ntDQSS must be met at each rising clock edge.\nNOTE 4\nFigure assumes DRAM internal WL training complete.\nNOTE 5\nDQ/DM_n pulse timing and DQS to DQ skew defined by Rx Strobe Jitter Sensitivity Specifications for the respective speed bin.\nFigure 45 — DDR5 Write Timing Parameters\nT0\nT1\nT17\nT18\nT19\nT20\nT21\nTa\nTa+1\nTb\nDon’t Care\nTime Break\nTransitioning Data\nWRITE\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\ntWPST\ntDQSS,min\ntDQoffset,min\nDIN\nn\nDIN\nn + 2\nDIN\nn + 3\nDQ2\nDIN\nn + 14\nDIN\nn + 15\nDIN\nn\nDIN\nn + 2\nDIN\nn + 12\nDIN\nn + 14\nDIN\nn + 15\nDIN\nn\nDIN\nn + 11\nDIN\nn + 12\nDIN\nn + 14\nDIN\nn + 15\nJEDEC Standard No. 79-5\nPage 131\n4.8.4  Write Burst Operation for Optional BL32 Mode\nThe following write timing diagrams cover write timings for fixed BL32, BL32 in BL32 OTF mode and \nBL16 in BL32 OTF mode for x4 devices only.\nIn these write timing diagrams, for clarity of illustration, CK and DQS are shown aligned. As well, DQS \nand DQ are shown center-aligned. Offset between CK and DQS, and between DQS and DQ may be \nappropriate.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "write timing diagrams, for clarity of illustration, CK and DQS are shown aligned. As well, DQS \nand DQ are shown center-aligned. Offset between CK and DQS, and between DQS and DQ may be \nappropriate.\nA dummy CAS command is required for second half of the transfer of BL32. If non-target ODT is needed \nin the system then a dummy ODT command must be issued to the non-target rank for second half of the \ntransfer of BL32\nNOTE 1\nBL=32, 2tCK Preamble, 1.5tCK Postamble\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nA dummy WR command is required for the second half of the transfer with a delay of 8 clocks from the first WR command.\nNOTE 4\nThe figure also shows a dummy ODT command being issued to non-target rank 1 for the second half of the transfer.\nNOTE 5\nC10 is used for burst ordering and must be LOW for the first WR command.\nNOTE 6\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 46 — Write Timing for Fixed BL32 and BL32 in BL32 OTF Mode\nNOTE 1\nFigure shows BL16 write operation when MR0 is programmed to use BL32 OTF mode. In this case, no dummy WR command is \nrequired as transfer size is BL16.\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times including commands to allow data \ntransfer from the same die after transfer of BL16.\nNOTE 3\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 47 — Write Timings for BL16 in BL32 OTF Mode\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nDQ\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE \n(Dummy)\nD19\n D18\nD21\n D20\nD17\n D16\nD23\n D22\nD27\n D26\nD29\n D28\nD25\n D24\nD31\n D30",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "D10\nD13\n D12\nD9\n D8\nD15\n D14\nDQ\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE \n(Dummy)\nD19\n D18\nD21\n D20\nD17\n D16\nD23\n D22\nD27\n D26\nD29\n D28\nD25\n D24\nD31\n D30\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nJEDEC Standard No. 79-5\nPage 132\n4.8.4   Write Burst Operation for Optional BL32 Mode (Cont’d)\nNOTE 1\nFigure shows back to back BL16 writes to different bank groups. \nNOTE 2\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 48 — Write to Write to Different Bank Group for BL16 in BL32 OTF\nNOTE 1\nFigure shows back to back BL16 writes to same bank group using a timing of tCCD_L_WR. \nNOTE 2\nBack to Back BL32 writes to same bank group shall have a minimum separation of 16 clocks.\nNOTE 3\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 49 — Write to Write to Same Bank Group for BL16 in BL32 OTF\nNOTE 1\nAP bit must be set HIGH for first CAS and LOW for dummy CAS command.\nNOTE 2\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 50 — Write with Auto-Precharge for Fixed BL32 and BL32 in BL32 OTF Mode\nNOTE 1\nAP bit must be set to LOW with the CAS command. \nNOTE 2\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 51 — Write with Auto-Precharge for BL16 in BL32 OTF Mode\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE\nDES\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "DES\nDES\nDES\nDES\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE\nDES\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE \n(Dummy)\nDES\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16 ta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nt9\nt10\nta\nta+1\nta+2\nta+3\nta+13\nta+18\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nJEDEC Standard No. 79-5\nPage 133\n4.8.5  Same Bank Group Write to Write Timings\nDDR5 devices will have separate same bank group write timings, based on whether the second write \nrequires an RMW (Read-Modify-Write) access or JW (Just-Write) access. In JW access, DDR5 updates all \n128 bits of data on the addressed codeword, while in RMW access, a part of 128 bits is updated.\n4.8.6  Different Bank-Group Write to Write Timings\nTable 262 — JW (Just-Write) Access and RMW (Read-Modify-Write) Access Definition\nOptional BL32\nNotes\nNormal\nData Mask\nNormal\nData Mask\nx4\nRMW\n—\nRMW\n—\nJW\n1,2,3\nx8 / x16\nJW\nRMW\n—\n1,2,3\nNOTE 1\nBC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01B, where Write command is issued with BL=L in CA5.\nNOTE 2\nOptional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10B or BL32 OTF mode enabled by MR0 OP[1:]=11B, where \nWrite command is issued with BL=L in CA5. \nNOTE 3\nData Mask refers to Data Mask mode enabled by MR5 OP[5]=1B, where Write command is issued with WP=L in CA11.\nTable 263 — Same Bank-Group Write Access to RMW Access Timings\nBL16\ntCCD_L_WR\ntCCD_L_WR\n1,2,3\nBC8\ntCCD_L_WR\ntCCD_L_WR\n1,2,3\nOptional BL32\n8nCK+tCCD_L_WR\n—\n1,2,3,4",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "command is issued with WP=L in CA11.\nTable 263 — Same Bank-Group Write Access to RMW Access Timings\nBL16\ntCCD_L_WR\ntCCD_L_WR\n1,2,3\nBC8\ntCCD_L_WR\ntCCD_L_WR\n1,2,3\nOptional BL32\n8nCK+tCCD_L_WR\n—\n1,2,3,4\nNOTE 1\nBC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01B, where Write command is issued with BL=L in CA5.\nNOTE 2\nOptional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10B or BL32 OTF mode enabled by MR0 OP[1:]=11B, where \nWrite command is issued with BL=L in CA5. \nNOTE 3\nIn Optional BL32 case, this timing table affects to the 1st Write command only, not the dummy Write command.\nNOTE 4\nThere is no BL32 to BC8 case.\nTable 264 — Same Bank-Group Write Access to JW Access Timings\nNotes\nBL16\nOptional BL32\nBL16\ntCCD_L_WR2\ntCCD_L_WR2\n1,2,3\nBC8\ntCCD_L_WR2\n—\n1,2,3,4\nOptional BL32\n—\n8nCK+tCCD_L_WR2\n1,2,3\nNOTE 1\nBC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01B, where Write command is issued with BL=L in CA5.\nNOTE 2\nOptional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10B or BL32 OTF mode enabled by MR0 OP[1:]=11B, where \nWrite command is issued with BL=L in CA5. \nNOTE 3\nIn Optional BL32 case, this timing table affects to the 1st Write command only, not the dummy Write command.\nNOTE 4\nThere is no BC8 to BL32 case.\nTable 265 — Different Bank-Group Write to Write Timings\nNotes\nBL16\nBC8\nOptional BL32\nBL16\n8nCK\n8nCK\n8nCK\n1,2,3\nBC8\n8nCK\n8nCK\n—\n1,2,3,4\nOptional BL32\n16nCK\n—\n16nCK\n1,2,3,4\nNOTE 1\nBC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01B, where Write command is issued with BL=L in CA5.\nNOTE 2\nOptional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10B or BL32 OTF mode enabled by MR0 OP[1:]=11B, where \nWrite command is issued with BL=L in CA5. \nNOTE 3\nIn Optional BL32 case, this timing table affects to the 1st Write command only, not the dummy Write command.\nNOTE 4\nThere is no BC8 to BL32 case.\nJEDEC Standard No. 79-5\nPage 134\n4.8.7   Write Timing Violations\n4.8.7.1   Motivation",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ing table affects to the 1st Write command only, not the dummy Write command.\nNOTE 4\nThere is no BC8 to BL32 case.\nJEDEC Standard No. 79-5\nPage 134\n4.8.7   Write Timing Violations\n4.8.7.1   Motivation\nGenerally, if Write timing parameters are violated, a complete reset/initialization procedure has to be \ninitiated to make sure that the DRAM works properly. However, it is desirable, for certain violations as \nspecified in this section, the DRAM is guaranteed to not “hang up,” and that errors are limited to that \nparticular operation.\nFor the following cases, it will be assumed that there are no timing violations with regards to the Write \ncommand itself (including ODT, etc.) and that it does satisfy all timing requirements not mentioned in the \nfollowing sections.\n4.8.7.2   Data to Strobe Eye Height or Width Violations\nShould the required data to strobe timing or voltage parameters be violated (Such as: tRx_RDQ_tMargin, \ntRx_DQS2DQ_Skew, VRx_DQS, VRx_DQ, etc.), for any of the data/strobe timing edges or data/strobe \nvoltage limits associated with a write burst data eye, then incorrect data might be written to the memory \nlocations addressed with this WRITE command.\nIn the example, Figure TBD, the relevant strobe edges for a write burst are associated with the clock edges: \nTn,Tn+0.5,Tn+1,...,Tn+8.5\nSubsequent reads from that location might results in unpredictable read data, however the DRAM will \nwork properly otherwise.\n4.8.7.3   Strobe and Strobe to Clock Timing Violations\nShould the strobe timing requirements (tWPRE, tWPST) or the strobe to clock timing requirements \n(tDQSS, tDQSoffset) be violated for any of the strobe edges associated with a Write burst, then wrong data \nmight be written to the memory location addressed with the offending WRITE command. Subsequent \nreads from that location might result in unpredictable read data, however the DRAM will work properly \notherwise with the following constraints:",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "addressed with the offending WRITE command. Subsequent \nreads from that location might result in unpredictable read data, however the DRAM will work properly \notherwise with the following constraints:\n1\nBoth Write CRC and data burst OTF are disabled; timing specifications other than tWPRE, tWPST, tDQSS, \ntDQSoffset are not violated.\n2\nThe offending write strobe (and preamble) arrive no earlier or later than six DQS transition edges from the Write-\nLatency position.\n3\nA Read command following an offending Write command from any open bank is allowed.\n4\nOne or more subsequent WR or a subsequent WRA {to same bank as offending WR} may be issued tCCD_L \nlater but incorrect data could be written; subsequent WR and WRA can be either offending or non-offending \nWrites. Reads from these Writes may provide incorrect data.\n5\nOne or more subsequent WR or a subsequent WRA {to a different bank group} may be issued tCCD_S later but \nincorrect data could be written; subsequent WR and WRA can be either offending or non-offending Writes. Reads \nfrom these Writes may provide incorrect data.\n6\nOnce one or more precharge commands (PREpb, PREsb, or PREab) are issued to DDR5 after offending WRITE \ncommand and all banks become precharged state (idle state), a subsequent, non-offending WR or WRA to any \nopen bank shall be able to write correct data.\n7\nDQS strobes including preamble must align to each Write commands data burst length configuration. If the \nDRAM fails to capture or incorrectly de-serializes the incoming data stream because of misalignment or missing \nstrobe edges, errors may occur. These errors will propagate indefinitely until the DRAM is put into an idle state, \ni.e., all banks are in the precharged state with tRP satisfied.\nJEDEC Standard No. 79-5\nPage 135\n4.8.8   Write Enable Timings",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ors will propagate indefinitely until the DRAM is put into an idle state, \ni.e., all banks are in the precharged state with tRP satisfied.\nJEDEC Standard No. 79-5\nPage 135\n4.8.8   Write Enable Timings\nThe following specifies the relationship between the write enable timing window tWPRE_EN_ntck and \nthe DRAM related DQS to CK drift window tDQSD as well as the system related DQS to CK drift window \ntDQSS around the final DQS to CK offset trained pass/fail point  tDQSoffset based on write leveling \nfeedback in order to support n-tck pre-amble mode. Functional operation requires that the following \ncondition is met: \n-\ntWPRE_EN_ntck >= |tDQSSmin|+tDQSSmax+|tDQSDmin|+tDQSDmax\nFigure 52 — tDQSS: DRAM External CLK-to-DQS Variation\nFigure 53 — tDQSD: DRAM Internal CLK-to-DQS Variation\nt-1\nt-2\nt-3\nt-4\nt2\nt3\nt-1\nt-2\nt-3\nt-4\nt2\nt3\nJEDEC Standard No. 79-5\nPage 136\n4.8.8   Write Enable Timings (Cont’d)\nTable 266 — Write Enable Timing Parameters DDR5 3200 to 4800\nSpeed Bins x4 & x8\nDDR5 3200-4800\nSpeed Bins x16\nDDR5 3200-4800\nUnit\nNotes\nMin\nMax\nMin\nMax\n2-tck Write pre-amble enable \nwindow\ntWPRE_EN_\n2tck\n1.5\n-\n1.5\n-\ntCK\n2\n3-tck Write pre-amble enable \nwindow\ntWPRE_EN_\n3tck\n2.5\n-\n2.5\n-\ntCK\n2\n4-tck Write pre-amble enable \nwindow\ntWPRE_EN_\n4tck\n2.5\n-\n2.5\n-\ntCK\n2\nFinal trained value of host DQS_t-\nDQS_c timing relative to CWL \nCK_t-CK_c edge\ntDQSoffset\n-0.5\n0.5\n-0.5\n0.5\ntCK\n3\nDRAM voltage/temperature drift \nwindow of first rising DQS_t pre-\namble edge relative to CWL CK_t-\nCK_c edge\ntDQSD\n-0.25*\ntWPRE_EN\n_ntCK\n0.25*\ntWPRE_EN\n_ntCK\n-0.25*\ntWPRE_EN\n_ntCK\n0.25*\ntWPRE_EN\n_ntCK\ntCK\n1\nHost and system voltage/\ntemperature drift window of first \nrising DQS_t pre-amble edge \nrelative to CWL CK_t-CK_c edge\ntDQSS\n-0.25*\ntWPRE_EN\n_ntCK\n0.25*\ntWPRE_EN\n_ntCK\n-0.25*\ntWPRE_EN\n_ntCK\n0.25*\ntWPRE_EN\n_ntCK\ntCK\n1",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "oltage/\ntemperature drift window of first \nrising DQS_t pre-amble edge \nrelative to CWL CK_t-CK_c edge\ntDQSS\n-0.25*\ntWPRE_EN\n_ntCK\n0.25*\ntWPRE_EN\n_ntCK\n-0.25*\ntWPRE_EN\n_ntCK\n0.25*\ntWPRE_EN\n_ntCK\ntCK\n1\nNOTE 1\nMeasured relative to the write leveling feedback, after write leveling training has been completed.\nNOTE 2\nIncludes min DQS and CK timing terms TBD.\nNOTE 3\nWhen measuring the tDQSoffset, tWLS/H are reflected in the tDQSoffset result.\nTable 267 — Write Leveling Setup/Hold Time\nSymbol\nDescription\nMin\nMax\nUnit\ntWLS/H\nWrite Leveling Setup/Hold Time\n-80\n+80\nps\nTable 268 — Write Enable Timing Parameters DDR5 5200 to 6400\nSpeed Bins x4 & x8\nDDR5 5200-6400\nSpeed Bins x16\nDDR5 5200-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\n2-tck Write pre-amble enable \nwindow\ntWPRE_EN_2t\nck\n1.5\n-\n1.5\n-\ntCK\n2\n3-tck Write pre-amble enable \nwindow\ntWPRE_EN_3t\nck\n2.5\n-\n2.5\n-\ntCK\n2\n4-tck Write pre-amble enable \nwindow\ntWPRE_EN_4t\nck\n2.5\n-\n2.5\n-\ntCK\n2\nFinal trained value of host DQS_t-\nDQS_c timing relative to CWL \nCK_t-CK_c edge\ntDQSoffset\n-0.5\n0.5\n-0.5\n0.5\ntCK\n3\nDRAM voltage/temperature drift \nwindow of first rising DQS_t pre-\namble edge relative to CWL CK_t-\nCK_c edge\ntDQSD\n-0.25*\ntWPRE_EN_\nntCK\n0.25*\ntWPRE_EN_\nntCK\n-0.25*\ntWPRE_EN_\nntCK\n0.25*\ntWPRE_EN_\nntCK\ntCK\n1\nHost and system voltage/\ntemperature drift window of first \nrising DQS_t pre-amble edge \nrelative to CWL CK_t-CK_c edge\ntDQSS\n-0.25*\ntWPRE_EN_\nntCK\n0.25*\ntWPRE_EN_\nntCK\n-0.25*\ntWPRE_EN_\nntCK\n0.25*\ntWPRE_EN_\nntCK\ntCK\n1\nNOTE 1\nMeasured relative to the write leveling feedback, after write leveling training has been completed.\nNOTE 2\nIncludes min DQS and CK timing terms TBD.\nNOTE 3\nWhen measuring the tDQSoffset, tWLS/H are reflected in the tDQSoffset result.\nJEDEC Standard No. 79-5\nPage 137\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.8.8   Write Enable Timings (Cont’d)\nTable 269 — Write Enable Timing Parameters DDR5 6800 to 8400\nSpeed Bins x4 & x8\nDDR5 5200-6400\nSpeed Bins x16\nDDR5 5200-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\n2-tck Write pre-amble enable \nwindow\ntWPRE_EN\n_2tck\n1.5\n-\n1.5\n-\ntCK\n2\n3-tck Write pre-amble enable \nwindow\ntWPRE_EN\n_3tck\n2.5\n-\n2.5\n-\ntCK\n2\n4-tck Write pre-amble enable \nwindow\ntWPRE_EN\n_4tck\n2.5\n-\n2.5\n-\ntCK\n2\nFinal trained value of host \nDQS_t-DQS_c timing relative to \nCWL CK_t-CK_c edge\ntDQSoffset\nTBD\n0.5\nTBD\n0.5\ntCK\nDRAM voltage/temperature drift \nwindow of first rising DQS_t pre-\namble edge relative to CWL \nCK_t-CK_c edge\ntDQSD\n-0.25*\ntWPRE_EN\n_ntCK\n0.25*\ntWPRE_EN\n_ntCK\n-0.TBD*\ntWPRE_EN\n_ntCK\n0.TBD*\ntWPRE_EN\n_ntCK\ntCK\n1\nHost and system voltage/\ntemperature drift window of first \nrising DQS_t pre-amble edge \nrelative to CWL CK_t-CK_c edge\ntDQSS\n-0.25*\ntWPRE_EN\n_ntCK\n0.25*\ntWPRE_EN\n_ntCK\n-0.TBD*\ntWPRE_EN\n_ntCK\n0.TBD*\ntWPRE_EN\n_ntCK\ntCK\n1\nNOTE 1\nMeasured relative to the write leveling feedback, after write leveling training has been completed.\nNOTE 2\nIncludes min DQS and CK timing terms TBD.\nJEDEC Standard No. 79-5\nPage 138\n4.9\nSelf Refresh Operation\nThe Self-Refresh command can be used to retain data in the DDR5 SDRAM, even if the rest of the system \nis powered down. When in the Self-Refresh mode, the DDR5 SDRAM retains data without external \nclocking. The DDR5 SDRAM device has a built-in timer to accommodate Self-Refresh operation. While \nin Self Refresh, the DDR5 SDRAM adjusts and updates its internal average periodic refresh interval, as \nneeded, based on its own temperature sensor. The internal average periodic refresh interval adjustment \n(increasing, decreasing or staying constant) does not require any external control.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "nterval, as \nneeded, based on its own temperature sensor. The internal average periodic refresh interval adjustment \n(increasing, decreasing or staying constant) does not require any external control.\nSelf Refresh entry is command based (SRE), while the Self-Refresh Exit Command is defined by the \ntransition of CS_n LOW to HIGH with a defined pulse width tCSH_SRexit, followed by three or more \nNOP commands (tCSL_SRexit) to ensure DRAM stability in recognizing the exit. This is described in the \nfollowing sections in more detail.\nBefore issuing the Self-Refresh-Entry command, the DDR5 SDRAM must be idle with all bank precharge \nstate with tRP satisfied. ‘Idle state’ is defined as all banks are closed (tRP, etc. satisfied), no data bursts are \nin progress, and all timings from previous operations are satisfied (tMRD, tRFC, etc.). A Deselect \ncommand must be registered on the last positive clock edge before issuing Self Refresh Entry command. \nOnce the Self Refresh Entry command is registered, Deselect commands must also be registered at the next \npositive clock edges until tCPDED is satisfied. After tCPDED has been satisfied, CS_n must transition \nlow. After CS_n transitions low at the end of tCPDED, the CS_n shall stay low until exit. The DDR5 \nSDRAM may switch to a CMOS based receiver to save more power and that transition should coincide \nwith CS_n going low.\nWhen the CS_n is held low, the DRAM automatically disables ODT termination and sets Hi-Z as \ntermination state regardless of RTT configuration for the duration of Self-Refresh mode. Upon exiting \nSelf-Refresh, DRAM automatically enables ODT termination and set RTT_PARK (for DQs) \nasynchronously during tXSDLL when RTT_PARK is enabled. CA/CS/CK ODT shall revert to its strapped \nor its MR ODT Setting state if previously applied. During normal operation (DLL on) the DLL is \nautomatically disabled upon entering Self-Refresh and is automatically enabled (including a DLL-Reset) \nupon exiting Self-Refresh.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "e if previously applied. During normal operation (DLL on) the DLL is \nautomatically disabled upon entering Self-Refresh and is automatically enabled (including a DLL-Reset) \nupon exiting Self-Refresh.\nWhen the DDR5 SDRAM has entered Self-Refresh mode, all of the external control signals, except CS_n \nand RESET_n, are “don’t care.” For proper Self-Refresh operation, all power supply and reference pins \n(VDD, VDDQ, VSS, VSSQ and VPP) must be at valid levels. DRAM internal VrefDQ and/or VrefCA \ngenerator circuitry may remain ON or turned OFF depending on DRAM design. If DRAM internal \nVrefDQ and/or VrefCA circuitry is turned OFF in self refresh, when DRAM exits from self refresh state, it \nensures that VrefDQ and/or VrefCA and generator circuitry is powered up and stable within tXS period. \nFirst Write operation or first Write Leveling Activity may not occur earlier than tXS after exit from Self \nRefresh. The DRAM initiates a minimum of one Refresh command internally within tSR period once it \nenters Self-Refresh mode.\nThe clocks must stay on until tCKLCS but can be DON’T CARE after tCKLCS expires but it should be \nnoted that shortly after tCPDED, the termination for the clocks will be off. The clock is internally disabled \n(in the DRAM) during Self-Refresh Operation to save power. The minimum time that the DDR5 SDRAM \nmust remain in Self-Refresh mode is tCSL. The user may change the external clock frequency or halt the \nexternal clock tCKLCS after Self-Refresh entry is registered, however, the clock must be restarted and \nstable tCKSRX before the device can exit Self-Refresh operation.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "al clock frequency or halt the \nexternal clock tCKLCS after Self-Refresh entry is registered, however, the clock must be restarted and \nstable tCKSRX before the device can exit Self-Refresh operation.\nThe procedure for exiting Self-Refresh requires a sequence of events. Since the DRAM will switch to a \nCMOS based driver to save power, the DRAM will trigger Self-Refresh exit upon seeing the CS_n \ntransition from low to high and stay high for tCSH_SRExit. tCASRX prior to CS_n transitioning high, the \nCA bus must be driven high. Once tCSH_SRExit is satisfied, three NOP commands must be issued, \notherwise the DRAM could be put into an unknown state.\nJEDEC Standard No. 79-5\nPage 139\n4.9   Self Refresh Operation (Cont’d)\nThe clocks must be valid for tCKSRX prior to issuing the NOP commands that completes the Self Refresh \nexit sequence. Once a Self-Refresh Exit is registered, the following timing delay must be satisfied:\n1\nCommands that do not require locked DLL:\ntXS - ACT, MPC, MRW, PDE, PDX, PRE(ab,sb,pb), REF(ab,sb), RFM(ab,sb), SRE, VREFCA & WRP\n2\nCommands that require locked DLL:\ntXS_DLL - RD, MRR & WR\nDepending on the system environment and the amount of time spent in Self-Refresh, ZQ calibration \ncommands may be required to compensate for the voltage and temperature drift as described in “ZQ \nCalibration Commands.” To issue ZQ calibration commands, applicable timing requirements must be \nsatisfied.\nUpon exiting Self Refresh, one additional refresh shall be issued in addition to refreshes normally \nscheduled. This refresh counts toward the maximum number of refreshes which may be postponed. The \nextra refresh consists of a single REFab command or n * REFsb, where n is the number of banks in a bank \ngroup. If Self Refresh is to be re-entered and no regularly scheduled periodic refresh commands have been \nissued, a minimum of one REFab or n*REFsb commands shall be issued prior to Self Refresh re-entry.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ". If Self Refresh is to be re-entered and no regularly scheduled periodic refresh commands have been \nissued, a minimum of one REFab or n*REFsb commands shall be issued prior to Self Refresh re-entry.\nThe exit timing from self-refresh exit to first valid command not requiring a locked DLL is tXS.\nThe value of tXS is (tRFC). This delay is to allow for any refreshes started by the DRAM to complete. \ntRFC continues to grow with higher density devices so tXS will grow as well.\nNOTE 1\nWhile in 2N mode, tCSL_SRexit will not be statically held low (as shown in the figure), as it will pulse for each 2 cycle period. Refer to \nSection 4.9.1 for more details.\nNOTE 2\nBoth tCSH_SRexit and tCSL_SRexit timings must be satisfied to guarantee DRAM operation.\nNOTE 3\n When tCSH_SRexit,min expires, the CA bus is allowed to transition from all bits High to any valid (V) level. Prior to CS_n being \nregistered Low at tc+1, the CA bus must transition to NOP conforming to the CAI state of the DRAM and complying with applicable \nDRAM input timing parameters.\nFigure 54 — Self-Refresh Entry/Exit Timing w/ 2-Cycle Exit Command\nt0\nt2\nt1\nt3\nt4\nt5\nta\nta+1\nta+2\nta+3\nta+5\ntb\ntb+1\ntb+2\ntb+3\ntd+1\ntd+3\nte+1\nte+2\nta+4\nte+3\ntb+4\ntc\ntc+1\ntc+3\ntd+4 te\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nMaintain Self Refresh\nDRAM to transition to\nCMOS based receiver\nEnter Self Refresh\nExit Self Refresh\nFirst cycle of 2-cycle valid\ncommand not requiring DLL\nCS RTT_OFF\nMR ODT STATE\ntCSL_SRexit\ntCSH_SRexit\nNOP\nCA Bus Held High\nJEDEC Standard No. 79-5\nPage 140\n4.9   Self Refresh Operation (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "fresh\nFirst cycle of 2-cycle valid\ncommand not requiring DLL\nCS RTT_OFF\nMR ODT STATE\ntCSL_SRexit\ntCSH_SRexit\nNOP\nCA Bus Held High\nJEDEC Standard No. 79-5\nPage 140\n4.9   Self Refresh Operation (Cont’d)\nNOTE 1\nWhile in 2N mode, tCSL_SRexit will not be statically held low (as shown in the figure), as it will pulse for each 2 cycle period. Refer to \nSection 4.9.1 for more details.\nNOTE 2\nBoth tCSH_SRexit and tCSL_SRexit timings must be satisfied to guarantee DRAM operation.\nNOTE 3\nWhen tCSH_SRexit,min expires, the CA bus is allowed to transition from all bits High to any valid (V) level. Prior to CS_n being \nregistered Low at tc+1, the CA bus must transition to NOP conforming to the CAI state of the DRAM and complying with applicable \nDRAM input timing parameters.\nFigure 55 — Self-Refresh Entry/Exit Timing w/ 1-Cycle Exit Command\nTable 270 — Self-Refresh Timing Parameters\nParameter\nSymbol\nMin\nMax\nUnit\nNote\nCommand pass disable delay\ntCPDED\nmax(5ns, 8nCK)\n-\nns\nSelf-Refresh CS_n low Pulse width\ntCSL\n10\n-\nns\nSelf-Refresh exit CS_n High Pulse \nwidth\ntCSH_SRexit\n13\n30\nns\nSelf-Refresh exit CS_n Low Pulse width\ntCSL_SRexit\n3nCK\n30ns\n1\nValid Clock Requirement before SRX\ntCKSRX\nmax(3.5ns, 8tCK)\n-\nns\nValid Clock Requirement after SRE\ntCKLCS\ntCPDED + 1nCK\n-\nnCK\nSelf-Refresh exit CS_n high\ntCASRX\n0\nns\nExit Self-Refresh to next valid command \nNOT requiring a DLL\ntXS\ntRFC1\nns\nExit Self-Refresh to next valid command \nrequiring a DLL\ntXS_DLL\ntDLLK\nns\nNOTE 1\nWhile in 2N mode, tCSL_SRexit will not be statically held low, as it will pulse for each 2-cycle period for a min of 6nCK. Refer to \nSection 4.9.1 for more details.\nt0\nt2\nt1\nt3\nt4\nt5\nta\nta+1\nta+2\nta+3\nta+5\ntb\ntb+1\ntb+2\ntb+3\ntd+1\ntd+3\nte+1\nte+2\nta+4\nte+3\ntb+4\ntc\ntc+1\ntc+3\ntd+4 te\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nMaintain Self Refresh\nDRAM to transition to\nCMOS based receiver\nEnter Self Refresh\nExit Self Refresh\nFirst Valid 1-cycle\ncommand not requiring DLL\nCS RTT_OFF\nMR ODT STATE\ntCSL_SRexit\ntCSH_SRexit\nCA Bus Held High\nNOP",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "efresh\nDRAM to transition to\nCMOS based receiver\nEnter Self Refresh\nExit Self Refresh\nFirst Valid 1-cycle\ncommand not requiring DLL\nCS RTT_OFF\nMR ODT STATE\ntCSL_SRexit\ntCSH_SRexit\nCA Bus Held High\nNOP\nJEDEC Standard No. 79-5\nPage 141\n4.9.1   Self Refresh in 2N Mode\nFigure 56 shows details for Self Refresh entry/exit in 2N Mode. Only SRX, with a pulsing CS_n (NOP-\nDES-NOP-DES-NOP) during tCSL_SRexit, to a 1-cycle command is shown, but behavior is similar for \nSRX to a 2-cycle command. Behavior is similar for Frequency Change during Self Refresh, with or \nwithout VREF and/or ODT changes. Pulsing CS_n during tCSL_SRexit is not required for Self Refresh \nexit (e.g., CS_n may optionally be held low for the full tCSL_SRexit duration).\nNOTE 1\nBoth tCSH_SRexit and tCSL_SRexit timings must be satisfied to guarantee DRAM operation.\nNOTE 2\nWhen tCSH_SRexit,min expires, the CA bus is allowed to transition from all bits High to any valid (V) level. Prior to CS_n being \nregistered Low at tc+1, the CA bus must transition to NOP conforming to the CAI state of the DRAM and complying with applicable \nDRAM input timing parameters.\nFigure 56 — Self-Refresh Entry/Exit Timing in 2N Mode w/ 1-Cycle Exit Command\nt0\nt2\nt1\nt3\nt4\nt5\nta\nta+1\nta+2\nta+3\nta+5\ntb\ntb+1\ntb+2\ntb+3\ntd+1\ntd+3\nte+1\nte+2\nta+4\nte+3\ntb+4\ntc\ntc+1\ntc+5\ntd+4 te\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nMaintain Self Refresh\nDRAM to transition to\nCMOS based receiver\nEnter Self Refresh\nExit Self Refresh\nFirst Valid 1-cycle\nCommand not requiring DLL\nCS RTT_OFF\nMR ODT STATE\nDES\nDES\nDES/\nNOP\nNOP\ntCSL_SRexit\ntCSH_SRexit\nOptional\nCS Toggle\nOptional\nCS Toggle\nNOP\nCA Bus Held High\nJEDEC Standard No. 79-5\nPage 142\n4.10\nPower Down Mode",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "not requiring DLL\nCS RTT_OFF\nMR ODT STATE\nDES\nDES\nDES/\nNOP\nNOP\ntCSL_SRexit\ntCSH_SRexit\nOptional\nCS Toggle\nOptional\nCS Toggle\nNOP\nCA Bus Held High\nJEDEC Standard No. 79-5\nPage 142\n4.10\nPower Down Mode\nDDR5’s power down mode is new to the DDR family, as it no longer has a CKE pin to control entry and \nexit. Instead, the PDE/PDX move to command based, triggered by the CS_n. Once in PD mode, the CS_n \nacts effectively like the historic CKE pin, waiting for it to transition from HIGH to LOW (with its \ncommand). In PDE mode, it should be sampled on every edge.\n4.10.1   Power-Down Entry and Exit\nPower-down is entered when the command is registered. Unlike Self Refresh Mode, CS_n will NOT be \nheld low constantly while in Power-Down. Timing diagrams are shown in Figure 57 with details for entry \nand exit of Power-Down.\nThe DLL should be in a locked state when power-down is entered for fastest power-down exit timing. \nSDRAM design provides all AC and DC timing and voltage specification as well as proper DLL operation \nas long as DRAM controller complies with SDRAM specifications.\nDuring Power-Down, if all banks are closed after any in-progress commands are completed, the device \nwill be in precharge Power-Down mode; if any bank is open after in-progress commands are completed, \nthe device will be in active Power-Down mode.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "r any in-progress commands are completed, the device \nwill be in precharge Power-Down mode; if any bank is open after in-progress commands are completed, \nthe device will be in active Power-Down mode.\nEntering power-down deactivates the input and output buffers, excluding CK_t, CK_c, CS_n, RESET_n. If \nCA11=L during the PDE command, CA1 and CA4 will also be excluded, allowing the appropriate NT \nODT command to be passed through and decoded by the non-target SDRAM while the target SDRAM \nremains in power down (i.e., the SDRAM will monitor commands that utilize NT ODT via CA1 and CA4 \nand will not exit Power Down if a valid NT ODT command is registered). If CA11=H during the PDE \ncommand, only the PDX command, qualified by CS_n, is legal during power down. If CA11=L during the \nPDE command, only NT ODT commands and PDX commands, qualified by CS_n, are legal during power \ndown. Refer to Table 241 for more information.\nMRR NT ODT commands during Power Down are not support with Burst on the fly (OTF) modes in \nMR0:OP[1:0].\nWhen power-down is entered with ODT control enabled (CA11=L) the DRAM will continue to accept NT \ntermination commands throughout the power-down process, including entry and exit. Upon entry, during \nthe tCPDED period, the DRAM will be switching from decoding all CA bus command bits to only \ndecoding CA1 and CA4. During this time all CA command bits must be valid when CS_n is asserted with \nthe full RD or WR command, as the DRAM may still be decoding the full command. Following tCPDED, \nonly CA1 and CA4 need be valid as the DRAM will be ignoring the others. Following the PDX command, \nall CA command bits must be valid for NT termination commands also, as the DRAM will be transitioning \nto decoding all bits. It is only the time between tCPDED completion and tXP that CA13:5, 3:2, & 0 need \nnot be valid.\nJEDEC Standard No. 79-5\nPage 143\n4.10.1   Power-Down Entry and Exit (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ning \nto decoding all bits. It is only the time between tCPDED completion and tXP that CA13:5, 3:2, & 0 need \nnot be valid.\nJEDEC Standard No. 79-5\nPage 143\n4.10.1   Power-Down Entry and Exit (Cont’d)\nNOTE 1\nThere is no specific PDX command. In the case of systems with register using CAI, the encoding out of the register may be inverted \nfrom a NOP type command.\nNOTE 2\nDiagram is shown with a valid 2-cycle command after tXP for simplicity. 1-cycle valid commands are also legal.\nNOTE 3\nCS_n shall be held HIGH, not toggled, during Power-Down, except Non-Target ODT command when PDE with CA11=L is asserted.\nFigure 57 — Power-Down Entry and Exit Mode\nThe DLL is kept enabled during precharge power-down or active power-down. (If RESET_n goes low\nduring Power-Down, the DRAM will be out of PD mode and into reset state). Power-down duration is\nlimited by 5 x tREFI1 of the device.\nTable 271 — Power-Down Entry Definitions\nStatus of DRAM\nDLL\nPD Exit\nRelevant Parameters\nActive\n(A bank or more Open)\nOn\nFast\ntXP to any valid command\nPrecharged\n(All banks Precharged)\nOn\nFast\ntXP to any valid command.\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\nta+6 tb\ntb+1\ntb+2\ntb+3\ntc+2\ntc+4\ntd+2\ntd+3\nta+5\ntd+4\ntb+4 tb+5\ntb+6\ntc\ntd\ntd+1\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nEnter Power Down\nExit Power Down\nCS used to trigger exit of PD\nFirst cycle of 2-cycle\nvalid command\nJEDEC Standard No. 79-5\nPage 144\n4.10.1   Power-Down Entry and Exit (Cont’d)\nTable 272 — Power Down Timing Parameters\nParameter\nSymbol\nMin\nMax\nUnit\nNote\nCommand pass disable delay\ntCPDED\nmax(5ns, 8nCK)\n-\nns\nMinimum Power Down Time\ntPD\nmax(7.5ns, 8nCK)\n-\nns\nExit Power Down to next valid com-\nmand\ntXP\nmax(7.5ns, 8nCK)\nns\nTiming of ACT command to Power \nDown Entry command\ntACTPDEN\n2\nnCK\n1\nTiming of PREab, PREsb or PREpb to \nPower Down Entry command\ntPRPDEN\n2\nnCK\n1\nTiming of RD or RD w/AP to Power \nDown Entry command\ntRDPDEN\nRL+RBL/2+1\nnCK\n4",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "to Power \nDown Entry command\ntACTPDEN\n2\nnCK\n1\nTiming of PREab, PREsb or PREpb to \nPower Down Entry command\ntPRPDEN\n2\nnCK\n1\nTiming of RD or RD w/AP to Power \nDown Entry command\ntRDPDEN\nRL+RBL/2+1\nnCK\n4\nTiming of WR to Power Down Entry \ncommand\ntWRPDEN\nWL+WBL/2+(tWR/\ntCK(avg))+1\nnCK\n2, 4\nTiming of WR w/AP to Power Down \nEntry command\ntWRAPDEN\nWL+WBL/2+WR+1\nnCK\n3, 4\nTiming of REFab or REFsb command \nto Power Down Entry command\ntREFPDEN\n2\nnCK\nTiming of MRR to command to Power \nDown Entry command\ntMRRPDEN\nRL+8+1\nnCK\n4\nTiming of MRW command to Power \nDown Entry command\ntMRWPDEN\ntMRD(min)\nnCK\nTiming of MPC command to Power \nDown Entry command\ntMPCPDEN\ntMPC_delay\nnCK\n5\nNOTE 1\n Powerdown command can be sent while operations such as row activation, precharge, auto-precharge or refresh are in progress but \nIDD spec will not be applied until the operations are finished. \nNOTE 2\ntWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR/tCK.\nNOTE 3\nWR in clock cycles as programmed in MR6.\nNOTE 4\nRD/WR/MRR can refer to both Target command and Non-Target command when CA11=H during PDE command.\nNOTE 5\ntMPD_delay is a valid timing parameter for all MPC commands except:\na) Enter CS training Mode, Enter CA Training Mode, PDA Enumerate ID Program Mode because Power Down Entry is not supported \nfor these MPC commands.\nb) Apply VrefCA, VrefCS and RTT_CA/CS/CK because this MPC command requires waiting for VrefCA_time/VREFCS_time.\nTable 273 — Valid Command During Power Down with ODT Enabled\nCA1\nCA4\nCommand\nOperation of DRAM in Power Down\nL\nL\nWrite\nDRAM will enable ODT_WR_NOM\nL\nH\nRead\nDRAM will enable ODT_RD_NOM\nH\nL\nIllegal\nIllegal. CS_n will NOT be asserted to a powered down DRAM with this combination\nH\nH\nPDX(NOP)\nExit Power Down\nNOTE\nMRR NT ODT commands during Power Down are not supported with Burst on the fly (OTF) modes in MR0:OP[1:0].\nJEDEC Standard No. 79-5\nPage 145\n4.11\nInput Clock Frequency Change",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "X(NOP)\nExit Power Down\nNOTE\nMRR NT ODT commands during Power Down are not supported with Burst on the fly (OTF) modes in MR0:OP[1:0].\nJEDEC Standard No. 79-5\nPage 145\n4.11\nInput Clock Frequency Change\nOnce the DDR5 SDRAM is initialized, the DDR5 SDRAM requires the clock to be “stable” during almost \nall states of normal operation. This means that, once the clock frequency has been set and is to be in the \n“stable state”, the clock period is not allowed to deviate except for what is allowed for by the clock jitter \nand SSC (spread spectrum clocking) specifications.\nThe input clock frequency can be changed from one stable clock rate to another stable clock rate under Self \nRefresh w/Frequency Change mode. Outside Self-Refresh w/Frequency Change mode, it is illegal to \nchange the clock frequency.\nPrior to entering Self-Refresh w/ Frequency Change mode, the host must program tCCD_L/tDLLK via \nMR13:OP[3:0] to the desired target frequency and configure VREFCA, RTT_CK, RTT_CS and RTT_CA \nif needed.\nOnce the DDR5 SDRAM has been successfully placed into Self-Refresh w/Frequency Change mode and \ntCKLCS has been satisfied, the state of the clock becomes a don’t care. Once a don’t care, changing the \nclock frequency is permissible, provided the new clock frequency is stable prior to tCKSRX. During \ntCSL_FreqChg and prior to exiting Self-Refresh, the DRAM will automatically apply the changes to \ntCCD_L/tDLLK, VREFCA, RTT_CK, RTT_CS and RTT_CA. When entering and exiting Self-Refresh \nmode for the sole purpose of changing the clock frequency, the Self-Refresh entry and exit specifications \nmust still be met as outlined in Section 4.9. For the new clock frequency, Mode Registers may need to be \nconfigured (to program the appropriate CL, Preambles, Write Leveling Internal Cycle Alignment, etc.) \nprior to normal operation.\nThe DDR5 SDRAM input clock frequency is allowed to change only within the minimum and maximum \noperating frequency specified for the particular speed grade.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "lignment, etc.) \nprior to normal operation.\nThe DDR5 SDRAM input clock frequency is allowed to change only within the minimum and maximum \noperating frequency specified for the particular speed grade.\n4.11.1   Frequency Change Steps \nThe following steps must be taken:\n1\nPrior to SRE command, there are several modes that must or can be configured:\na\nThe host MUST program tCCD_L/tDLLK via MR13:OP[3:0] to the desired target frequency. During this \nstage, the values are set but not enabled.\nb\nThe host can configure the appropriate CS/CA/CK ODT settings via Mode Register (MR32 & MR33) if new \nvalues are needed for the new target frequency. During this stage, the values are set but not enabled.\nc\nThe host can configure the VREFCA & VREF CS via the VREFCA or VREFCS command(s). During this \nstage, the values are set but not enabled.\n2\nEnter SREF (Self Refresh Entry w/ Frequency Change) by sending the appropriate command (Similar to SRE \nwith CA9=’L’).\n3\nAfter tCPDED, the CS_n will transition low, indicating to the DRAM that the terminations are safe to turn off. \n4\nAfter tCKLCS, the clocks can be turned off.\n5\nDevice enters Self Refresh.\n6\nAt this time, changing the clock frequency is permissible, provided the new clock frequency is stable prior to \ntCKSRX\n7\nExiting Self-Refresh w/Frequency Change follows the same process as normal Self-Refresh exit.\n8\nAfter tXS, any additional mode registers that are needed for the new frequency can be configured or other \ncommands not requiring a DLL may be issued. (ACT, MPC, MRW, PDE, PDX, PRE(ab,sb,pb), REF(ab,sb), \nRFM(ab,sb), SRE, VREFCA & WRP)\n9\nAfter tXS_DLL, normal operations resume and all commands are legal.\nJEDEC Standard No. 79-5\nPage 146\n4.11.1   Frequency Change Steps (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "E(ab,sb,pb), REF(ab,sb), \nRFM(ab,sb), SRE, VREFCA & WRP)\n9\nAfter tXS_DLL, normal operations resume and all commands are legal.\nJEDEC Standard No. 79-5\nPage 146\n4.11.1   Frequency Change Steps (Cont’d)\nNOTE 1\nWhile in 2N mode, tCSL_SRexit will not be statically held low (as shown in the figure), as it will pulse for each 2 cycle period. Refer to \nSection 4.9.1 for more details.\nNOTE 2\nBoth tCSH_SRexit and tCSL_SRexit timings must be satisfied to guarantee DRAM operation.\nNOTE 3\nDiagram is shown with a valid 2-cycle command after tXS for simplicity. 1-cycle valid commands are also legal.\nNOTE 4\nWhen tCSH_SRexit,min expires, the CA bus is allowed to transition from all bits High to any valid (V) level. Prior to CS_n being \nregistered Low at tc+1, the CA bus must transition to NOP conforming to the CAI state of the DRAM and complying with applicable \nDRAM input timing parameters.\nFigure 58 — Frequency Change during Self Refresh\nTable 274 — Self Refresh w/Freq Change (for Reference)\nFunction \nAbbrevi-\nation\nCS\nNOTES\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13\nSelf Refresh Entry w/\nFrequency Change\nSREF\nL\nH\nH\nH\nL\nH\nV\nV\nV\nV\nL\nL\nV\nV\nV\n1\nNOTE 1\nSee Table 241 for details\nTable 275 — Self-Refresh Frequency Change Timing Parameters\nParameter\nSymbol\nMin\nMax\nUnit\nNote\nSelf-Refresh CS_n low Pulse width \nwith Freq Change\ntCSL_\nFreqChg\nVrefCA_time\n-\nns\n1\nNOTE 1\nSince frequency can require VREFCA and CA/CK/CS ODT Changes, the min time is longer than the traditional tCSL when the SRE \ncommand with CA9=L is used.\nt0\nt2\nt1\nt3\nt4\nt5\nta\nta+1\ntb\ntb+1\ntb+2\ntb+3\ntd+1\ntd+3\nte+1\nte+2\nte+3\ntb+4\ntc\ntc+1\ntc+3\ntd+4 te\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nEnter Self Refresh\nExit Self Refresh\nFirst cycle of 2-cycle valid\ncommand not requiring DLL\nCS RTT_OFF\nMR ODT STATE\ntCSL_SRexit\ntCSH_SRexit\nPrevious Clock Frequency\nNew Clock Frequency\nTerminations turn off\nTerminations turn on\nNOP\nCA Bus Held High\nJEDEC Standard No. 79-5\nPage 147\n4.12\nMaximum Power Saving Mode (MPSM)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "L_SRexit\ntCSH_SRexit\nPrevious Clock Frequency\nNew Clock Frequency\nTerminations turn off\nTerminations turn on\nNOP\nCA Bus Held High\nJEDEC Standard No. 79-5\nPage 147\n4.12\nMaximum Power Saving Mode (MPSM)\nWhen Maximum Power Saving Mode is enabled by setting the MPSM enable (MR2:OP[3]) bit to ‘1’ using \nMRW command, the device enters Maximum Power Saving Mode Idle (MPSM Idle) state. When \nMaximum\nPower Saving Mode for Device 15 is enabled by setting the Device 15 MPSM enable bit (MR2:OP[5]) to \n‘1’ using MRW command, and the device’s PDA Enumerate ID (MR1 bits OP[3:0]) are equal to 15, the \ndevice enters Maximum Power Saving Mode Idle (MPSM Idle) state. Setting the Device 15 MSPM enable \nbit to ‘1’ must be done after PDA device enumeration is complete. Once the DRAM is placed into the \nMPSM Idle state, it can stay in that state indefinitely, or it can further enter either Maximum Power Saving \nMode Power Down (MPSM Power Down) state or Maximum Power Saving Mode Self Refresh (MPSM \nSelf Refresh) state.\nData retention is not guaranteed when DRAM is in any of MPSM states. Mode register status and Soft PPR \ninformation is preserved.\nFigure 59 — State Diagram for Maximum Power Saving Mode\nTable 276 — MPSM Configuration Options\nMPSM MR2:OP[3]\nDevice 15 MPSM MR2:OP[5]\nPDA Enumeration ID \nMR1:OP[3:0]\nAction\n1\nX\nX\nEnter MPSM on MRW\nX\n1\n1111\nEnter MPSM on MRW\n0\n0\nX\nExit MPSM on MRW\n0\nX\nNot equal to 1111\nExit MPSM on MRW\nAny command is allowed, but \nDRAM can ignore commands \nexcept MRW/SRE/PDE.\nPDE ODT=L: with NT ODT\nPDE ODT=H: without NT ODT\nBuffer State for Reference\nState Diagram for MPSM\nData retention is not guaranteed\nJEDEC Standard No. 79-5\nPage 148\n4.12.1   MPSM Idle State",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "W/SRE/PDE.\nPDE ODT=L: with NT ODT\nPDE ODT=H: without NT ODT\nBuffer State for Reference\nState Diagram for MPSM\nData retention is not guaranteed\nJEDEC Standard No. 79-5\nPage 148\n4.12.1   MPSM Idle State\nWhen DDR5 SDRAM is in this state, it ignores all types of commands except MRW, ODT, Power Down \nEntry (PDE) and Self Refresh Entry (SRE) commands. MRW, ODT, PDE and SRE commands are \nexecuted normally. DRAM shall not respond to any other command except these four command types. \nDLL status is same as in normal idle state. DRAM continues to drive CA ODT as programmed.\nNormal command timing parameters are applied in this state, except that tREFI doesn’t need to be satisfied \nas Refresh command doesn’t need to be issued in this state.\n4.12.2   MPSM Power Down State\nMPSM Power Down state is entered by Power Down Entry command from MPSM Idle state. When DDR5 \nSDRAM is in this state, it responds to ODT command normally as it does in precharged power down state. \nDLL status is same as in normal precharged power down state.\nWhen the Power Down Exit command is issued, the DRAM goes back to the MPSM Idle state after tXP.\nNormal Power Down command timings are applied in this state, except the tREFI requirement.\n4.12.3   MPSM Deep Power Down State\nMPSM Deep Power Down (DPD) state is entered and exited by Self Refresh Entry and Exit commands \nfrom/to MPSM Idle state. Input signal requirements to the DRAM in this state are same to those in the Self \nRefresh mode. DRAM shall not execute any internal Refresh operation in this state.\nWhen the Power Down Exit command is issued, the DRAM goes back to the MPSM Idle state after tXS. \ntXS_DLL must be met prior to issuing any commands that require a locked DLL.\nNormal Self Refresh command timings are applied in this state.\n4.12.4   MPSM Command Timings\nThe device can exit from the MPSM Idle state by programming the MPSM enable (MR2:OP[1]) bit to ‘0’ \nusing the MRW command.\nMPSM exit to the first valid command delay is tMPSMX.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "MPSM Command Timings\nThe device can exit from the MPSM Idle state by programming the MPSM enable (MR2:OP[1]) bit to ‘0’ \nusing the MRW command.\nMPSM exit to the first valid command delay is tMPSMX.\nFigure 60 — Maximum Power Saving Mode exit timings\nTable 277 — Maximum Power Saving Mode Timing Parameters\nSymbol\nDescription\nmin\nmax\nunit\ntMPSMX\nMPSM exit to first valid command delay\ntMRD\n-\nns\nMPSM\nexit\nMPSM\nPower Down\nPD entry\nPD exit\nValid\nMPSM\nexit\nMPSM Deep\nPower Down\nSR entry\nSR exit\nValid\nJEDEC Standard No. 79-5\nPage 149\n4.13\nRefresh Operation\nThe Refresh command (REF) is used during normal operation of the DDR5 SDRAMs. This command is \nnon persistent, so it must be issued each time a refresh is required. The DDR5 SDRAM requires Refresh \ncycles at an average periodic interval of tREFI.\nThere are three types of refresh operations supported by DDR5 SDRAMs.\n-\nNormal Refresh: By issuing All Bank Refresh (REFab) command in Normal Refresh mode\n-\nFine Granularity Refresh: By issuing All Bank Refresh (REFab) command in Fine Granularity Refresh mode\n-\nSame Bank Refresh: By issuing Same Bank Refresh (REFsb) command in Fine Granularity Refresh mode\nThis section describes the details of the refresh operations and requirements for each of the refresh \noperation types as well as the transitions between the refresh operation types.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "rity Refresh mode\nThis section describes the details of the refresh operations and requirements for each of the refresh \noperation types as well as the transitions between the refresh operation types.\nFor Normal Refresh and Fine Granularity Refresh operations, all banks of the SDRAM must be precharged \nand idle for a minimum of the precharge time tRP(min) before the All Bank Refresh command (REFab) \ncan be issued. The refresh addressing is generated by the internal refresh controller during the refresh \ncycle. The external address bus is only required to be in a valid state once this cycle has started. When the \nrefresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay \nbetween the Refresh command and the next valid command, except DES, PDE and non-Target ODT \ncommands, must be greater than or equal to the minimum Refresh cycle time tRFC(min) as shown in \nFigure 61 and Figure 62. Note that the tRFC timing parameter depends on memory density and the refresh \nmode setting, which can be set to Normal Refresh mode or Fine Granularity Refresh (FGR) mode.\nFigure 61 — Refresh Command Timing (Example of Normal Refresh Mode)\nTa0\nTb0\nTab1\nTb2\nTa1\nTb3\nTc0\nTc1\nVALID\nVALID\nREF\nDES\nVALID\nVALID\nVALID\nVALID\nREF\nVALID\ntREFI(max. 5 xtREFI1)\nDRAM must be idle\nDRAM must be idle\nTime Break\nDon’t Care\nNOTE 1   Only DES or non-Target ODT commands are allowed after Refresh command is issued until tRFC1(min) expires.\nNOTE 2   Time interval between two Refresh commands may be extended to a maximum of 5 x tREFI1.\nJEDEC Standard No. 79-5\nPage 150\n4.13   Refresh Operation (Cont’d)\nFigure 62 — Refresh Command Timing (Example of Fine Granularity Refresh Mode)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "sh commands may be extended to a maximum of 5 x tREFI1.\nJEDEC Standard No. 79-5\nPage 150\n4.13   Refresh Operation (Cont’d)\nFigure 62 — Refresh Command Timing (Example of Fine Granularity Refresh Mode)\n4.13.1   Refresh Modes\nThe DDR5 SDRAM has two different Refresh modes with two different refresh cycle time (tRFC) settings. \nThere is a Normal Refresh mode setting and a Fine Granularity Refresh (FGR) mode setting. The FGR \nmode provides a shorter refresh cycle time (tRFC2) but also requires All Bank Refresh commands \n(REFab) to be provided twice as often (tREFI is divided by two, i.e., tREFI2 = tREFI1/2). The Refresh \nmode setting is programed by MRW command as shown in Table 278. The Refresh Modes are fixed until \nchanged by MRW command to MR4 OP[4]. No on-the-fly Refresh mode change is supported.\n4.13.2   Changing Refresh Mode\nIf Refresh Mode is changed by MRW, the new tREFI and tRFC parameters would be applied from the \nmoment of the rate change. As shown in Figure 63, when an All Bank Refresh command is issued to the \nDRAM in Normal Refresh mode, then tRFC1 and tREFI1 are applied from the time that the command \n(REFab) was issued. And when an All Bank Refresh command is issued in Fine Granularity Refresh \n(FGR) mode, then tRFC2 and tREFI2 should be satisfied.\nTable 278 — Mode Register Definition for Refresh Mode\nMR4 OP[4]\nRefresh Mode (tRFC setting)\n0\nNormal Refresh Mode (tRFC1)\n1\nFine Granularity Refresh Mode (tRFC2)\nTa0\nTb0\nTab1\nTb2\nTa1\nTb3\nTc0\nTc1\nVALID\nVALID\nREF\nDES\nVALID\nVALID\nVALID\nVALID\nREF\nVALID\ntREFI(max. 9 xtREFI2)\nDRAM must be idle\nDRAM must be idle\nTime Break\nDon’t Care\nNOTE 1   Only DES or non-Target ODT commands are allowed after Refresh command is issued until tRFC2(min) expires.\nNOTE 2   Time interval between two Refresh commands may be extended to a maximum of 9 x tREFI2.\nJEDEC Standard No. 79-5\nPage 151",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "s are allowed after Refresh command is issued until tRFC2(min) expires.\nNOTE 2   Time interval between two Refresh commands may be extended to a maximum of 9 x tREFI2.\nJEDEC Standard No. 79-5\nPage 151\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.13.2   Changing Refresh Mode (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "d be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.13.2   Changing Refresh Mode (Cont’d)\nFigure 63 — Refresh Mode Change Command Timing\nThe following conditions must be satisfied before the Refresh mode can be changed. Otherwise, data \nretention of DDR5 SDRAM cannot be guaranteed.\n1\nIn the Normal Refresh mode, the REFab command must complete and tRFC1 must be satisfied before issuing the \nMRW command to change the Refresh Mode.\n2\nIf performing REFab commands in the Fine Granularity Refresh mode, it is recommended that an even number of \nREFab commands are issued to the DDR5 SDRAM since the last change of the Refresh mode with an MRW \ncommand before the Refresh mode is changed again by another MRW command. If this condition is met, no \nadditional Refresh commands are required upon the Refresh mode change. If this condition is not met, one extra \nREFab command is required to be issued to the DDR5 SDRAM upon Refresh mode change. This extra Refresh \ncommand is not counted toward the computation of the average refresh interval (tREFI). See Figure 64.\n3\nIf performing REFsb commands in the Fine Granularity Refresh mode, it is recommended that all banks have \nreceived an even number of REFsb command since the last change of the Refresh mode with an MRW command \nbefore the Refresh mode is changed again by another MRW command, since a REFab command will reset the \ninternal bank counter. If this condition is met, no additional refresh commands are required upon the Refresh \nmode change. If this condition is not met, one extra REFab command is required to be issued to the DDR5 \nSDRAM upon Refresh mode change. This extra Refresh commands is not counted toward the computation of the \naverage refresh interval (tREFI). See Figure 65 for 16Gb and higher density DRAM with 4 banks in a bank group \nexample.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "hange. This extra Refresh commands is not counted toward the computation of the \naverage refresh interval (tREFI). See Figure 65 for 16Gb and higher density DRAM with 4 banks in a bank group \nexample.\nFigure 64 — Refresh Mode Change from FGR 2x to Normal 1x Command Timing\nDES\nREFab\nDES\nDES\nDES\nDES\nDES\nREFab\nVALID\nValid\nDES\nMRW\nDES\nDES\nNOTE 1   Refresh mode is Normal Refresh mode before the MRW and FGR mode after the MRW\nFGR 2x, odd REFab count, to Normal 1x Refresh Mode\nTIME BREAK\nDON'T CARE\nINIT\nREFab\nVALID\nREFab\nREFab\nREFab\nVALID\nMRW\nVALID\nFGR 2x Refresh Mode\nNormal 1x Refresh Mode\nEven\nEven\nREF\nCount\nREF\nMode\nFGR 2x, even REFab count, to Normal 1x Refresh Mode (recommended)\nn+1\nGlobal Refresh\nCounter\nn\nn+8\nn+2\nn+6\nINIT\nREFab\nVALID\nREFab\nREFab\nREFab\nVALID\nMRW\nVALID\nFGR 2x Refresh Mode\nNormal 1x Refresh Mode\nEven\nEven\nREF\nCount\nREF\nMode\nn+1\nGlobal Refresh\nCounter\nn\nn+8\nn+2\nn+6\nJEDEC Standard No. 79-5\nPage 152\n4.13.2   Changing Refresh Mode (Cont’d)\nFigure 65 — 16Gb and Higher Density DRAM Refresh Mode Change from FGR 2x REFsb to \nNormal 1x Command Timing\nTIME BREAK\nDON'T CARE\nFGR 2x Refresh Mode\nNormal 1x Refresh Mode\nFGR 2x, all banks received REFsb and even REF count, to Normal 1x Refresh Mode (recommended)\nMRW\nREFsb REFsb REFsb REFsb\nBA[1:0]\n0b00\n0b01\n0b10\n0b11\nREFsb REFsb REFsb REFsb\n2\nInternal Bank\nCounter\n1\n0\n3\n2\n1\n0\n3\n0\nn+1\nGlobal Refresh\nCounter\nn\nFGR 2x, not all banks received REFsb and odd REF count, to Normal 1x Refresh Mode\nREFsb REFsb REFsb REFsb\nBA[1:0]\n0b00\n0b01\n0b10\n0b11\n2\nInternal Bank\nCounter\n1\n0\n3\n1\n0\nGlobal Refresh\nCounter\nn\nFGR 2x, all banks received REFsb but odd REF count, to Normal 1x Refresh Mode\nREFsb REFsb REFsb REFsb\nBA[1:0]\n0b00\n0b01\n0b10\n0b11\n2\nInternal Bank\nCounter\n1\n3\n0\nGlobal Refresh\nCounter\nn\nFGR 2x, not all banks received REFsb but even REF count, to Normal 1x Refresh Mode\nBA[1:0]\n0b00\n0b01\n0b10\n2\nInternal Bank\nCounter\n1\n0\nGlobal Refresh\nCounter\nn\nREFab\nREFab\nVALID\nVALID\nNormal 1x Refresh Mode\nREFab\nREFab\nVALID\nVALID",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "d REFsb but even REF count, to Normal 1x Refresh Mode\nBA[1:0]\n0b00\n0b01\n0b10\n2\nInternal Bank\nCounter\n1\n0\nGlobal Refresh\nCounter\nn\nREFab\nREFab\nVALID\nVALID\nNormal 1x Refresh Mode\nREFab\nREFab\nVALID\nVALID\nNormal 1x Refresh Mode\nMRW\nREFab\nREFab\nVALID\nVALID\nREFab\nNormal 1x Refresh Mode\nMRW\nREFab\nREFab\nVALID\nVALID\nREFab\nNo credit for these\nREFsb Commands\nNo credit for these\nREFsb Commands\nNo credit for these\nREFsb Commands\nJEDEC Standard No. 79-5\nPage 153\n4.13.3    Same Bank Refresh\nSame Bank Refresh command (REFsb) allows the DDR5 DRAM to apply the refresh process to a specific \nbank in each bank group   unlike the All Bank Refresh command (REFab) which applies the refresh \nprocess to all banks in every bank group. The determination whether a Same Bank Refresh or an All Bank \nRefresh is executed by the DRAM depends on whether REFsb or REFab command is issued, as shown in \nTable 241. The REFsb command is only allowed in FGR mode (MR4[OP4]=1).\nEach Same Bank Refresh command (REFsb) increments an internal bank counter and once the bank \ncounter equals the number of available banks in a bank group, it will reset and start over on the next \nsubsequent REFsb. Each time the internal bank counter resets and starts over on the next subsequent \nREFsb, the global refresh counter will also increment. A REFsb command can be issued to any bank and in \nany bank order. However, every bank must have one REFsb command issued to it before any bank may be \nissued a subsequent REFsb command; thus, a subsequent REFsb command issued to the same bank prior \nto every bank receiving a REFsb command is illegal. The first REFsb command issued is the \n“Synchronization” REFsb command and the “Synchronization” count resets the internal bank counter to \nzero when either:\na)  every bank has received one REFsb command,\nb)  RESET is applied,\nc)  entering/exiting self refresh mode, or\nd)  REFab is issued.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ation” count resets the internal bank counter to \nzero when either:\na)  every bank has received one REFsb command,\nb)  RESET is applied,\nc)  entering/exiting self refresh mode, or\nd)  REFab is issued.\nThe DRAM’s global refresh counter increments when either a REFab is issued or when all banks have \nreceived their one REFsb command and the “Synchronization” count reset to zero. If a REFab command is \nissued when the bank counter is not zero, i.e., in the middle of same-bank refreshing, the SDRAM’s global \nrefresh counter will not increment until the completion of REFab, effectively losing the credits for any \nREFsb commands issued prior to the REFab. See Table 279 for details.\nJEDEC Standard No. 79-5\nPage 154\n4.13.3   Same Bank Refresh (Cont’d)\nThe REFsb command must not be issued to the device until the following conditions are met:\n-\ntRFC1 or tRFC2 has been satisfied after the prior 1x or 2x REFab command(s), respectively\n-\ntRFCsb has been satisfied after the prior REFsb command\n-\ntRP has been satisfied after the prior PRECHARGE command to that bank\n-\ntRRD_L has been satisfied after the prior ACTIVATE command (e.g., tRRD_L has to be met from ACTIVATE \nof a different bank in the same bank group to the REFsb targeted at the same bank group)\nAdditional restrictions for issuing the REFsb command:\n-\ntFAW has not been met (each REFsb counts as an ACTIVATE command for the four activate window timing \nrestriction)\nOnce a REFsb is issued, the target banks (one in each Bank Group) are inaccessible during the same-bank \nrefresh cycle time (tRFCsb); however, the other banks in each bank group are accessible and can be \naddressed during this same-bank refresh cycle. When the same-bank refresh cycle has completed, the \nbanks refreshed via the REFsb will be in idle state.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "s in each bank group are accessible and can be \naddressed during this same-bank refresh cycle. When the same-bank refresh cycle has completed, the \nbanks refreshed via the REFsb will be in idle state.\nAfter issuing REFsb command, the following conditions must be met:\n-\ntRFCsb must be satisfied before issuing a REFab command\n-\ntRFCsb must be satisfied before issuing an ACTIVATE command to the same bank\n-\ntREFSBRD must be satisfied before issuing an ACTIVATE command to a different bank.\nTable 279 — 16Gb and Higher Density DRAM Bank and Refresh Counter Increment Behavior\nCount # \nCommand\nBA0\nBA1\nRefresh Bank \n#\nInternal Bank \nCounter #\nGlobal Refresh Counter # \n(Row Address #)\n0\nRESET, REFab or SRE/SRX command\nand FGR mode on (MR4[OP4]=1)\nTo 0\n-\n1\nREFsb\n0\n0\n0\n0 to 1\nn\n2\nREFsb\n0\n1\n1\n1 to 2\n3\nREFsb\n1\n0\n2\n2 to 3\n4\nREFsb\n1\n1\n3\n3 to 0\n5\nREFsb\n1\n0\n2\n0 to 1\nn+1\n6\nREFsb\n0\n0\n0\n1 to 2\n7\nREFsb\n1\n1\n3\n2 to 3\n8\nREFsb\n0\n1\n1\n3 to 0\n9\nREFsb\n0\n0\n0\n0 to 1\nn+2\n10\nREFsb\n0\n1\n1\n1 to 2\n11\nREFab\nV\nV\n0-3\nTo 0\n12\nREFsb\n1\n1\n3\n0 to 1\nn+3\n13\nREFsb\n0\n1\n1\n1 to 2\n14\nREFsb\n0\n0\n0\n2 to 3\n15\nREFsb\n1\n0\n2\n3 to 0\n16\nREFab\nV\nV\n0-3\nTo 0\nn+4\n17\nREFab\nV\nV\n0-3\nTo 0\nn+5\n18\nREFab\nV\nV\n0-3\nTo 0\nn+6\n19\nREFsb\n1\n1\n3\n0 to 1\nn+7\n20\nREFab\nV\nV\n0-3\nTo 0\n21\nREFsb\n1\n0\n2\n0 to 1\nn+8\n22\nREFsb\n0\n1\n1\n1 to 2\n23\nREFsb\n0\n0\n0\n2 to 3\n24\nREFsb\n1\n1\n3\n3 to 0\nJEDEC Standard No. 79-5\nPage 155\n4.13.3   Same Bank Refresh (Cont’d)\nWhere n is the number of banks in a bank group, a single REFab command can be replaced with n REFsb \ncommands for the purpose of scheduling postponed refresh commands.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "3.3   Same Bank Refresh (Cont’d)\nWhere n is the number of banks in a bank group, a single REFab command can be replaced with n REFsb \ncommands for the purpose of scheduling postponed refresh commands.\n4.13.4   tREFI and tRFC Parameters\nThe maximum average refresh interval (tREFI) requirement for the DDR5 SDRAM depends on the refresh \nmode setting (Normal or FGR), and the device’s case temperature (Tcase). When the refresh mode is set to \nNormal Refresh mode, REFab commands are issued (tRFC1), and Tcase<=85°C, the maximum average \nrefresh interval (tREFI1) is tREFI. When the refresh mode is set to FGR mode, REFab commands are \nissued (tRFC2) and Tcase<=85°C, the maximum average refresh interval (tREFI2) is tREFI/2. This same \ntREFI/2 interval value is also appropriate if the refresh mode is set to Normal Refresh mode and REFab \ncommands are issued (tRFC1) but 85°C<Tcase<=95°C. Finally, if the refresh mode is set to FGR mode, \nREFab commands are issued (tRFC2), and 85°C<Tcase<=95°C, the maximum average refresh interval \n(tREFI2) is tREFI/4.\nThe DDR5 SDRAM includes an optional method for the host to indicate when Refresh commands are \nbeing issued at the 2x (tREFI2) refresh interval rate. The 2x Refresh Interval Rate indicator (MR4:OP[3]) \nalerts the DRAM if the host supports the refresh interval rate indication as part of the REF command using \nCA8. If enabled (MR4:OP[3]=1), the host will issue 1x REF commands with CA8=H (Tcase<=85°C), and \nthe host will issue 2x REF commands with CA8=L (Tcase any allowable temperature). MR4:OP[3] is a \nStatus Read/Write “SR/W” MR bit which shows DDR5 SDRAM support of this optional feature. Reading \nMR4:OP[3] will return a “1” if the 2x Refresh Interval Rate indicator is supported. A “0” will be returned \nif not supported.\ntREFI is based on the 8,192 refresh commands that need to be issued within the baseline tREF=32ms \nrefresh period on the DDR5 SDRAM.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "e indicator is supported. A “0” will be returned \nif not supported.\ntREFI is based on the 8,192 refresh commands that need to be issued within the baseline tREF=32ms \nrefresh period on the DDR5 SDRAM.\n4.13.5   tREFI and tRFC Parameters for 3DS Devices\nTypical platforms are designed with the assumption that no more than one physical rank is refreshed at the \nsame time. In order to limit the maximum refresh current (IDD5B1) for a 3D stacked SDRAM, it will be \nrequired to stagger the refresh commands to each logical rank in a stack.\nThe tRFC time for a single logical rank is defined as tRFC_slr and is specified as the same value as for a \nmonolithic DDR5 SDRAM of equivalent density. The minimum amount of stagger between refresh \ncommands sent to different logical ranks (tRFC_dlr) or physical ranks (tRFC_dpr) is specified to be \napproximately tRFC_slr/3 (see Table 283).\nTable 280 — Refresh Command Scheduling Separation Requirements\nSymbol \n Min Delay From \nTo\nNOTE\ntRFC1\nREFab\nREFab\n1\nACTIVATE command to any bank\ntRFC2 \nREFab\nREFab\n2\nACTIVATE command to any bank\nREFsb\ntRFCsb \nREFsb\nREFab\n2\nACTIVATE command to same bank as REFsb\nREFsb\ntREFSBRD\nREFsb\nACTIVATE command to different bank from REFsb\n2\ntRRD_L \nACTIVATE\nREFsb to different bank from ACTIVATE\n2\nNOTE 1\nMR4(OP[4]) set to Normal Refresh mode.\nNOTE 2\nMR4(OP[4]) set to FGR mode. REFsb command is valid only in FGR mode.\nJEDEC Standard No. 79-5\nPage 156\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.13.5   tREFI and tRFC Parameters for 3DS Devices (Cont’d)\nTable 281 — tREFI Parameters for REFab and REFsb Commands (including 3DS)\nCommand\nRefresh Mode\nSymbol & Range\nExpression\nValue\nUnit\nNotes\nREFab\nNormal \ntREFI1\n0C <= TCASE <= 85C\ntREFI\n3.9\nus\n1,2\n85C < TCASE <= 95C\ntREFI/2\n1.95\nus\n1,2",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "b and REFsb Commands (including 3DS)\nCommand\nRefresh Mode\nSymbol & Range\nExpression\nValue\nUnit\nNotes\nREFab\nNormal \ntREFI1\n0C <= TCASE <= 85C\ntREFI\n3.9\nus\n1,2\n85C < TCASE <= 95C\ntREFI/2\n1.95\nus\n1,2\nREFab\nFine Granularity\ntREFI2\n0C <= TCASE <= 85C\ntREFI/2\n1.95\nus\n1,2\n85C < TCASE <= 95C\ntREFI/4\n0.975\nus\n1,2\nREFsb\nFine Granularity\ntREFIsb\n0C <= TCASE <= 85C\ntREFI/(2*n)\n1.95/n\nus\n1,2,3\n85C < TCASE <= 95C\ntREFI/(4*n)\n0.975/n\nus\n1,2,3\nNOTE 1\nAll 3D Stacked (3DS) devices follow the same requirements as the monolith die regardless of logical rank.\nNOTE 2\n3DS specification covers up to 16Gb density. Future densities such as 24Gb or 32Gb could require different tREFI requirements.\nNOTE 3\nn is the number of banks in a bank group (e.g., 8G: n=2; 16G: n=4).\nTable 282 — tRFC Parameters by Device Density\nRefresh Operation\nSymbol\n8Gb \n16Gb \n24Gb\n32Gb\nUnits\nNotes\nNormal Refresh (REFab)\ntRFC1(min) \n195\n295\nTBD\nTBD\nns\nFine Granularity Refresh (REFab)\ntRFC2(min)\n130\n160\nTBD\nTBD\nns\nSame Bank Refresh (REFsb)\ntRFCsb(min)\n115\n130\nTBD\nTBD\nns\nTable 283 — 3DS tRFC Parameters by Logical Rank Density\nRefresh Operation\nSymbol\n8Gb \n16Gb \n24Gb\n32Gb\nUnits\nNotes\nNormal Refresh with \n3DS same logical rank\ntRFC1_slr(min) \ntRFC1(min) \nns\n1\nFine Granularity Refresh with \n3DS same logical rank\ntRFC2_slr(min)\ntRFC2(min) \nns\n1\nSame Bank Refresh with\n3DS same logical rank\ntRFCsb_slr(min)\ntRFCsb(min)\nns\n1\nNormal Refresh with \n3DS different logical rank\ntRFC1_dlr(min) \ntRFC1(min)/3\nns\n3\nNormal Refresh with \n3DS different physical rank\ntRFC1_dpr(min) \ntRFC1min/3\nns\n2, 3\nFine Granularity Refresh with \n3DS different logical rank\ntRFC2_dlr(min)\ntRFC2(min)/3\nns\n3\nFine Granularity Refresh with \n3DS different physical rank\ntRFC2_dpr(min)\ntRFC2min/3\nns\n2, 3\nSame Bank Refresh with\n3DS different logical rank\ntRFCsb_dlr(min)\ntRFCsb(min)/3\nns\n3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "min)\ntRFC2(min)/3\nns\n3\nFine Granularity Refresh with \n3DS different physical rank\ntRFC2_dpr(min)\ntRFC2min/3\nns\n2, 3\nSame Bank Refresh with\n3DS different logical rank\ntRFCsb_dlr(min)\ntRFCsb(min)/3\nns\n3\nNOTE 1\nAll 3D Stacked (3DS) devices follow the same requirements as the monolith die for same logical ranks\nNOTE 2\nParameter applies to dual-physical-rank (36 and 40 placement) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not apply \nto DIMMs built with higher current capacity PMICs.\nNOTE 3\n3DS tRFC parameters are to be rounded up to the nearest 1ns after the “tRFC*min”/3 calculation.\nTable 284 — Same Bank Refresh Parameters\nRefresh Mode\nSymbol\n8Gb \n16Gb \n24Gb \n32Gb\nUnits\nSame Bank Refresh to ACT delay\ntREFSBRD(min) \n30\n30\nTBD\nTBD\nns\nTable 285 — Same Bank Refresh Parameters for 3DS 2H, 4H\nRefresh Mode\nSymbol\n8Gb \n16Gb \n24Gb\n32Gb\nUnits\nSame Bank Refresh to ACT delay SLR\ntREFSBRD_slr(min) \n30\n30\nTBD\nTBD\nns\nSame Bank Refresh to ACT delay DLR\ntREFSBRD_dlr(min) \n15\n15\nTBD\nTBD\nns\nJEDEC Standard No. 79-5\nPage 157\n4.13.6   Refresh Operation Scheduling Flexibility\nIn general, a Refresh command needs to be issued to the DDR5 SDRAM regularly every tREFI interval. \nTo allow for improved efficiency in scheduling and switching between tasks, some flexibility in the \nabsolute refresh interval is provided.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "be issued to the DDR5 SDRAM regularly every tREFI interval. \nTo allow for improved efficiency in scheduling and switching between tasks, some flexibility in the \nabsolute refresh interval is provided.\nIn Normal Refresh mode, a maximum of 4 REFab commands can be postponed, meaning that at no point \nin time more than a total of 4 Refresh commands are allowed to be postponed. In case that 4 REFab \ncommands are postponed in a row, the resulting maximum interval between the surrounding REFab \ncommands is limited to 5 × tREFI1 (see Figure 66). At any given time, a maximum of 5 REFab commands \ncan be issued within 1 x tREFI1 window. Self-refresh mode may be entered with a maximum of 4 REFab \ncommands being postponed. After exiting Self-Refresh mode with one or more REFab commands \npostponed, additional REFab commands may be postponed to the extent that the total number of postponed \nREFab commands (before and after the Self-Refresh) will never exceed 4. During Self-Refresh Mode, the \nnumber of postponed REFab commands does not change.\nIn FGR Mode, the maximum REFab commands that may be postponed is 8, with the resulting maximum \ninterval between the surrounding REFab commands limited to 9 x tREFI2 (see Figure 67). At any given \ntime, a maximum of 9 REFab commands can be issued within 1 x tREFI2 window. The same maximum \ncount of 8 applies to postponed REFab commands around self-refresh entry and exit.\nFigure 66 — Postponing Refresh Commands (Example of Normal Refresh Mode - tREF1, tRFC1)\nFigure 67 — Postponing Refresh Commands (Example of Fine Granularity Refresh Mode - tRFC2)\n4 REFab Commands postponed\n8 REFab Commands postponed\nJEDEC Standard No. 79-5\nPage 158\n4.13.7   Self Refresh Entry and Exit",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "stponing Refresh Commands (Example of Fine Granularity Refresh Mode - tRFC2)\n4 REFab Commands postponed\n8 REFab Commands postponed\nJEDEC Standard No. 79-5\nPage 158\n4.13.7   Self Refresh Entry and Exit\nDDR5 SDRAM can enter Self Refresh mode anytime in Normal Refresh and FGR mode without any \nrestriction on the number of Refresh commands that have been issued during the mode before the Self \nRefresh entry. However, upon Self Refresh exit, extra Refresh command(s) may be required depending on \nthe condition of the Self Refresh entry. The conditions and requirements for the extra Refresh command(s) \nare defined as follows:\n1\nThere are no special restrictions for the Normal Refresh mode.\n2\nIf performing REFab commands in FGR mode, it is recommended that there should be an even number of REFab \ncommands before entry into Self Refresh since the last Self Refresh exit or MRW command that set the FGR \nmode. If this condition is met, no additional refresh commands are required upon Self Refresh exit. If this \ncondition is not met, one extra REFab command is required to be issued to the DDR5 SDRAM upon Self Refresh \nexit. These extra Refresh commands are not counted toward the computation of the average refresh interval \n(tREFI2). See Figure 68.\n3\nIf performing REFsb commands, it is recommended that all banks have received a REFsb command prior to \nentering Self Refresh, since entering and exiting Self Refresh will reset the internal bank counter. If this condition \nis met, no additional refresh commands are required upon Self Refresh exit, and REFsb commands again can be \nissued to any bank in any bank order. If this condition is not met, one extra REFab command or an extra REFsb \ncommand to each bank is required to be issued to the DDR5 SDRAM upon Self Refresh exit. These extra Refresh \ncommands are not counted toward the computation of the average refresh interval (16Gb and higher density \nDRAM with 4 banks per bank group example: tREFI2. See Figure 69).",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "h exit. These extra Refresh \ncommands are not counted toward the computation of the average refresh interval (16Gb and higher density \nDRAM with 4 banks per bank group example: tREFI2. See Figure 69).\nFigure 68 — FGR 2x to SREF Command Timing\nFGR 2x, odd REF count, to Self Refresh\nTIME BREAK\nDON'T CARE\nINIT\nREFab\nVALID\nREFab\nREFab\nREFab\nVALID\nVALID\nFGR 2x Refresh Mode\nFGR 2x Refresh Mode\nEven\nEven\nREF\nCount\nREF\nMode\nFGR 2x, even REF count, to Self Refresh (recommended)\nn+1\nGlobal Refresh\nCounter\nn\nm+2\nn+2\nm+1\nINIT\nREFab\nVALID\nREFab\nREFab\nREFab\nVALID\nVALID\nFGR 2x Refresh Mode\nFGR 2x Refresh Mode\nEven\nEven\nREF\nCount\nREF\nMode\nn+1\nGlobal Refresh\nCounter\nn\nm+2\nn+2\nm+1\nJEDEC Standard No. 79-5\nPage 159\n4.13.7   Self Refresh Entry and Exit (Cont’d)\nFigure 69 — 16Gb and Higher Density DRAM FGR 2x REFsb to SREF Command Timing\nTIME BREAK\nDON'T CARE\nFGR 2x Refresh Mode\nFGR 2x Refresh Mode\nEven\nREF\nCount\nREF\nMode\nFGR 2x all banks received REFsb and even REF count, to Self Refresh (recommended)\nREFsb REFsb REFsb REFsb\nBA[1:0]\n0b00\n0b01\n0b10\n0b11\nREFsb REFsb REFsb REFsb\nREFsb REFsb REFsb REFsb\nREFsb REFsb REFsb REFsb\n2\nInternal Bank\nCounter\n1\n0\n3\n2\n1\n0\n3\n0\n2\n1\n0\n3\n2\n1\n0\n3\n0\nm+1\nn+1\nm\nn+2\nGlobal Refresh\nCounter\nn\nFGR 2x Refresh Mode\nFGR 2x Refresh Mode\nOdd\nREF\nCount\nREF\nMode\nFGR 2x not all banks received REFsb and odd REF count, to Self Refresh\nREFsb REFsb REFsb REFsb\nBA[1:0]\n0b00\n0b01\n0b10\n0b11\nREFsb REFsb REFsb REFsb\nREFsb REFsb REFsb REFsb\n2\nInternal Bank\nCounter\n1\n0\n3\n2\n1\n0\n2\n1\n0\n3\n2\n1\n0\n3\n0\nm+1\nn+1\nm\nGlobal Refresh\nCounter\nn\nFGR 2x Refresh Mode\nFGR 2x Refresh Mode\nOdd\nREF\nCount\nREF\nMode\nFGR 2x all banks received REFsb but odd REF count, to Self Refresh\nREFsb REFsb REFsb REFsb\nBA[1:0]\n0b00\n0b01\n0b10\n0b11\nREFsb REFsb REFsb REFsb\nREFsb REFsb REFsb REFsb\n2\nInternal Bank\nCounter\n1\n0\n3\n0\n2\n1\n0\n3\n2\n1\n0\n3\n0\nm+1\nn+1\nm\nGlobal Refresh\nCounter\nn\nFGR 2x Refresh Mode\nFGR 2x Refresh Mode\nEven\nREF\nCount\nREF\nMode\nFGR 2x not all banks received REFsb but even REF count, to Self Refresh",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ter\n1\n0\n3\n0\n2\n1\n0\n3\n2\n1\n0\n3\n0\nm+1\nn+1\nm\nGlobal Refresh\nCounter\nn\nFGR 2x Refresh Mode\nFGR 2x Refresh Mode\nEven\nREF\nCount\nREF\nMode\nFGR 2x not all banks received REFsb but even REF count, to Self Refresh\nBA[1:0]\n0b00\n0b01\n0b10\nREFsb REFsb REFsb REFsb\nREFsb REFsb REFsb REFsb\n2\nInternal Bank\nCounter\n1\n3\n0\n2\n1\n0\n3\n2\n1\n0\n3\n0\nm+1\nm\nGlobal Refresh\nCounter\nn\nExtra REFsb\nCommands\nExtra REFsb\nCommands\nNo credit for these\nREFsb Commands\nNo credit for these\nREFsb Commands\nJEDEC Standard No. 79-5\nPage 160\n4.14\nTemperature Sensor\nDDR5 devices feature a temperature sensor whose status can be read. This sensor can be used to determine \nan appropriate refresh rate (MR4). Either the temperature sensor readout or the device TOPER may be \nused by the system to determine whether the refresh rate and operating temperature requirements are being \nmet.\nDDR5 devices shall monitor device temperature and update MR4 according to tTSI. Upon completion of \ndevice initialization, the device temperature status bits shall be no older than tTSI. MR4 will be updated \neven when device is in Self Refresh state.\nWhen using the temperature sensor, the actual device case temperature may be higher than the TOPER \nspecification that applies for the standard or elevated temperature ranges. For example, TCASE may be \nabove 85°C when MR4:OP[2:0]=010B. DDR5 devices shall allow for 2°C temperature margin between \nthe point at which the device updates the MR4 value and the point at which the controller reconfigures the \nsystem accordingly.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "[2:0]=010B. DDR5 devices shall allow for 2°C temperature margin between \nthe point at which the device updates the MR4 value and the point at which the controller reconfigures the \nsystem accordingly.\nThe four thresholds of the temperature sensor will be nominally 80°C, 85°C, 90°C and 95°C. The 2nd \nthreshold (nominally 85°C) is used by the system to switch to 2x refresh. The 4th threshold (nominally \n95°C) is used by the system to throttle activity to keep the DRAM at a safe operating temperature. The 1st \nthreshold (nominally 80°C) allows the system to take actions which delay reaching the 2nd threshold. The \n3rd threshold (nominally 90°C) allows the system to take actions which delay reaching the 4th threshold.\nTo ensure proper operation using the temperature sensor, applications should consider the following \nfactors: \n•\nTempGradient is the maximum temperature gradient experienced by the memory device at the temperature of \ninterest over a range of 2°C, measured in the range of interest 80-100°C.\n•\nReadInterval is the time period between MR4 reads from the system. \n•\nTempSensorInterval (tTSI) is the maximum delay between internal updates of MR4. \n•\nSysRespDelay is the maximum time between a read of MR4 and the response by the system.\nIn order to determine the required frequency of polling MR4, the system shall use the maximum \nTempGradient and the maximum response time of the system using the following equation:\nTempGradient x (ReadInterval + tTSI + SysRespDelay) ≤ TempMargin\nJEDEC Standard No. 79-5\nPage 161\n4.14   Temperature Sensor (Cont’d)\nFor example, if TempGradient is 10°C/s and the SysRespDelay is 100 ms:\n(10°C/s) x (ReadInterval + 32ms + 100ms) ≤ 2°C\nIn this case, ReadInterval shall be no greater than 68 ms.\nTable 286 — Temperature Sensor Parameters\nParameter\nSymbol\nMin/Max\nValue\nUnit\nNotes",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "is 100 ms:\n(10°C/s) x (ReadInterval + 32ms + 100ms) ≤ 2°C\nIn this case, ReadInterval shall be no greater than 68 ms.\nTable 286 — Temperature Sensor Parameters\nParameter\nSymbol\nMin/Max\nValue\nUnit\nNotes\nSystem Temperature Gradient\nTempGradient\nMax\nSystem Dependent\n°C/s \nMR4 Read Interval\nReadInterval\nMax\nSystem Dependent\nms\nTemperature Sensor Interval\ntTSI\nMax\n32\nms\nSystem Response Delay \nSysRespDelay\nMax\nSystem Dependent\nms\nDevice Temperature Margin\nTempMargin\nMax\n2\n°C\n1\nTemp Sensor Accuracy, \n2nd threshold trip point \nTempSensorAcc2\nMin\n78\n°C\n1,2\nTemp Sensor Accuracy, \n4th threshold trip point \nTempSensorAcc4\nMin\n88\n°C\n1,2\nRelative Trip Point, 2nd threshold \nminus 1st threshold\nRelativeTrip2m1\nMin/Max\nMin 3 / Max 7\n°C\n1,3\nRelative Trip Point, 3rd threshold \nminus 2nd threshold\nRelativeTrip3m2\nMin/Max\nMin 3 / Max 7\n°C\n1,4\nRelative Trip Point, 4th threshold \nminus 3rd threshold\nRelativeTrip4m3\nMin/Max\nMin 3 / Max 7\n°C\n1,4\nNOTE 1\nVerified by design and characterization, and may not be subject to production test.\nNOTE 2\nOnly the minimum (negative side) is specified for the second and fourth thresholds. The DRAM vendor is responsible for guaranteeing \ncorrect operation of 1x refresh for MR4 <= 010b, and correct operation of 2x refresh for MR4 <= 100b. This puts a vendor-specific \nconstraint on the Temperature Sensor Accuracy on the positive side.\nNOTE 3\nThe 1st threshold is defined relative to the 2nd threshold.\nNOTE 4\nThe 3rd threshold is defined relative to the 2nd and 4th thresholds.\nJEDEC Standard No. 79-5\nPage 162\n4.14   Temperature Sensor (Cont’d)\nNOTE\nMR4 encodings in the figure are examples only and assume that MR4:OP[4]=0\nFigure 70 — Temp Sensor Timing Diagram\n4.14.1   Temperature Sensor Usage for 3D Stacked (3DS) Devices\nIn the case of 3D Stacked devices, the Refresh Rate (MR4) is related to the hottest die in the stack only.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "0 — Temp Sensor Timing Diagram\n4.14.1   Temperature Sensor Usage for 3D Stacked (3DS) Devices\nIn the case of 3D Stacked devices, the Refresh Rate (MR4) is related to the hottest die in the stack only.\n4.14.2   Temperature Encoding\nThe DDR5 DRAM provides temperature related information to the controller via an encoding on MR4:OP[2:0]. The \nencodings define the proper refresh rate expected by the DRAM to maintain data integrity.\n4.14.3   MR4 Definition – for Reference Only \nSee Section 3.5.6 for details\nTable 287 — MR4 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTUF \nRFU\nRefresh tRFC \nMode\nRefresh Inter-\nval Rate Indi-\ncator\nRefresh Rate\nMR4 = 0x02\nMR4 = 0x83\nMR4 = 0x83\nMR4 = 0x83\nMR4 = 0x83\nMR4 = 0x03\nMRR MR4 = 0x83\nMRR MR4 = 0x02\nJEDEC Standard No. 79-5\nPage 163\n4.14.3   MR4 Definition - for Reference Only (Cont’d)\nTable 288 — MR4 Register Encoding\nFunction\nRegister\nType\nOperand\nData\nNotes\nRefresh Rate\nR\nOP[2:0]\n000B: RFU\n001B: tREFI x1 (1x Refresh Rate), <80°C nominal\n010B: tREFI x1 (1x Refresh Rate), 80-85°C nominal\n011B: tREFI /2 (2x Refresh Rate), 85-90°C nominal\n100B: tREFI /2 (2x Refresh Rate), 90-95°C nominal\n101B: tREFI /2 (2x Refresh Rate), >95°C nominal\n110B: RFU\n111B: RFU\nRefresh Interval Rate \nIndicator\nSR/W\nOP[3]\nDRAM Status Read (SR):\n0B: Not implemented (Default)\n1B: Implemented\nHost Write (W):\n0B: Disabled (Default)\n1B: Enabled\nRefresh tRFC Mode\nR/W\nOP[4]\n0B: Normal Refresh Mode (tRFC1)\n1B: Fine Granularity Refresh Mode (tRFC2)\nTUF \n(Temperature Update \nFlag)\nR\nOP[7]\n0B: No change in OP[2:0] since last MR4 read (default) \n1B: Change in OP[2:0] since last MR4 read",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Refresh Mode (tRFC1)\n1B: Fine Granularity Refresh Mode (tRFC2)\nTUF \n(Temperature Update \nFlag)\nR\nOP[7]\n0B: No change in OP[2:0] since last MR4 read (default) \n1B: Change in OP[2:0] since last MR4 read\nNOTE 1\nThe refresh rate for each OP[2:0] setting applies to tREFI1 and tREFI2. Each OP[2:0] setting specifies a nominal temperature range. \nThe five ranges defined by OP[2:0] are determined by four temperature thresholds.\nNOTE 2\nThe four temperature thresholds are nominally at 80°C, 85°C, 90°C and 95°C. The 85°C and 95°C thresholds have a specified \nminimum temperature value, but the maximum temperature value is not specified. \nNOTE 3\nDRAM vendors must report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that \ntheir device will work at any temperature within the range using the refresh interval requested by their device. \nNOTE 4\nThe 2x Refresh Rate must be provided by the system before the DRAM Tj has gone up by more than 2°C (Temperature Margin) since \nthe first report out of OP[2:0]=011B. This condition is reset when OP[2:0] is equal to 010B. \nNOTE 5\nThe device may not operate properly when OP[2:0]=101B, if the DRAM Tj has gone up by more than 2°C (Temperature Margin) since \nthe first report out of OP[2:0]=101B. This condition is reset when OP[2:0] is equal to 100B. OP[2:0]=101B must be a temporary \ncondition of the DRAM, to be addressed by immediately reducing the Tj of the DRAM by throttling its power, and/or the power of \nnearby devices.\nNOTE 6\nOP[7] = 0 at power-up. OP[2:0] bits are valid after initialization sequence (Te).\nNOTE 7\nSee Section 4.14 for information on the recommended frequency of reading MR4\nJEDEC Standard No. 79-5\nPage 164\n4.15\nMulti-Purpose Command (MPC)\n4.15.1   Introduction",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "nitialization sequence (Te).\nNOTE 7\nSee Section 4.14 for information on the recommended frequency of reading MR4\nJEDEC Standard No. 79-5\nPage 164\n4.15\nMulti-Purpose Command (MPC)\n4.15.1   Introduction\nDDR5-SDRAMs use the Multi-Purpose Command (MPC) to issue commands associated with interface \ninitialization, training, and periodic calibration. The MPC command is initiated with CS_n, and CA[4:0] \nasserted to the proper state at the rising edge of CK, as defined in Table 241. The MPC command has eight \noperands (OP[7:0]) that are decoded to execute specific commands in the SDRAM.\nThe MPC command uses an encoding that includes the command encoding and the opcode payload in a \nsingle clock cycle. This enables the host to extend the setup and hold for the CA signals beyond the single \ncycle when the chip select asserts. In addition, the MPC command will support multiple cycles of CS_n \nassertion. The multiple cycles of CS_n assertion ensures the DRAM will capture the MPC command \nduring at least one rising CK_t/CK_c edge.\nTable 289 — MPC Command Definition\nFunction \nAbbrev\ni-ation\nNOTES\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13\nMPC\nMPC\nL\nH\nH\nH\nH\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nV/\nDDPI\nD\nNOTE\nSee Table 241 for details\nJEDEC Standard No. 79-5\nPage 165\n4.15.2   MPC Opcodes\nTable 290 specifies the opcode assignments for the MPC operations:\nTable 290 — MPC Command Definition for OP[7:0]\nFunction\nOperand\nData\nNotes\nInitialization\n and \nTraining \nModes\nOP[7:0]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "MPC Opcodes\nTable 290 specifies the opcode assignments for the MPC operations:\nTable 290 — MPC Command Definition for OP[7:0]\nFunction\nOperand\nData\nNotes\nInitialization\n and \nTraining \nModes\nOP[7:0]\n0000 0000B: Exit CS Training Mode\n0000 0001B: Enter CS Training Mode\n0000 0010B: DLL RESET\n0000 0011B: Enter CA Training Mode\n0000 0100B: ZQCal Latch\n0000 0101B: ZQCal Start\n0000 0110B: Stop DQS Interval Oscillator\n0000 0111B: Start DQS Interval Oscillator\n0000 1000B: Set 2N Command Timing\n0000 1001B: Set 1N Command Timing\n0000 1010B: Exit PDA Enumerate Programming Mode\n0000 1011B: Enter PDA Enumerate Programming Mode\n0000 1100B: Manual ECS Operation\n0000 1101B: RFU\n...thru\n0001 1110B: RFU\n0001 1111B: Apply VrefCA, VrefCS and RTT_CA/CS/CK\n0010 0xxxB: Group A RTT_CK = xxx (See Section 3.5.34 for MR32 encoding)\n0010 1xxxB: Group B RTT_CK = xxx (See Section 3.5.34 for MR32 encoding)\n0011 0xxxB: Group A RTT_CS = xxx (See Section 3.5.34 for MR32 encoding)\n0011 1xxxB: Group B RTT_CS = xxx (See Section 3.5.34 for MR32 encoding)\n0100 0xxxB: Group A RTT_CA = xxx (See Section 3.5.35 for MR33 encoding)\n0100 1xxxB: Group B RTT_CA = xxx (See Section 3.5.35 for MR33 encoding)\n0101 0xxxB: Set DQS _RTT_PARK = xxx (See Section 3.5.35 for MR33 encoding)\n0101 1xxxB: Set RTT_PARK = xxx (See Section 3.5.36 for MR34 encoding)\n0110 xxxxB: PDA Enumerate ID = xxxx (See Table 297)\n0111 xxxxB: PDA Select ID = xxxx (See Table 298)\n1000 xxxxB: Configure tDLLK/tCCD_L = xxxx (See Section 3.5.15 for MR13 encoding)\nAll Others: Reserved\n1,2,3, \n4,5,6,7,\n8, 9,10, \n11",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "xxx (See Table 297)\n0111 xxxxB: PDA Select ID = xxxx (See Table 298)\n1000 xxxxB: Configure tDLLK/tCCD_L = xxxx (See Section 3.5.15 for MR13 encoding)\nAll Others: Reserved\n1,2,3, \n4,5,6,7,\n8, 9,10, \n11\nNOTE 1\nSee Table 241 for more information. \nNOTE 2\nRefer to Section 4.20 for more information regarding CS Training Mode Entry and Exit.\nNOTE 3\nRefer to Section 4.19 for more information regarding CA Training Mode Entry.\nNOTE 4\nRefer to Section 4.23 for more information regarding ZQCal Start and ZQCal Latch. \nNOTE 5\nRefer to Section 4.31 for more information regarding Start DQS Interval Oscillator and Stop DQS Interval Oscillator\nNOTE 6\nRefer to Section 4.16 for more information regarding Enter PDA Mode and Exit PDA Mode.\nNOTE 7\nRefer to Section 4.39 for more information regarding Group A and Group B configurations for RTT_CA, RTT_CS, and RTT_CK. \nNOTE 8\n“Apply VrefCA, VrefCS  and RTT_CA/CS/CK” applies the settings previously sent with the VrefCA or VrefCS command and “MPC \nSet RTT_CA/CS/CK”. Until this “MPC Apply VrefCA, VrefCS and RTT_CA/CS/CK” command is sent, the values are in a shadow \nregister. Any MRR to the VrefCA, VrefCS  and RTT_CA/CS/CK settings should return only the applied value. The shadow register \nshall retain the previously set value, so that any time the “MPC Apply VrefCA, VrefCS  and RTT_CA/CS/CK” command is sent, there \nis no change in the applied value unless a new VrefCA , VrefCS or RTT_CA/CS/CK value was sent to the shadow register since the \nprevious “MPC Apply VrefCA, VrefCS  and RTT_CA/CS/CK” command. \nNOTE 9\nThe PDA Enumerate ID and PDA Select ID opcodes include a 4-bit value, designated by xxxxB in the table. This is the value that is \nprogrammed into the MR for these fields. The PDA Enumerate ID can only be changed while in PDA Enumerate Programming Mode. \nNOTE 10\nFor any MPC command that is associated with a Mode Register, the only way to program that Mode Register is via the MPC \ncommand. Those Mode Registers will be read only and will not support MRW.\nNOTE 11\nMPC command “tDLLK/tCCD_L” sets the settings to the MR13 shadow registers and applies the settings to MR13 when the DRAM \nencounters MPC command “DLL RESET” or SRE with CA9=”L”.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "t support MRW.\nNOTE 11\nMPC command “tDLLK/tCCD_L” sets the settings to the MR13 shadow registers and applies the settings to MR13 when the DRAM \nencounters MPC command “DLL RESET” or SRE with CA9=”L”.\nJEDEC Standard No. 79-5\nPage 166\n4.15.2   MPC Opcodes (Cont’d)\nTable 291 — PDA Enumerate and Select ID Encoding\nMPC Function\nOP[7:4]\nOP[3:0]\nNotes\nPDA Enumerate ID\n0110\n0000B: ID 0\n0001B: ID 1\n0010B: ID 2\n0011B: ID 3\n0100B: ID 4\n0101B: ID 5\n0110B: ID 6\n0111B: ID 7\n1000B: ID 8\n1001B: ID 9\n1010B: ID 10\n1011B: ID 11\n1100B: ID 12\n1101B: ID 13\n1110B: ID 14\n1111B: ID 15 - default\n0000B: ID 0\n0001B: ID 1\n0010B: ID 2\n0011B: ID 3\n0100B: ID 4\n0101B: ID 5\n0110B: ID 6\n0111B: ID 7\n1000B: ID 8\n1001B: ID 9\n1010B: ID 10\n1011B: ID 11\n1100B: ID 12\n1101B: ID 13\n1110B: ID 14\n1111B: ID 15 - This selects all devices regardless of their enumerate ID.\nJEDEC Standard No. 79-5\nPage 167\n4.15.3   MPC Command Timings\nAs shown in the Figure 71, the MPC CMD timings can be extended to any number of cycles. The CS_n \ncan also be asserted many consecutive cycles, limited by tMCP_CS. All timings will be relative to the final \nrising CK_t/CK_c within the CS_n assertion window. The min delay from when the MPC command is \ncaptured to the next valid command is specified as tMPC_Delay. Prior to CS Training, the CA will be \ndriven with additional setup and hold beyond the CS_n assertion. For the DRAM to latch the MPC \ncommand in cases where the alignment between CS_n, CA, and CK may be unknown, the CA inputs must \nreach the proper command state and provide at least three cycles prior to CS_n transitioning from high to \nlow, CS_n must remain low for tMPC_CS, and CA must remain in the proper command state for and \nprovide at least three cycles after CS_n transitions from low to high. This additional setup and hold is only \nneeded when MR2:OP[2] is set to 0 (Multi-cycle MPC mode).\nFigure 71 — MPC Command Timing to 1-Cycle Command",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "hree cycles after CS_n transitions from low to high. This additional setup and hold is only \nneeded when MR2:OP[2] is set to 0 (Multi-cycle MPC mode).\nFigure 71 — MPC Command Timing to 1-Cycle Command\nThe DDR5 DRAM will support a MR setting to indicate when a multi-cycle CS_n assertion may be used \nfor the MPC, VrefCA and VrefCS commands.\nFigure 72 — MPC Command Timing to 2-Cycle Command\nDefault value for the CS Assertion Duration is 0, which allows for multi-cycle CS assertions during \ntraining. The DRAM shall support going in and out of this mode many times during the DRAM \ninitialization and training sequence.\nTable 292 — MPC, VrefCA and VrefCS CS Assertion Duration\nMR Address\nOperating Mode\nDescription\nMR2:OP[4]\nCS Assertion Duration\n0B: Only Multiple cycles of CS assertion supported for MPC, \nVrefCA and VrefCS commands\n1B: Only a single cycle of CS assertion supported for MPC, \nVrefCA and VrefCS commands\nMPC Command (Opcode = OP[7:0])\nt0\nt2\nt1\nt3\nta\nta+1 ta+2\nta+4\nta+5\ntb\ntb+1\ntb+2\ntb+3\ntb+4\nta+6\ntb+5 tb+6\ntMC_MPC_Setup\ntMC_MPC_Hold\nMPC Command (Opcode = OP[7:0])\nt0\nt2\nt1\nt3\nta\nta+1 ta+2\nta+4\nta+5\ntb\ntb+1\ntb+2\ntb+3\ntb+4\nta+6\ntb+5 tb+6\ntMC_MPC_Setup\ntMC_MPC_Hold\nValid\nMPC\nDES\nDESDES\nDES\nJEDEC Standard No. 79-5\nPage 168\n4.15.3   MPC Command Timings (Cont’d)\nTable 293 — AC Parameters for MPC Command\nSymbol\nDescription\nMin\nMax\nUnit\nNote\ntMPC_Delay\nMPC to any other valid command delay\ntMRD\n-\nnCK\ntMC_MPC_Setup\nMin time between stable MPC command and first \nfalling CS edge (SETUP)\n3\n-\nnCK\n2\ntMC_MPC_Hold\nMin time between first rising CS edge and stable \nMPC command (HOLD)\n3\n-\nnCK\n2\ntMPC_CS\nTime CS_n is held low to register MPC command\n3.5\n8\nnCK\n1",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "d first \nfalling CS edge (SETUP)\n3\n-\nnCK\n2\ntMC_MPC_Hold\nMin time between first rising CS edge and stable \nMPC command (HOLD)\n3\n-\nnCK\n2\ntMPC_CS\nTime CS_n is held low to register MPC command\n3.5\n8\nnCK\n1\nNOTE 1\nThe minimum tMPC_CS constraint only applies when the CS Assertion Duration setting is 0. The CS Assertion Duration MR setting \nmust be set to enable single cycle MPC commands. The earliest time to set the CS Assertion Duration MR is after CA training is \ncomplete, when MRW commands can be sent to the DRAM. \nNOTE 2\nThis applies only to Multi-Cycle MPC commands when MR2:OP[4]=0B\nTable 294 — MPC Truth Table\nCurrent State\nMPC Command\nNext State\nCATM (Enter)\nZQCAL (Latch/Start)\nDQS Interval Oscillator (Start/Stop)\nSet 1N/2N Command\nPDA Enumerate Programming (Enter/Exit)\nManual ECS Operation\nApply VrefCA, VrefCS and RTT_CA/CS/CK\nConfigure Group A/B RTT_CA/CS/CK\nSet DQS_RTT_PARK\nSet RTT_PARK\nPDA Enumerate/Select ID\nConfigure tDLLK/tCCD_L\nActive\nDQS Interval Oscillator (Start/Stop)\nSet 1N/2N Command\nConfigure Group A/B RTT_CA/CS/CK\nConfigure tDLLK/tCCD_L\nJEDEC Standard No. 79-5\nPage 169\n4.16\nPer DRAM Addressability (PDA)\nDDR5 allows programmability of a given device on a rank. As an example, this feature can be used to \nprogram different ODT or Vref values on DRAM devices on a given rank. The Per DRAM Addressability \n(PDA) applies to MRW, MPC, and VrefCA commands. Some per DRAM settings will be required prior to \nany training of the CA and CS timings and the DQ write timings. The MPC and VrefCA command timings \nwith extended setup/hold and multi-cycle CS assertion may be used for PDA commands if the CA and CS \ntimings have not yet been trained.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "gs and the DQ write timings. The MPC and VrefCA command timings \nwith extended setup/hold and multi-cycle CS assertion may be used for PDA commands if the CA and CS \ntimings have not yet been trained.\nDDR5 introduces a CA interface-only method for Per DRAM Addressability, by having a unique PDA \nEnumerate ID in each DRAM, and the ability to Group A PDA Select ID in all DRAMs. The unique PDA \nEnumerate ID requires the use of the DQ signals and a PDA Enumerate Programming Mode in the DRAM \nto program. Once the PDA Enumerate ID has been programmed, subsequent commands must not use the \nDQ signals (Legacy PDA mode) to designate which DRAM is selected for the command. The PDA \nEnumerate ID is a 4-bit field, and the PDA Select ID is also a 4-bit field. When the PDA Select ID is the \nsame as the PDA Enumerate ID or when the PDA Select ID is set to the “All DRAM” code of 1111B, the \nDRAM will apply the MPC, MRW, or VrefCA command. There are a few MPC commands that do not use \nthe PDA Select ID to determine if the command will be applied. Among these MPC commands that do not \nuse the PDA Select ID are the MPC opcodes to set the PDA Enumerate ID and the opcode to set the PDA \nSelect ID. During RESET procedure, the receive FIFO must be initialized with all ones in order to ensure \nthat the PDA enumerate flow does not program an enumerate ID when the strobes are not toggling. \nTable 295 summarizes which MPC commands are dependent on the PDA Select ID values.\nTable 295 — Commands that Support or Don’t Support PDA Select ID Usage\nCommand \nOpcode\nUses PDA Select ID to determine \nwhen to execute command\nNOTE\nMRW\nAll\nYes\nVrefCA\nAll\nYes\nVrefCS\nAll\nYes\nMPC\n(Group A and B) RTT_CA\nYes\nMPC\n(Group A and B) RTT_CS\nYes\nMPC\n(Group A and B) RTT_CK\nYes\nMPC\nSet RTT_PARK\nYes\nMPC\nSet DQS_RTT_PARK\nYes\nMPC\nApply VrefCA and RTT_CA/CS/CK\nNo\nMPC\nEnter PDA Enumerate Programming Mode\nNo\nMPC\nExit PDA Enumerate Programming Mode\nNo\nMPC\nPDA Enumerate ID\nNo\n1\nMPC\nPDA Select ID\nNo\nMPC\nAll other MPC opcodes\nNo",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "MPC\nApply VrefCA and RTT_CA/CS/CK\nNo\nMPC\nEnter PDA Enumerate Programming Mode\nNo\nMPC\nExit PDA Enumerate Programming Mode\nNo\nMPC\nPDA Enumerate ID\nNo\n1\nMPC\nPDA Select ID\nNo\nMPC\nAll other MPC opcodes\nNo\nNOTE 1\nThe PDA Enumerate ID is the only command that utilizes the PDA Enumerate ID Programming mode.\nJEDEC Standard No. 79-5\nPage 170\n4.16   Per DRAM Addressability (PDA) (Cont’d)\nTable 296 shows the mode register fields that are associated with Per DRAM Addressable operation.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "te ID Programming mode.\nJEDEC Standard No. 79-5\nPage 170\n4.16   Per DRAM Addressability (PDA) (Cont’d)\nTable 296 shows the mode register fields that are associated with Per DRAM Addressable operation.\n4.16.1   PDA Enumerate ID Programming\n1\nPDA Enumerate Programming Mode is enabled by sending one or more MPC command cycles with \nOP[7:0]=0000 1011B. Data Mask and PDA Enumerate are not supported for use at the same time. Either data \nmask shall be disabled or DM_n driven high, while PDA Enumerate Programming Mode is enabled.\n2\nIn the PDA Enumerate Programming Mode, only the MPC command with PDA Enumerate ID opcode is \nqualified with DQ0 for x4/x8 and DQL0 for x16. The DRAM captures DQ0 for x4/x8 and DQL0 for x16 by using \nDQS_c and DQS_t for x4/x8 DQSL_c and DQSL_t for x16 signals as shown in Figure 73, when DQ is driven low \nafter the SET PDA Enumerate ID command, and DQS starts toggling after tPDA_DQS_DELAYmin, and stops \ntoggling prior to tPDA_DQS_DELAYmax, and DQ is held until after DQS stops toggling. An alternate method is \nshown in Figure 74 where DQ is driven low and DQS toggles continuously starting prior to the SET PDA \nEnumerate ID command, and remains toggling until tPDA_DQS_Delay(max) is satisfied, and the Exit PDA \nEnumerate Programming Mode command has finished. If the value on DQ0 for x4/x8 or DQL0 for x16 is 0 then \nthe DRAM executes the MPC command to set the PDA Enumerate ID. The controller may choose to drive all the \nDQ bits. Only the MPC command with PDA Enumerate ID opcodes will be supported in PDA Enumerate \nProgramming Mode, and the MPC command to exit PDA Enumerate Programming Mode does not require a DQ \nqualification.\n3\nFor the “don’t enumerate” case where the SDRAM ignores the PDA Enumerate ID MPC command in the PDA \nEnumerate Programming Mode, the DQS_t/DQS_c and DQ signals (DQSL_t/DQSL_c and DQL/DQU for x16) \nmay be high (driven or due to RTT_PARK termination) prior to sending the MPC command to enter PDA \nEnumerate Programming Mode. After entering PDA Enumerate Programming Mode, the DQS and DQ signals \nmust remain high (driven or due to RTT_PARK termination) until exiting PDA Enumerate Programming Mode. \nHolding the signals high will ensure that this DRAM is never set to a PDA Enumerate ID other than the default \nsetting of 0xFH (15). Timing diagram example is shown in Figure 73.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "te Programming Mode. \nHolding the signals high will ensure that this DRAM is never set to a PDA Enumerate ID other than the default \nsetting of 0xFH (15). Timing diagram example is shown in Figure 73.\nTable 296 — PDA Mode Register Fields\nMR Address\nOperating Mode\nDescription\nMR1:OP[3:0]\nPDA Enumerate ID[3:0]\nThis is a Read Only MR field, which is only programmed \nthrough an MPC command with the PDA Enumerate ID opcode.\nxxxxB Encoding is set with MPC command with the PDA \nEnumerate ID opcode. This can only be set when PDA \nEnumerate Programming Mode is enabled and the associated \nDRAM’s DQ0 is asserted LOW. The PDA Enumerate ID opcode \nincludes 4 bits for this encoding.\nDefault setting is 1111B\nMR1:OP[7:4]\nPDA Select ID[3:0]\nThis is a Read Only MR field, which is only programmed \nthrough an MPC command with the PDA Select ID opcode.\n \nxxxxB Encoding is set with MPC command with the PDA Select \nID opcode. The PDA Select ID opcode includes 4 bits for this \nencoding.\n1111B = all DRAMs execute MRW, MPC, and VrefCA commands\nFor all other encodings, DRAMs execute MRW, MPC, and \nVrefCA commands only if PDA Select ID[3:0] = PDA Enumerate \nID[3:0], with some exceptions for specific MPC commands that \nexecute regardless of PDA Select ID.\nDefault setting is 1111B\nJEDEC Standard No. 79-5\nPage 171\n4.16.1   PDA Enumerate ID Programming (Cont’d)\nAs an example, the following sequence to program the PDA Enumerate ID per device is as follows: \n1\nSend MPC with ‘Enter PDA Enumerate Programming Mode’ opcode\n2\nFor (i = 0, i < MAX_DRAMS, i++)\n-\nSend PDA Enumerate ID with i in the opcode (4-bit value), with device i’s DQ signals low\n3\nSend MPC with ‘Exit PDA Enumerate Programming Mode’ opcode\nFigure 73 shows a timing diagram for setting the PDA Enumerate ID value for one device. In this case \nonly one device is programmed prior to exiting PDA Enumerate Programming Mode, but many devices \nmay be programmed prior to exiting PDA Enumerate Programming Mode.\nTable 297 — PDA Enumerate Results",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "e \nonly one device is programmed prior to exiting PDA Enumerate Programming Mode, but many devices \nmay be programmed prior to exiting PDA Enumerate Programming Mode.\nTable 297 — PDA Enumerate Results\nDQS_t/DQS_c for x4/x8\nDQSL_t/DQSL_c for x16\nDQ0 for x4/x8\nDQL0 for x16 \nPDA Enumerate Result \nNotes\nToggling\nLow - “0”\nEnumerate\nToggling\nHigh - “1”\nDon’t Enumerate\nHigh - “1”\nLow - “0”\nUnknown\n1\nHigh - “1”\nHigh - “1”\nDon’t Enumerate\n2\nDifferentially Low\nValid\nDon’t Enumerate\n3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "umerate Result \nNotes\nToggling\nLow - “0”\nEnumerate\nToggling\nHigh - “1”\nDon’t Enumerate\nHigh - “1”\nLow - “0”\nUnknown\n1\nHigh - “1”\nHigh - “1”\nDon’t Enumerate\n2\nDifferentially Low\nValid\nDon’t Enumerate\n3\nNOTE 1\nDQS_t/DQS_c are differential signals and small amounts of noise could appear as “toggling,” resulting in “Unknown” PDA \nEnumerate Results”.\nNOTE 2\nThe expected usage case where the DQS signals are high is to have the DQs held high as well.\nNOTE 3\n“Differentially Low” is defined as DQS_t low and DQS_c high (DQSL_t low and DQSL_c high for x16)\nNOTE 4\nA complete BL16 set of strobe edges (8 rising edges and 8 falling edges) must be sent by the host within the tPDA_DQS_DELAY min/\nmax range after the MPC command. The DQ value is captured during any strobe edge during the valid low duration of the target DQ. \nValid low time is defined as the time between tPDA_S and tPDA_H. If the DRAM captures a 0 on DQ0 (or DQL0 for x16 devices) at \nany strobe edge in the strobe sequence, the PDA Enumerate ID command shall be executed by the DRAM. Since the write timings for \nthe DQ bus have not been trained, the host must ensure a minimum of 16 strobe edges occurs after a period of tPDA_DQS_Delay(min) \nafter the associated MPC command. The BC8 mode register setting in the DRAM is ignored while in PDA Enumerate Programming \nmode. The DQS assumes preamble/postamble requirements.\nNOTE 5\nPrior to when the MPC command for PDA Enumerate Programming Mode entry is sent by the host, the host must drive DQS_t and \nDQS_c differentially low, other than when the burst of 16 strobe edges is sent in association with the PDA Enumerate ID MPC \ncommand. The host must send preamble and postamble DQS_t/DQS_c toggles during the qualification of the PDA command. Once \nPDA Enumerate Programming Mode is enabled in the DRAM, the host memory controller shall wait tMPC_Delay to the time the first \nPDA Enumerate ID MPC command is issued. \nNOTE 6\nIn the PDA Enumerate Programming Mode, only PDA Enumerate ID MPC commands and Exit PDA Enumerate Programming Mode \nMPC command are allowed.\nNOTE 7\nIn the PDA Enumerate Programming Mode, the default (or previously programmed) RTT_PARK value will be applied to the DQ \nsignals. \nNOTE 8\nThe MPC PDA Enumerate ID command cycle time is defined as tPDA_DELAY. This time is longer than the normal MPC_Delay and \nmust be met in order to provide the DRAM time to latch the asserted DQ and complete the write operation to the PDA Enumerate ID \nmode register (MR1:OP[3:0], prior to the next MPC PDA Enumerate ID command shown in Figure 73. \nNOTE 9\nTo remove the DRAM from PDA Enumerate Programming Mode, send an Exit PDA Enumerate Programming MPC command, \nOP[7:0]=0000 1010B. The Exit PDA Enumerate Programming Mode MPC command is never qualified by the DQ settings and is \napplied to all DRAMs in the rank. \nNOTE 10\nDuring the PDA Enumerate ID Programming mode, only one enumerate command is allowed to a device. Once the PDA Enumerate \nID is programmed, any change for the PDA Enumerate ID requires DRAM to enter into PDA Enumerate ID Programming mode.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ng mode, only one enumerate command is allowed to a device. Once the PDA Enumerate \nID is programmed, any change for the PDA Enumerate ID requires DRAM to enter into PDA Enumerate ID Programming mode.\nJEDEC Standard No. 79-5\nPage 172\n4.16.1   PDA Enumerate ID Programming (Cont’d)\nNOTE 1\nThe timing diagram assumes preamble/postamble requirements for DQS.\nNOTE 2\nThe 2nd MPC command at tA+1 is assuming a multi-cycle command and the timings are adjusted to visually show separation between \nspacing timings such as tMPC_Delay (which start at the end of a command cycle and end at the beginning of the next) and other timings \nsuch as tPDA_DELAY.\nFigure 73 — Timing Diagram Showing PDA Enumerate Programming Mode Entry, Programming \nof PDA Enumerate ID, and PDA Enumerate Programming Mode Exit\nFigure 74 — PDA Enumerate Programming Mode w/Continuous DQS Toggle Timing Diagram\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tb+3\ntb+4\ntb+5\ntc\ntd+2\nte\nte+3\ntf\ntb+1\ntf+1\ntc+1 tc+2\ntc+3\ntd\nte+1\nte+2\ntd+1\ntd+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDQS_RTT_PARK\nDQS RTT\nPDA Enum \nProgramming\nEntry\nPDA Enum \nProgramming\nExit\nEnter PDA Enum\nProgramming Mode\nExit PDA Enum\nProgramming Mode\nt0\nta+1\nta\nta+2\ntb\ntb+1\ntb+2\ntb+3\ntb+4\ntb+5\ntb+6\ntc\ntc+1\ntc+6\ntd+1\nte\nte+1\ntc+2\ntc+3\ntc+4\ntc+7\ntd\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES DES\nDES\nDES\nDQS_RTT_PARK\nDQS RTT\nPDA Enum \nProgramming\nEntry\nPDA Enum \nProgramming\nExit\nExit PDA Enum\nProgramming Mode\nEnter PDA Enum\nProgramming Mode\nJEDEC Standard No. 79-5\nPage 173\n4.16.1   PDA Enumerate ID Programming (Cont’d)\nFigure 75 — Timing Diagram Showing “Don’t Enumerate” Case.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "xit PDA Enum\nProgramming Mode\nEnter PDA Enum\nProgramming Mode\nJEDEC Standard No. 79-5\nPage 173\n4.16.1   PDA Enumerate ID Programming (Cont’d)\nFigure 75 — Timing Diagram Showing “Don’t Enumerate” Case.\n4.16.2   PDA Select ID Operation\nOnce the PDA Enumerate ID’s have been programmed in all the DRAMs, the execution of future MPC/\nMRW/VrefCA commands depend on the value of the PDA Select ID and the type of MPC command. If \nthe PDA Select ID is set to 1111B, all DRAMs will execute the command. For all MRW commands and \nVrefCA commands, and some of the MPC commands (RTT_CA/CS/CK and RTT_PARK opcodes), the \nPDA Select ID will be compared to the PDA Enumerate ID to determine if the DRAM will execute the \ncommands. For all other MPC commands (i.e., not the RTT_CA/CS/CK and RTT_PARK opcodes), the \nDRAM will execute the command regardless of the PDA Select ID value.\nAs an example, the following sequence could be used to program unique MR fields per device: \n1\nSend MPC with ‘PDA Select ID’ opcode, with encoding 0000 included in the opcode\n2\nSend MRW’s for field settings specific to Device 0000. this can be any number of MRW’s\n3\nSend MPC with ‘PDA Select ID’ opcode, with encoding 0001 included in the opcode\n4\nSend MRW’s for field settings specific to Device 0001. this can be any number of MRW’s\n5\nRepeat for any number of devices\n6\nSend MPC with ‘PDA Select ID’ opcode, with encoding 1111 included in the opcode to enable all DRAMs to \nexecute all MRW, VrefCA, and MPC commands.\nFigure 76 shows an example sequencing of the programming of the PDA Select ID and MPC, VrefCA, or \nMRW commands.\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tb+3\ntb+4\ntb+5\ntc\ntd+2\nte\nte+3\ntf\ntb+1\ntc+1 tc+2\ntc+3\ntd\nte+1\nte+2\ntd+1\ntd+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDQS_RTT_PARK\nDQS RTT\nPDA Enum \nProgramming\nEntry\nPDA Enum \nProgramming\nExit\nExit PDA Enum\nProgramming Mode\nDQS_t & DQS_c remain HIGH (driven or due to DQS_RTT_PARK)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDQS_RTT_PARK\nDQS RTT\nPDA Enum \nProgramming\nEntry\nPDA Enum \nProgramming\nExit\nExit PDA Enum\nProgramming Mode\nDQS_t & DQS_c remain HIGH (driven or due to DQS_RTT_PARK)\nDQ signals remain HIGH (driven or due to RTT_PARK)\nEnter PDA Enum\nProgramming Mode\nJEDEC Standard No. 79-5\nPage 174\n4.16.2   PDA Enumerate ID Programming Cont’d)\nNOTE 1\nCommands used such as VREFCA or MRW have different command spacing requirements. Please refer to those specific sections in the \ndocument for details. \nNOTE 2\nANY Multi-cycle MPC or VREFCA command spacing is measured from the last valid command cycle to the first following valid \ncommand cycle, while standard command spacing goes from last valid command cycle to last valid command cycle. See Figure 7 for \ndetails.\nFigure 76 — Timing Diagram Showing Multi-Cycle MPC Command Sequencing with PDA \nEnumerate & PDA Select ID\nTable 298 summarizes the electrical parameters associated with PDA Enumerate Programming Mode.\nTable 298 — PDA Parametric Timings\nDDR5-3200 to 4800 \nDDR5-5200 to 6400\nUnits \nNOTE \nMin \nMax \nMin \nMax\nPDA Enumerate ID Com-\nmand to any other com-\nmand cycle time\ntPDA_DELAY\ntPDA_DQS_Delay_-\nmax+BL/2+19ns\n-\nTBD\n-\nns\nDelay to rising strobe edge \nused for sampling DQ \nduring PDA operation\ntPDA_DQS_DELAY\n5\n18\nTBD\nTBD\nns\n1\nDQ Setup Time during \nPDA operation\ntPDA_S\n3\n-\nTBD\n-\nnCK\nDQ Hold Time during \nPDA operation\ntPDA_H\n3\n-\nTBD\n-\nnCK\nNOTE 1\nThe range of tPDA_DQS_DELAY specifies the full range of when the minimum of 16 strobe edges can be sent by the host controller.\nt0\nt2\nt1\nta\nta+1\nta+2 ta+3\nta+4\ntb\ntb+1\ntb+3\ntb+4\ntc\ntc+1\ntc+2\ntd+3\nte+1\nte+4\ntf\ntb+2\ntf+1\ntc+3\ntc+4\ntd\ntd+1\nte+2\nte+3\ntd+2\nte\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nValid\nMPC_Delay\nt\nPDA_Delay\nt\nEnter PDA Enum\nProgramming \nMode\nExit PDA Enum\nProgramming \nMode\nMPC_Delay\nt\nMPC_Delay\nt\n*NOTE 1\nMPC_Delay\nt\nANY MPC,\nVrefCA or MRW\nANY MPC or VrefCA Multi-Cycle CMD\nJEDEC Standard No. 79-5\nPage 175\n4.17\nRead Training Pattern",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "g \nMode\nExit PDA Enum\nProgramming \nMode\nMPC_Delay\nt\nMPC_Delay\nt\n*NOTE 1\nMPC_Delay\nt\nANY MPC,\nVrefCA or MRW\nANY MPC or VrefCA Multi-Cycle CMD\nJEDEC Standard No. 79-5\nPage 175\n4.17\nRead Training Pattern\n4.17.1   Introduction\nTraining of the Memory Interface requires the ability to read a known pattern from the DRAM, prior to \nenabling writes into the DRAM. Due to the increased frequencies supported by DDR5, a simple repeating \npattern will not be sufficient for read training. A Linear-Feedback Shift Register (LFSR) for a pattern \ngenerator will also be required. The read training pattern is accessed when the host issues an MRR \ncommand to the MR31 address, and CRC must be disabled prior to issue this command. In this case, the \nreturned data will be a pattern instead of the contents of a mode register. The timing of the read data return \nis the same as for an MRR or Read command, including the operation of the strobes (DQSL_t, DQSL_c, \nDQSU_t, DQSU_c).   The DRAM shall also support non-target ODT.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ". The timing of the read data return \nis the same as for an MRR or Read command, including the operation of the strobes (DQSL_t, DQSL_c, \nDQSU_t, DQSU_c).   The DRAM shall also support non-target ODT.\nAn alternate continuous burst mode is available and is configured with MRW to MR25:OP[3]=1. Once this \nmode is configured, any subsequent MRR (it does not need to be an explicit MRR to MR31) to that DRAM \nwill start the pattern output and will automatically continue to output the appropriate pattern until it is \nstopped by either a system reset or issuing an MRW MR25:OP[3]=0 command that reverts it to the “MRR \ncommand based (Default)” mode as shown in Figure 80. Once the MR25:OP[3]=0 “MRR command based \n(Default)” is registered by the DRAM, it will stop all pattern traffic by tCont_Exit. Since there is no min \ntime for tCont_Exit, the DRAM may stop the pattern prior to tCont_Exit, potentially truncating any current \nburst pattern. To ensure that the DRAM’s state-machine doesn’t get into some meta-stability while turning \noff the output pattern, the host must issue a second MR25:OP[3]=0 “MRR command based (Default)” after \nwaiting tMRR, which will then start tCont_Exit_delay. After tCont_Exit_delay has expired, any other \nvalid command is then legal. All Read Training Patterns (modes) are supported in continuous burst mode. \nThe host shall disable Read CRC, if enabled, prior to using continuous burst mode.\nPrior to utilizing either read training pattern mode (Continuous Burst Output mode or MRR Command \nBased mode), the initial seed value will need to be programmed in MR26-MR30 else the power on default \nvalues will be used.\nThe default value for the Read Pattern Data0/LFSR0 (MR26) register setting is: 0x5A and the default \nvalue for the Read Pattern Data1/LFSR1 (MR27) register setting is: 0x3C. The Read Pattern Invert \n(MR28, MR29) register settings default to 0. The Read LFSR Assignments (MR30) register setting \ndefault is 0xFE.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "the Read Pattern Data1/LFSR1 (MR27) register setting is: 0x3C. The Read Pattern Invert \n(MR28, MR29) register settings default to 0. The Read LFSR Assignments (MR30) register setting \ndefault is 0xFE.\nThe DRAM will not store the current LFSR state when exiting the Continuous Burst Output Mode and \nmay clear the pattern values stored in MR26-MR30, therefore any subsequent pattern reads will require the \nhost to reprogram the seed, pattern, inversion and LFSR assignments in MR26-MR30.\nThe Read Training Pattern has 2 primary supported modes of operation. One of the modes is referred to as \nthe serial format. The second mode is LFSR mode. The LFSR mode is required due to the higher \nfrequency bus operation for DDR5. There is a secondary mode associated with the LFSR mode, which \nenables the generation of a simple high frequency clock pattern instead of the LFSR pattern. The Read \nTraining Pattern is a full BL16 pattern for each MRR command issued to the Read Training Pattern \naddress.\nOnly BL16 Mode is supported by the Read Training Pattern and it should not be disturbed by an ACT \ncommand until the completion of training.\nTable 299 — Read Training Pattern Address\nMR Address\nOperating Mode\nDescription\nMR31\nRead Training Pattern\nThis MR address is reserved. There are no specific register fields \nassociated with this address. In response to the MRR to this \naddress the DRAM will send the BL16 read training pattern. All 8 \nbits associated with this MR address are reserved.\nJEDEC Standard No. 79-5\nPage 176\n4.17.1   Introduction (Cont’d)\nTable 300 shows the MR field and encodings for the Read Training Pattern format settings.\nThe default value for the Read Training Pattern Format register setting is: 0x0.\nFor Serial Read Training Pattern Format mode, the following Mode Registers are programmed with the \ndata pattern. There are two 8-bit registers to provide a 16 UI pattern length and two 8-bit registers to \nprovide up to x16 data width for per-DQ-lane inversion.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ode Registers are programmed with the \ndata pattern. There are two 8-bit registers to provide a 16 UI pattern length and two 8-bit registers to \nprovide up to x16 data width for per-DQ-lane inversion.\nThe LFSR mode requires an 8-bit Mode Register to program the seed for the 8-bit LFSR. The details of the \nLFSR polynomial and outputs are explained in the following section. The Read Pattern Data0/LFSR0 \nand Read Pattern Data1/LFSR1 registers are re-purposed to program the LFSR seed when the Read \nTraining Pattern Format is set to LFSR.\nThe default value for the Read Pattern Data0/LFSR0 register setting is: 0x5A.\nThe default value for the Read Pattern Data1/LFSR1 register setting is: 0x3C.\nThe values for the Read Pattern Data0/LFSR0 and Read Pattern Data1/LFSR1 registers may be\nrestored to the default values under the following conditions:\n•\nSelf Refresh \n•\nPower-down entry\n•\nExiting Continuous Burst Output Mode\nIf any of the above conditions occur, the Host will need to reprogram the contents of MR26 and MR27, \nprior to utilizing either read training pattern mode (Continuous Burst Output mode or MRR Command \nBased mode).\nIn both cases, when the Read Training Pattern Format is set to Serial mode or LFSR mode, the Read\nPattern Invert - Lower DQ Bits and Read Pattern Invert - Upper DQ Bits settings will additionally\ninvert the pattern, per DQ bit. The Read Pattern Invert - Lower DQ Bits register will apply to x4, x8, and\nx16 devices. The Read Pattern Invert - Upper DQ Bits register only applies to x16 devices, for the upper\nbyte.\nTable 300 — Read Training Mode Settings\nMR Address\nOperating Mode\nDescription\nMR25 OP[0]\nRead Training Pattern Format\n0B: Serial \n1B: LFSR\nMR25 OP[1]\nLFSR0 Pattern Option\n0B: LFSR\n1B: Clock\nMR25 OP[2]\nLFSR1 Pattern Option\n0B: LFSR\n1B: Clock\nMR25 OP[3]\nContinuous Burst Mode\n0B: MRR command based (Default)\n1B: Continuous Burst Output\nTable 301 — Read Pattern Data0 / LFSR0\nMR Address\nMRW OP\nOP7\nOP6\nOP5\nOP4\nOP3\nOP2\nOP1\nOP0\nMR26\nUI\n7\n6\n5\n4\n3\n2\n1\n0",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "OP[3]\nContinuous Burst Mode\n0B: MRR command based (Default)\n1B: Continuous Burst Output\nTable 301 — Read Pattern Data0 / LFSR0\nMR Address\nMRW OP\nOP7\nOP6\nOP5\nOP4\nOP3\nOP2\nOP1\nOP0\nMR26\nUI\n7\n6\n5\n4\n3\n2\n1\n0\nTable 302 — Read Pattern Data1 / LFSR1\nMR Address\nMRW OP\nOP7\nOP6\nOP5\nOP4\nOP3\nOP2\nOP1\nOP0\nMR27\nUI\n15\n14\n13\n12\n11\n10\n9\n8\nJEDEC Standard No. 79-5\nPage 177\n4.17.1   Introduction (Cont’d)\nThe default value for the Read Pattern Invert - Lower DQ Bits register setting is: 0x00.\nThe default value for the Read Pattern Invert - Upper DQ Bits register setting is: 0x00.\nThe values for both Read Pattern Invert - Lower and Upper DQ Bit registers may be restored to the\ndefault values under the following conditions:\n•\nSelf Refresh \n•\nPower-down entry\n•\nExiting Continuous Burst Output Mode\nIf any of the above conditions occur, the Host will need to reprogram the contents of MR28 and MR29 if \nnon-default values are desired, prior to utilizing either read training pattern mode (Continuous Burst \nOutput mode or MRR Command Based mode).\nA value of 0 in any bit location of the Read Pattern Invert - Lower DQ Bits or Read Pattern Invert - \nUpper DQ Bits registers will leave the pattern un-inverted for the associated DQ. A value of 1 in any bit \nlocation of the Read Pattern Invert - Lower DQ Bits or Read Pattern Invert - Upper DQ Bits registers \nwill invert the pattern for the associated DQ.\n4.17.2   LFSR Pattern Generation\nThe LFSR is an 8-bit Galois LFSR. The polynomial for the Galois LFSR is x8+x6+x5+x4+1. Figure 77 \nshows the logic to implement the LFSR. The numbered locations within the shift register show the \nmapping of the seed/state positions within the register. There are two instances of the same LFSR \npolynomial. These two instances will have unique seeds/states and supply patterns to any of the DQ \noutputs.\nFigure 77 — Read Training Pattern LFSR",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "register. There are two instances of the same LFSR \npolynomial. These two instances will have unique seeds/states and supply patterns to any of the DQ \noutputs.\nFigure 77 — Read Training Pattern LFSR\nThe seed location in the figure clarifies the mapping for the Read Pattern Data0/LFRS0 and Read \nPattern Data1/LFSR1 mode registers relative to the LFSR logic. The LFSR output is directed to any \nnumber of the DQ outputs, depending on the LFSR assignment programming. These assignments between \nLFSR0 and LFSR1 to each DQ output will create a unique pattern sequence for better coverage of DQ to \nDQ crosstalk interactions. The LFSR assignments are programmed according to Figure 77.\nTable 303 — Read Pattern Invert – Lower DQ Bits\nMR Address\nMRW OP\nOP7\nOP6\nOP5\nOP4\nOP3\nOP2\nOP1\nOP0\nMR28\nDQ Invert\nDQL7\nDQL6\nDQL5\nDQL4\nDQL3\nDQL2\nDQL1\nDQL0\nTable 304 — Read Pattern Invert – Upper DQ Bits\nMR Address\nMRW OP\nOP7\nOP6\nOP5\nOP4\nOP3\nOP2\nOP1\nOP0\nMR29\nDQ Invert\nDQU7\nDQU6\nDQU5\nDQU4\nDQU3\nDQU2\nDQU1\nDQU0\n0\n7\n6\n5\n4\n3\n2\n1\nOutput\nJEDEC Standard No. 79-5\nPage 178\n4.17.2   LFSR Pattern Generation (Cont’d)\nThe default value for the Read LFSR Assignments register setting is: 0xFE.\nThe values for the Read LFSR Assignments register may be restored to the default values under the\nfollowing conditions:\n•\nSelf Refresh \n•\nPower-down entry\n•\nExiting Continuous Burst Output Mode\nIf any of thse conditions occur, the Host will need to reprogram the contents of MR30 if non-default values \nare desired, prior to utilizing either read training pattern mode (Continuous Burst Output mode or MRR \nCommand Based mode).",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "the Host will need to reprogram the contents of MR30 if non-default values \nare desired, prior to utilizing either read training pattern mode (Continuous Burst Output mode or MRR \nCommand Based mode).\nThe LFSR output will change at the UI frequency, producing a new output value on every UI. The LFSR \nwill only change state to support the read data after the MRR to the specific (MR31) Read Training Pattern \naddress. When there are no MRR accesses to the (MR31) Read Training Pattern address, the LFSR will \nretain its previous state (from the end of the previous Read Training Pattern MRR access completion). \nTherefore, the full state space of the LFSR may be traversed through a series of 16 MRR commands, each \nof which accesses 16 UI’s of LFSR output. The BL for the LFSR data will always be BL16. The state of \nthe LFSR can also be changed by sending a new MRW command to reset the LFSR0 and LFSR1 seed \nmode registers (MR26 and MR27) or through the reset conditions listed for those registers. A setting of \n0x00 in either of the LFSR seed registers (MR26 and MR27) will not produce a pattern with any \ntransitions to 1. When set to this value the LFSR will produce a constant 0 pattern.\nWhen the LFSR0 Pattern Option MR25:OP[1] is set to 1, the pattern that is supplied by the DRAM is a \nhigh frequency clock pattern, instead of the LFSR. This clock pattern is sent only to the DQ signals that \nhave a setting of 0 in the corresponding DQ Opcode location in the Read LFSR Assignments register. \nThe first UI of the pattern will have a value of 0. The second UI will have a value of 1, and this will \ncontinue to toggle for each subsequent UI.\nTable 305 — Read LFSR Assignments\nMR Address\nMRW OP\nLFSR \nAssignment\nMR Setting\nOP0\nDQL0/DQU0\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP1\nDQL1/DQU1\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP2\nDQL2/DQU2\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP1\nDQL1/DQU1\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP2\nDQL2/DQU2\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP3\nDQL3/DQU3\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP4\nDQL4/DQU4\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP5\nDQL5/DQU5\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP6\nDQL6/DQU6\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP7\nDQL7/DQU7\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nJEDEC Standard No. 79-5\nPage 179\n4.17.2   LFSR Pattern Generation (Cont’d)\nWhen the LFSR1 Pattern Option MR25:OP[2] is set to 1, the pattern that is supplied by the DRAM is a \nhigh frequency clock pattern, instead of the LFSR. This clock pattern is sent only to the DQ signals that \nhave a setting of 1 in the corresponding DQ Opcode location in the Read LFSR Assignments register. \nThe first UI of the pattern will have a value of 0. The second UI will have a value of 1, and this will \ncontinue to toggle for each subsequent UI.\nThe state of the LFSR will not change when an MRR to MR31 occurs if the associated LFSR Pattern \nOption is set to 1 in MR25[1] for LFSR0 or MR25[2] for LFSR1, designating the clock pattern. The state \nof both LFSR0 and LFSR1 will also not change when an MRR to MR31 occurs if the serial mode is \nselected by setting MR25[0] = 0. The Read LFSR Assignments settings have no impact on whether or not \nthe LFSR state progresses with each MRR to MR31. Only the Read Training Pattern Format and LFSR \nPattern Option settings determine whether the LFSR is actively computing next states.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "n whether or not \nthe LFSR state progresses with each MRR to MR31. Only the Read Training Pattern Format and LFSR \nPattern Option settings determine whether the LFSR is actively computing next states.\n4.17.3   Read Training Pattern Examples\nTable 306 shows the bit sequence of the Read Training Pattern, for the following programming: \nRead Training Pattern Format = 0 (Serial)\nLFSR0 Pattern Option = 0 (These are don’t cares when in Serial Read Training Pattern Format)\nLFSR1 Pattern Option = 0 (These are don’t cares when in Serial Read Training Pattern Format)\nRead Pattern Data0/LFSR0 = 0x1C\nRead Pattern Data1/LFSR1 = 0x59\nRead Pattern Invert - Lower DQ Bits = 0x55\nRead Pattern Invert - Upper DQ Bits = 0x55\nTable 306 — Serial Bit Sequence Example\n15\n14\n13\n12\n11\n10\n9\n8\n7\n6\n5\n4\n3\n2\n1\n0\nDQL0\n1 (Yes)\n1\n0\n1\n0\n0\n1\n1\n0\n1\n1\n1\n0\n0\n0\n1\n1\nDQL1\n0 (No)\n0\n1\n0\n1\n1\n0\n0\n1\n0\n0\n0\n1\n1\n1\n0\n0\nDQL2\n1 (Yes)\n1\n0\n1\n0\n0\n1\n1\n0\n1\n1\n1\n0\n0\n0\n1\n1\nDQL3\n0 (No)\n0\n1\n0\n1\n1\n0\n0\n1\n0\n0\n0\n1\n1\n1\n0\n0\nDQL4\n1 (Yes)\n1\n0\n1\n0\n0\n1\n1\n0\n1\n1\n1\n0\n0\n0\n1\n1\nDQL5\n0 (No)\n0\n1\n0\n1\n1\n0\n0\n1\n0\n0\n0\n1\n1\n1\n0\n0\nDQL6\n1 (Yes)\n1\n0\n1\n0\n0\n1\n1\n0\n1\n1\n1\n0\n0\n0\n1\n1\nDQL7\n0 (No)\n0\n1\n0\n1\n1\n0\n0\n1\n0\n0\n0\n1\n1\n1\n0\n0\nDQU0\n1 (Yes)\n1\n0\n1\n0\n0\n1\n1\n0\n1\n1\n1\n0\n0\n0\n1\n1\nDQU1\n0 (No)\n0\n1\n0\n1\n1\n0\n0\n1\n0\n0\n0\n1\n1\n1\n0\n0\nDQU2\n1 (Yes)\n1\n0\n1\n0\n0\n1\n1\n0\n1\n1\n1\n0\n0\n0\n1\n1\nDQU3\n0 (No)\n0\n1\n0\n1\n1\n0\n0\n1\n0\n0\n0\n1\n1\n1\n0\n0\nDQU4\n1 (Yes)\n1\n0\n1\n0\n0\n1\n1\n0\n1\n1\n1\n0\n0\n0\n1\n1\nDQU5\n0 (No)\n0\n1\n0\n1\n1\n0\n0\n1\n0\n0\n0\n1\n1\n1\n0\n0\nDQU6\n1 (Yes)\n1\n0\n1\n0\n0\n1\n1\n0\n1\n1\n1\n0\n0\n0\n1\n1\nDQU7\n0 (No)\n0\n1\n0\n1\n1\n0\n0\n1\n0\n0\n0\n1\n1\n1\n0\n0\nJEDEC Standard No. 79-5\nPage 180\n4.17.3   Read Training Pattern Examples (Cont’d)\nTable 307 shows the bit sequence of the Read Training Pattern, for the following programming:\nRead Training Pattern Format = 1 (LFSR)\nLFSR0 Pattern Option = 0 \nLFSR1 Pattern Option = 0 \nRead Pattern Data0/LFSR0 = 0x5A\nRead Pattern Data1/LFSR1 = 0x3C\nRead LFSR Assignments = 0xFE\nRead Pattern Invert - Lower DQ Bits = 0x00\nRead Pattern Invert - Upper DQ Bits = 0xFF\nTable 307 — LFSR Bit Sequence Example 1",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "/LFSR0 = 0x5A\nRead Pattern Data1/LFSR1 = 0x3C\nRead LFSR Assignments = 0xFE\nRead Pattern Invert - Lower DQ Bits = 0x00\nRead Pattern Invert - Upper DQ Bits = 0xFF\nTable 307 — LFSR Bit Sequence Example 1\n15\n14\n13\n12\n11\n10\n9\n8\n7\n6\n5\n4\n3\n2\n1\n0\nDQL0\n0 (No)\n0\n0\n0\n1\n1\n0\n0\n0\n0\n0\n0\n1\n1\n1\n0\n1\n0\nDQL1\n0 (No)\n1\n0\n1\n1\n1\n1\n0\n1\n1\n0\n1\n1\n1\n1\n1\n0\n0\nDQL2\n0 (No)\n1\n0\n1\n1\n1\n1\n0\n1\n1\n0\n1\n1\n1\n1\n1\n0\n0\nDQL3\n0 (No)\n1\n0\n1\n1\n1\n1\n0\n1\n1\n0\n1\n1\n1\n1\n1\n0\n0\nDQL4\n0 (No)\n1\n0\n1\n1\n1\n1\n0\n1\n1\n0\n1\n1\n1\n1\n1\n0\n0\nDQL5\n0 (No)\n1\n0\n1\n1\n1\n1\n0\n1\n1\n0\n1\n1\n1\n1\n1\n0\n0\nDQL6\n0 (No)\n1\n0\n1\n1\n1\n1\n0\n1\n1\n0\n1\n1\n1\n1\n1\n0\n0\nDQL7\n0 (No)\n1\n0\n1\n1\n1\n1\n0\n1\n1\n0\n1\n1\n1\n1\n1\n0\n0\nDQU0\n1 (Yes)\n0\n1\n1\n0\n0\n1\n1\n1\n1\n1\n1\n0\n0\n0\n1\n0\n1\nDQU1\n1 (Yes)\n1\n1\n0\n0\n0\n0\n1\n0\n0\n1\n0\n0\n0\n0\n0\n1\n1\nDQU2\n1 (Yes)\n1\n1\n0\n0\n0\n0\n1\n0\n0\n1\n0\n0\n0\n0\n0\n1\n1\nDQU3\n1 (Yes)\n1\n1\n0\n0\n0\n0\n1\n0\n0\n1\n0\n0\n0\n0\n0\n1\n1\nDQU4\n1 (Yes)\n1\n1\n0\n0\n0\n0\n1\n0\n0\n1\n0\n0\n0\n0\n0\n1\n1\nDQU5\n1 (Yes)\n1\n1\n0\n0\n0\n0\n1\n0\n0\n1\n0\n0\n0\n0\n0\n1\n1\nDQU6\n1 (Yes)\n1\n1\n0\n0\n0\n0\n1\n0\n0\n1\n0\n0\n0\n0\n0\n1\n1\nDQU7\n1 (Yes)\n1\n1\n0\n0\n0\n0\n1\n0\n0\n1\n0\n0\n0\n0\n0\n1\n1\nJEDEC Standard No. 79-5\nPage 181\n4.17.3   Read Training Pattern Examples (Cont’d)\nTable 308 shows the bit sequence of the Read Training Pattern, for the following programming:\nRead Training Pattern Format = 1 (LFSR)\nLFSR0 Pattern Option = 0 \nLFSR1 Pattern Option = 1 (Clock Pattern Option)\nRead Pattern Data0/LFSR0 = 0x00 (When the LFSR seed is set to 0, this produces a constant 0 pattern)\nRead Pattern Data1/LFSR1 = 0x3C (This value is a don’t care when LFSR1 Pattern Option = 1)\nRead LFSR Assignments = 0x04\nRead Pattern Invert - Lower DQ Bits = 0xFB\nRead Pattern Invert - Upper DQ Bits = 0xFB\nTable 308 — LFSR Bit Sequence Example 2\n15\n14\n13\n12\n11\n10\n9\n8\n7\n6\n5\n4\n3\n2\n1\n0\nDQL0\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQL1\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQL2\n0 (No)\n1\n1\n0\n1\n0\n1\n0\n1\n0\n1\n0\n1\n0\n1\n0\n1\n0\nDQL3\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQL4\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQL5\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQL6\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "1\n0\n1\n0\n1\n0\nDQL3\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQL4\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQL5\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQL6\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQL7\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQU0\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQU1\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQU2\n0 (No)\n1\n1\n0\n1\n0\n1\n0\n1\n0\n1\n0\n1\n0\n1\n0\n1\n0\nDQU3\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQU4\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQU5\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQU6\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQU7\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nJEDEC Standard No. 79-5\nPage 182\n4.17.4  Read Training Pattern Timing Diagrams\nThe timing of the data return and strobe sequence should match that of a Read operation. The timing of the \nRead Training Pattern will be similar to the MRR operation, with the exception that the MRR to the \naddress that invokes the Read Training Pattern will be a full BL16 pattern. The timing between MRR \ncommands to access the Read Training Pattern is defined as tMRR_p, which supports back to back data \npatterns. This is faster than a normal MRR to MRR condition which is defined as tMRR.\nFigure 78 shows the general timing sequence for an MRR that accesses the Read Training Pattern:\nNOTE\nThe Read Training Pattern shall align to the DDR5 preamble timings. \nFigure 78 — Timing Diagram for Read Training Pattern\nThe Read Training Pattern must also support back to back traffic, for any number of MRR commands \nsequenced every 8 tCK. Figure 79 shows a back to back pattern example:\nNOTE\nThe Read Training Pattern shall align to the DDR5 preamble timings. \nFigure 79 — Timing Diagram for Back to Back Read Training Patterns",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "very 8 tCK. Figure 79 shows a back to back pattern example:\nNOTE\nThe Read Training Pattern shall align to the DDR5 preamble timings. \nFigure 79 — Timing Diagram for Back to Back Read Training Patterns\nNOTE\nThe Read Training Pattern shall align to the DDR5 preamble timings and will exit after the MRW (Continuous Exit encoding) has been \nreceived but before tCont_Exit has expired. During tCont_Exit, the data output may not follow the read pattern data.\nFigure 80 — Timing Diagram for Continuous Burst Mode Read Training Patterns\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nD0\nD1\nD2\nD14 D15\nD13\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nte+2\ntf\ntf+3\ntf+4\nD0\nD1\nD2\nD14 D15\nD13\ntb+1\ntf+5\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nD0\nD1\nD2 D11 D12 D13 D14 D15\nDQ\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DE\nDES\nDES\nDES\nDES\n(Read Pattern)\n(Read Pattern)\n(Any Other)\nMRR\nD0\nD1\nD2 D13 D14 D15\nD0\nD1\nD2\nD14 D15\nD13\nD0\nD1\nD2\nD14 D15\nD13\nD0\nD1\nD2 D13 D14 D15\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2\ntb+3\ntb+4\ntb+5\ntb+6\nte\nte+2\ntf+2\ntg\ntb+1\ntg+1\ntc\ntc+1\ntc+2\ntd+1\ntf\ntf+1\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\n(Exit Continuous)\nMRW\nValid\n(Exit Continuous)\nMRW\nJEDEC Standard No. 79-5\nPage 183\n4.17.4   Read Training Pattern Timing Diagrams (Cont’d)\n4.18\nRead Preamble Training Mode",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "DES\nDES\nDES\nDES\nDES\nDES\nDES\n(Exit Continuous)\nMRW\nValid\n(Exit Continuous)\nMRW\nJEDEC Standard No. 79-5\nPage 183\n4.17.4   Read Training Pattern Timing Diagrams (Cont’d)\n4.18\nRead Preamble Training Mode\n4.18.1   Introduction \nRead preamble training supports read leveling of the host receiver timings. This mode supports MRR \ntransactions that access the Read Training Pattern, and cannot be used during any other data transactions. \nJust like Read Training Pattern, Read Preamble Training needs to be entered with CRC disabled. Read \npreamble training changes the read strobe behavior such that the strobes are always driven by the DRAM, \nand only toggle during a 1tCK preamble plus the actual burst of the read data. There is no toggle during \npostamble time. This mode enables the host to detect the timing of when the first data and associated strobe \nis returned after a read command.\n4.18.2   Entry and Exit for Preamble Training Mode\nThe DRAM enters Read Preamble Training Mode by setting MR2:OP[0] = 1. Read Preamble Training \nMode is exited by setting MR2:OP[0] = 0. Read Preamble Training should not be disturbed by an ACT \ncommand until the completion of the training.\nTable 310 — MR2 Register Information – for Reference Only\nSee Section 3.5.4 for Details\n4.18.3   Preamble Training Mode Operation\nOnce the DRAM is placed in Read Preamble Training Mode, the only data transactions supported are \nMRR commands. All non-data commands, such as MRW, are still supported in this mode. Once READ \nPreamble Training is enabled, the device will drive DQS_t LOW and DQS_c HIGH within tSDOn and \nremain at these levels until an MRR command is issued.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "MRW, are still supported in this mode. Once READ \nPreamble Training is enabled, the device will drive DQS_t LOW and DQS_c HIGH within tSDOn and \nremain at these levels until an MRR command is issued.\nDuring read preamble training, a 1 tCK preamble will be used instead of the programmed DQS preamble \nsetting. Once the MRR command is issued, the device will drive DQS_t/DQS_c after CL-tRPRE (where \ntRPRE=1CK), like a normal READ burst with the Read DQS Offset setting programmed in MR40 applied. \nIn response to the MRR to the designated Read Training Pattern Address, the device must also drive the \nDQ pattern as per the Read Pattern configuration while in this mode. The MRR commands may be \nsequenced to enable back to back bursts on the DQ bus.\nRead preamble training mode is exited within tSDOff after setting MR2:OP[0].\nTable 309 — Timing Parameters for Read Training Patterns\nParameter\nSymbol\nMin\nMax\nUnits\nNotes\nRegistration of MRW Continuous Burst \nMode Exit to next valid command delay\ntCont_Exit_Delay\n-\ntCont_Exit+ \ntMRW\nns\nRegistration of MRW Continuous Burst \nMode Exit to end of training mode\ntCont_Exit\n-\nRL+BL/2+10nCK\nns\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nInternal Write \nTiming \nRFU\nDevice 15 \nMPSM\nCS\nAssertion \nDuration \n(MPC)\nMax Power \nSaving \nMode \n(MPSM)\n2N Mode\nWrite \nLeveling \nTraining\nRead \nPreamble \nTraining\nFunction\nRegister\nType\nOperand\nData\nNotes\nRead \nPreamble Training\nR/W\nOP[0]\n0B: Normal Mode (Default)\n1B: Read Preamble Training\nJEDEC Standard No. 79-5\nPage 184\n4.18.3   Preamble Training Mode Operation (Cont’d)\nFigure 81 shows the timing for the strobe driven differential low after Read Preamble Training Mode is\nenabled, and also shows the strobe timings including a 1tCK Preamble, after an MRR command to access\nthe Read Training Pattern:\nFigure 81 — Timing Diagram for Read Preamble Training Mode Entry, Read Training Pattern \nAccess and Read Preamble Training Mode Exit\n4.19\nCA Training Mode (CATM)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "d to access\nthe Read Training Pattern:\nFigure 81 — Timing Diagram for Read Preamble Training Mode Entry, Read Training Pattern \nAccess and Read Preamble Training Mode Exit\n4.19\nCA Training Mode (CATM)\n4.19.1   Introduction    \nThe CA Training Mode is a method to facilitate the loopback of a logical combination of the sampled \nCA[13:0] signals. In this mode, the CK is running, and the CS_n qualifies when the CK samples the CA \nsignals. A loopback equation that includes all the CA signals results in an output value that is sent \nasynchronously on the DQ signals back to the host memory controller. The host timings between CS_n, \nCK, and CA[13:0] signals can then be optimized for proper alignment. When the DRAM is in this mode, \nno functional commands are executed in the DRAM. The functional command interface is restored only \nafter exiting this mode, which requires a CS_n assertion of two or more consecutive tCK. Prior to entering \nthe CA Training Mode, the CS_n signal must be aligned to the CK to meet the CS_n to CK timing \nspecifications. This assumes that CS Training has been completed to determine the correct CS_n timings \non the host.\n4.19.2   Entry and Exit for CA Training Mode   \nThe CA Training Mode is enabled through an MPC command, with the opcode designated for CA Training \nMode Entry. Once this MPC command has executed no other commands will be interpreted by the DRAM. \nOnly the sampling of the CA signals, evaluation of the XOR result, and loop back to the DQ’s will occur. \nWhile in CA Training Mode, the CS_n signal will only assert for a single tCK at a time. The maximum \nsampling rate on the CA signals will be every 4tCK.\nThe CA Training Mode is disabled by asserting CS_n for 2 or more cycles in a row, while sending a NOP\ncommand on the CA bus.\nTable 311 — Timing Parameters for Preamble Training Mode\nParameter\nSymbol\nMin\nMax\nDelay from MRW Command \nto DQS Driven\ntSDOn\n-\nMax(12nCK, 20ns)\nDelay from MRW Command \nto DQS Disabled\ntSDOff\n-\nMax(12nCK, 20ns)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "— Timing Parameters for Preamble Training Mode\nParameter\nSymbol\nMin\nMax\nDelay from MRW Command \nto DQS Driven\ntSDOn\n-\nMax(12nCK, 20ns)\nDelay from MRW Command \nto DQS Disabled\ntSDOff\n-\nMax(12nCK, 20ns)\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\nta+6 tb\ntb+1\ntb+2\ntc\ntd+4\nta+5\ntc+1 tc+2\ntd\ntd+2\nD0\nD1\nD2  D13 D14 D15\nDQ\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nBA,BG MRA, \nOP\nMRA, \nOP\nRead Preamble Training Mode = Enable: MR2[OP0] = 1\nRead Preamble Training Mode = Disable: MR2[OP0] = 0\nJEDEC Standard No. 79-5\nPage 185\n4.19.3   CA Training Mode (CATM) Operation\nIn CA Training Mode, the CA values are sampled in the same way as for functional operation, where the \nCS_n qualifies which cycle the sampling occurs in, and the sample is captured by the rising CK edge. \nUnlike functional operation, there is no concept of multiple cycle commands in CA Training Mode. \nSampling of the CA signals ONLY occurs when CS_n is asserted. Once the CA signals are sampled, the \nvalues are XOR’d to produce an output value. This output value is driven on all the DQ pins, as a pseudo-\nstatic value. These output values will be held until the next sample is captured on the CA bus, according to \nthe CS_n assertion.\nDuring CA Training Mode the CA ODT is enabled as for functional operation. The VrefCA is Group \nAccording to the functional setting. The timing requirements for the CA bus, CK_t, CK_c, and CS_n are \nthe same as for functional operation.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "s enabled as for functional operation. The VrefCA is Group \nAccording to the functional setting. The timing requirements for the CA bus, CK_t, CK_c, and CS_n are \nthe same as for functional operation.\nThe delay from when the CA signals are sampled during the CS_n assertion and when the output of the \nXOR computation is driven on the DQ pins is specified as tCATM_Valid, as shown in the Figure 82. CS_n \nshall be asserted every 4tCK or with greater than 4tCK separation between assertions, and thus the CA \nXOR output shall transition every 4tCK or greater. Figure 82 demonstrates an example where two CS_n \nassertions occur with a separation of 4tCK. The DRAM will exit CA Training Mode when the CS_n is \nasserted for 2 or more consecutive cycles but limited to 8 cycles.\nFigure 82 — Timing Diagram for CA Training Mode\nTable 312 — AC Parameters for CA Training Mode\nSymbol\nDescription\nMin\nMax\nUnit\nNote\ntCATM_Entry\nRegistration of CATM entry \ncommand to start of training \nsamples time\n20\n-\nns\ntCATM_Exit\nRegistration of CATM exit CS_n \nassertion to end of training \nmode. This is when DQ is no \nlonger driven by the DRAM\n-\n14\nns\ntCATM_Exit_Delay\nRegistration of CATM exit to \nnext valid command delay\n20\n-\nns\ntCATM_Valid\nTime from sample evaluation to \noutput on DQ bus\n-\n20\nns\ntCATM_DQ_Window\nTime output is available on DQ \nBus\n2\n-\nnCK\n1\ntCATM_CS_Exit\nCS_n assertion duration to exit \nCATM\n2\n8\nnCK\nNOTE 1 This timing parameter is applied to each DQ independently, not all-DQs valid window perspective.\nDES\nDES\nDES\nDES\nDES\nMPC\ntCATM_Valid\ntCATM_entry\nMPC Command (Opcode = CA Training Mode Enter)\nOUTPUT “0”\nOUTPUT “1”\nCA\nNOP\nDES\nDES\nDES\nDES\nt0\nt2\nt1\nta\nta+1\nta\nta+1\ntb\ntb+1\ntb+3 tb+4\ntb+5\ntc\ntc+1\ntc+8\ntb+2\ntc+2 tc+3\ntc+4\ntc+6\ntc+7\nt c+9\ntc+5\ntd\ntd+2\ntd+1\ntd+3\nDES\nCA DES\nDES\nDES\nNOP\nDES\nXOR(CA) = 0\nXOR(CA) = 1\nCA\nCA\nNOP NOP\nValid\nValid\nJEDEC Standard No. 79-5\nPage 186\n4.19.3.1   CA Loopback Equations",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "b+2\ntc+2 tc+3\ntc+4\ntc+6\ntc+7\nt c+9\ntc+5\ntd\ntd+2\ntd+1\ntd+3\nDES\nCA DES\nDES\nDES\nNOP\nDES\nXOR(CA) = 0\nXOR(CA) = 1\nCA\nCA\nNOP NOP\nValid\nValid\nJEDEC Standard No. 79-5\nPage 186\n4.19.3.1   CA Loopback Equations\nThe CATM Output is computed based on the CS_n assertion and the values of the CA inputs. Table 313 \nclarifies the output computation.\n4.19.3.2   Output equations\nTable 314 shows which signals will transmit the output of the CA Training Mode loopback equation. \nThese values are driven asynchronously as pseudo-static values, updating with a new output at a time \ntCATM_Valid after each CS_n assertion.\nTable 313 — CA Training Mode Output\n1\nHold previous value\nNOTE 1 The XOR function occurs after mirroring/\ninversion recovery, and only includes signals \nsupported on the DRAM, i.e., may not \ninclude CA[13], depending on density \n(including stacking). If CA[13] is not needed \nfor the DRAM's density, the logical value \nshall be considered 0 for the XOR \ncomputation, though as indicated in Table 3 , \nthe ball location associated with CA13's \nlogical input (which switches with CA12) shall \nbe connected to VDDQ.\nTable 314 — Output Equations per Interface Width\nDQ0\nCATM Output\nCATM Output\nCATM Output\nDQ1\nCATM Output\nCATM Output\nCATM Output\nDQ2\nCATM Output\nCATM Output\nCATM Output\nDQ3\nCATM Output\nCATM Output\nCATM Output\nDQ4\nCATM Output\nCATM Output\nDQ5\nCATM Output\nCATM Output\nDQ6\nCATM Output\nCATM Output\nDQ7\nCATM Output\nCATM Output\nJEDEC Standard No. 79-5\nPage 187\n4.20\nCS Training Mode (CSTM)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ut\nCATM Output\nCATM Output\nDQ4\nCATM Output\nCATM Output\nDQ5\nCATM Output\nCATM Output\nDQ6\nCATM Output\nCATM Output\nDQ7\nCATM Output\nCATM Output\nJEDEC Standard No. 79-5\nPage 187\n4.20\nCS Training Mode (CSTM)\n4.20.1   Introduction    \nThe CS Training Mode is a method to facilitate the loopback of a sampled sequence of the CS_n signal. In \nthis mode, the CK is running, and the CA signals are held in a NOP command encoding state. Once this \nmode is enabled and the DRAM devices are selected to actively sample and drive feedback, The DRAM \nwill sample the CS_n signal on the rising edge of CK. Every set of four CK rising edge samples will be \nincluded in a logical computation to determine the CSTM Output result that is sent back to the host on the \nDQ bus. Once sampling begins, the DRAM must maintain the consecutive grouping of the samples every 4 \ntCK. When the CS_n Sample[0] and Sample[2] results in a logic 0 and the CS_n Sample[1] and Sample[3] \nresults in a logic 1, the DRAM will drive a 0 on all the DQ signals. There is no requirement to drive any \nstrobes, and the output signal could transition as often as every 4 tCK.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "le[1] and Sample[3] \nresults in a logic 1, the DRAM will drive a 0 on all the DQ signals. There is no requirement to drive any \nstrobes, and the output signal could transition as often as every 4 tCK.\n4.20.2   Entry and Exit for CS Training Mode   \nThe CS Training Mode is enabled when the host sends an MPC command with the opcode for CS Training \nMode Entry. Since CS Training must occur prior to establishing alignment between CK and CS_n signals, \nthe MPC command extends beyond multiple tCK cycles, during which the CS_n signal is asserted. When \nthe DRAM is in this mode, commands are still actively processed. The only commands that should be sent \nby the host memory controller while CS Training Mode is enabled are the NOP command and the MPC to \nexit CS Training Mode. Any other command may produce unreliable results. Once the DRAM has CS \nTraining Mode enabled, the DRAM begins sampling on every rising CK edge, with the 4-sample groups \nlooping consecutively. Depending on the value of the samples, the DQ signals are driven high or low. Prior \nto entering CS Training Mode, the DQ signals are not driven by the DRAM and are terminated according \nto the default RTT_PARK setting. After CS Training Mode is enabled, the DQ signal will begin driving the \noutput values based on the CS Training Mode samples. Once the DQ signals are driven by the DRAM, \nRTT_PARK termination will no longer be applied, similar to a READ operation.\nTo exit CS Training Mode, an MPC command must be sent to disable CS Training Mode. Since the timing \nrelationship between CS_n and CK is understood when exiting CS Training Mode, the host can send either \na multi-cycle CS_n assertion during the MPC command or a single tCK assertion.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Since the timing \nrelationship between CS_n and CK is understood when exiting CS Training Mode, the host can send either \na multi-cycle CS_n assertion during the MPC command or a single tCK assertion.\n4.20.3   CS Training Mode (CSTM) Operation\nIn CS Training Mode, the CS_n values are sampled on all CK rising edges. Each group of 4 consecutive \nsamples is evaluated in pairs, and then the two pairs are combined with a logical OR prior to sending to the \nDQ output. The samples evaluation to determine the output is shown in Tables 315 through 317:\nTable 315 — Sample Evaluation for Intermediate Output[0]\nOutput[0]\nCS_n Sample[0]\nCS_n Sample[1]\n1\n0\n0\n0\n0\n1\n1\n1\n0\n1\n1\n1\nTable 316 — Sample Evaluation for Intermediate Output[1]\nOutput[1]\nCS_n Sample[2]\nCS_n Sample[3]\n1\n0\n0\n0\n0\n1\n1\n1\n0\n1\n1\n1\nJEDEC Standard No. 79-5\nPage 188\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.20.3   CS Training Mode (CSTM) Operation (Cont’d)\nDuring CS Training Mode the CA ODT is enabled as for functional operation. The VrefCA is Group \nAccording to the functional setting (through the VrefCA Command).\nThe delay from when the CS_n signals are sampled during the fourth CK rising edge (Sample[3]) to when\nthe output of the sample evaluation is driven to a stable value on the DQ pins is specified as tCSTM_Valid,\nas shown in Figure 83. The details of the tCSTM_entry, tCSTM_exit, and tCSTM_DQ_Window are also\nillustrated.\nFigure 83 — Timing Diagram for CS Training Mode with Consecutive Output Samples = 0\nFigure 84 illustrates an example where the DQ Output switches from a logic 0 to a logic 1 value, \ndemonstrating the minimum tCSTM_DQ_Window:\nNOTE\nSee Section 4.15 for details on Setup, Hold and command register time.\nFigure 84 — Timing Diagram for CS Training Mode with Output Sample Toggle",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "value, \ndemonstrating the minimum tCSTM_DQ_Window:\nNOTE\nSee Section 4.15 for details on Setup, Hold and command register time.\nFigure 84 — Timing Diagram for CS Training Mode with Output Sample Toggle\nTable 317 — Sample Evaluation for Final CSTM Output\nCSTM Output\nOutput[0]\nOutput[1]\n0\n0\n0\n1\n0\n1\n1\n1\n0\n1\n1\n1\nNOTE\nWhen there is no change on the CSTM Output from previous evaluation, DQ shall continue to drive same value continuously with no \nswitching on the bus.\nt0\nt2\nt1\nta\nta+1\nta\nta+1\ntb\ntb+1\ntb+3 tb+4\ntb+5\ntb+6\ntb+7\ntd\ntb+2\ntc\ntc+1\ntc+2\ntc+4\nNOP\nDES\nNOP\nDES\nDES\nDES\nDES\nDES\nNOP\nNOP\nSample (0)\nSample (1)\nSample (2)\nSample (3)\nSample (0)\nSample (1)\nSample (2)\nSample (3)\nSample (x)\nSample (x+1)\nSample (x+2)\nSample (x+3)\nMPC Command (Opcode = CS Training Mode Enter)\nMPC Command (Opcode = CS Training Mode Exit)\nNOP\nNOP\nNOP\nNOP\nNOP\nValid\ntCSTM_Min_to_MPC_exit\nNOP\nDES\nDES\nDES\nDES\nNOP\nNOP\nDES\nDES\nDES\nMPC\nSample (0)\nSample (1)\nSample (2)\nSample (3)\nSample (0)\nSample (1)\nSample (2)\nSample (3)\nSample (x)\nSample (x+1)\nSample (x+2)\nSample (x+3)\nMPC Command (Opcode = CS Training Mode Enter)\nt0\nt2\nt1\nta\nta+1\nta\nta+1\ntb\ntb+1\ntb+3 tb+4\ntb+5\ntb+6\ntb+7\ntd\ntb+2\ntc\ntc+1\ntc+2\ntc+4 tc+5\nt d+1\ntc+3\nte\nte+2\nte+1\nte+3\nMPC Command (Opcode = CS Training Mode Exit)\nJEDEC Standard No. 79-5\nPage 189\n4.20.3   CS Training Mode (CSTM) Operation (Cont’d)\nWhen host trains CS_n timing for DDR5 by using CSTM, CS_n sampling timing for each DRAM could be \ndifferent from each other because the variation of internal timing is different for each DRAM. Therefore, \neven though the CS setup/hold time is appropriate for each DRAM, 4-tCK CS_n sampling window which \nmay have different starting points could appear differently as shown in Figure 85.\nHost should train CS_n timing based on asserting every edge of CS_n to cover multiple DRAMs without \nexiting CSTM.\nNOTE\nSee Section 4.15 for details on Setup, Hold and command register time.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "igure 85.\nHost should train CS_n timing based on asserting every edge of CS_n to cover multiple DRAMs without \nexiting CSTM.\nNOTE\nSee Section 4.15 for details on Setup, Hold and command register time.\nFigure 85 — Timing Diagram for CS Training Mode with Multiple DRAMs Output Sample Toggle\nTable 318 — AC Parameters for CS Training Mode\nSymbol\nDescription\nMin\nMax\nUnit\nNote\ntCSTM_Entry\nRegistration of CSTM entry command to start of \ntraining samples time\n20\n-\nns\ntCSTM_Min_to_MPC_exit\nMin time between last CS_n pulse and first pulse of \nMPC Command to exit CSTM\n4\n-\nnCK\ntCSTM_Exit\nRegistration of CSTM exit command to end of train-\ning mode\n-\n20\nns\ntCSTM_Valid\nTime from sample evaluation to output on DQ bus\n-\n20\nns\ntCSTM_DQ_Window\nTime output is available on DQ Bus\n2\n-\nnCK\n1\ntCSTM_Exit_Delay\nRegistration of CATM exit to next valid command \ndelay\n20\n-\nns\nNOTE 1\nThis timing parameter is applied to each DQ independently, not all-DQs valid window perspective.\n6DPSOH\u00033RLQW\u0003RI\u0003'5$0\u0014\n6DPSOH\u00033RLQW\u0003RI\u0003'5$0\u0015\n6DPSOH\u00033RLQW\u0003RI\u0003'5$0\u0016\n6DPSOH\u000b\u0013\f 6DPSOH\u000b\u0014\f 6DPSOH\u000b\u0015\f 6DPSOH\u000b\u0016\n'4\u0003RI\u0003'5$0\u0016\n287387\u0005\u0013\u0005\n123\n'(6\n123\n'(6\n'(6\n'(6\n'(6\n'(6\n'(6\n'(6\n'(6\n'(6\n123\n123\n123\n123\n123\n123\n123\n123\n03&\nW\u0013\nW\u0014\nW\u0015\nWD\nWD\u000e\u0014\nWE\nWE\u000e\u0014\nWE\u000e\u0015\nWE\u000e\u0016\nWE\u000e\u0017\nWE\u000e\u0018\nWE\u000e\u0019\nWE\u000e\u001a\nWE\u000e\u001b\nWE\u000e\u001c\nWE\u000e\u0014\u0013\nWE\u000e\u0014\u0014\nWE\u000e\u0015[\nWE\u000e\u0015[\u000e\u0014\nWE\u000e\u0015[\u000e\u0015\nWE\u000e\u0015[\u000e\u0016\nWE\u000e\u0015[\u000e\u0017\nWE\u000e\u0015[\u000e\u0018\nWE\u000e\u0015[\u000e\u0019\nWE\u000e\u0015[\u000e\u001a\n6DPSOH\u000b\u0013\f 6DPSOH\u000b\u0014\f 6DPSOH\u000b\u0015\f 6DPSOH\u000b\u0016\n6DPSOH\u000b\u0013\f 6DPSOH\u000b\u0014\f 6DPSOH\u000b\u0015\f 6DPSOH\u000b\u0016\n6DPSOH\u000b\u0013\f 6DPSOH\u000b\u0014\f 6DPSOH\u000b\u0015\f 6DPSOH\u000b\u0016\n6DPSOH\u00033RLQW\u0003RI\u0003'5$0\u0013\n6DPSOH\u000b\u0013\f 6DPSOH\u000b\u0014\f 6DPSOH\u000b\u0015\f 6DPSOH\u000b\u0016\n6DPSOH\u000b\u0013\f 6DPSOH\u000b\u0014\f 6DPSOH\u000b\u0015\f 6DPSOH\u000b\u0016\n6DPSOH\u000b\u0013\f 6DPSOH\u000b\u0014\f 6DPSOH\u000b\u0015\f 6DPSOH\u000b\u0016\n6DPSOH\u000b\u0013\f 6DPSOH\u000b\u0014\f 6DPSOH\u000b\u0015\f 6DPSOH\u000b\u0016\nJEDEC Standard No. 79-5\nPage 190\n4.20.3.1   Output signals\nTable 319 shows which signals will transmit the output of the CS Training Mode loopback sample \nevaluation. These values are driven asynchronously, but may switch as often as every 4tCK.\nTable 319 — CS Sampled Output per Interface Width\nDQ0\nCSTM Output\nCSTM Output\nCSTM Output\nDQ1\nCSTM Output\nCSTM Output\nCSTM Output",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "lues are driven asynchronously, but may switch as often as every 4tCK.\nTable 319 — CS Sampled Output per Interface Width\nDQ0\nCSTM Output\nCSTM Output\nCSTM Output\nDQ1\nCSTM Output\nCSTM Output\nCSTM Output\nDQ2\nCSTM Output\nCSTM Output\nCSTM Output\nDQ3\nCSTM Output\nCSTM Output\nCSTM Output\nDQ4\nCSTM Output\nCSTM Output\nDQ5\nCSTM Output\nCSTM Output\nDQ6\nCSTM Output\nCSTM Output\nDQ7\nCSTM Output\nCSTM Output\nJEDEC Standard No. 79-5\nPage 191\n4.21\nWrite Leveling Training Mode\n4.21.1   Introduction\nThe DDR5 memory module adopted fly-by topology for the commands, addresses, control signals, and \nclocks. The fly-by topology has benefits from reducing number of stubs and their length, but it also causes \nflight time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the \nmemory controller to set the timings of the WRITE DQS_t - DQS_c signaling according to the Write \nLatency timing specification at the DRAM. Therefore, the DDR5 SDRAM supports a ‘write leveling’ \nfeature to allow the controller to compensate for channel skew. The DDR5 Write Leveling Training also \nallows for an unmatched path between CK and DQS within the DRAM, and thus supports an internal Write \nLeveling Training flow to account for the difference in internal delays.\nThe DDR5 DRAM also provides a programmable timing in its write logic, controlled by the Write \nLeveling Internal Cycle Alignment mode register, which provides a means for improved performance of \nthe device’s receiver. The proper setting of this register shall be determined by the memory controller, \neither as described in the following sections, or by some other means. This delay setting is specific to each \nDRAM, its Write Preamble setting, and the operating frequency being used. Once the proper setting has \nbeen determined for a given DRAM, Write preamble setting, and operating frequency, that setting may be \nsubsequently restored to the DRAM after reset, power-cycle, or return to a previously used operating \nfrequency.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "for a given DRAM, Write preamble setting, and operating frequency, that setting may be \nsubsequently restored to the DRAM after reset, power-cycle, or return to a previously used operating \nfrequency.\nThe memory controller can use the ‘write leveling’ feature and feedback from the DDR5 DRAM to adjust \nthe DQS_t - DQS_c to align to the phase and cycle that corresponds to the Write Latency delay after the \nWRITE command. The memory controller involved in the leveling must have adjustable delay setting on \nDQS_t - DQS_c to align the rising edge of DQS_t - DQS_c with the timing at the receiver that is the\npin-level Write Latency (external Write Leveling Training) or the internal DRAM Write Latency (internal \nWrite Leveling Training) timing point. The internal DRAM Write Latency timing point may be skewed \nfrom the pin-level Write Latency timing point. The host will minimize this skew (tDQSoffset) through the \nWrite Leveling Training flow.\nSince the system and DIMM delays vary, the DRAM will support the ability for the host to align the \nDQS_t-DQS_c timings with a pin-level Write Latency CK_t-CK_c edge. This alignment is referred to as \nExternal Write Leveling. Once the DQS_t-DQS_c host timings are aligned at the DRAM Write Latency \ntiming, the internal DRAM timings are optimized for lowest power and internal delay. This is \naccomplished when the host enables the Internal Write Timing setting. In order to compensate for the \ndifference in delay, the host will execute an internal Write Leveling Training sequence, which includes \nsweeping the Write Leveling Internal Cycle Alignment and then finalizing the DQS_t-DQS_c phase and \noffset. During Write Leveling Training (both External and Internal), the DQS_t-DQS_c pattern should \ninclude the full preamble and only the first toggle of the normal data burst sequence.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "c phase and \noffset. During Write Leveling Training (both External and Internal), the DQS_t-DQS_c pattern should \ninclude the full preamble and only the first toggle of the normal data burst sequence.\nWhile in Write Leveling Training Mode (both External and Internal), the DRAM will sample the Internal \nWrite Leveling Pulse with the last rising DQS_t - DQS_c edge sent by the host and feed back the result of \nthis sample on the DQ bus.\nWhile in Write Leveling Mode (both External and Internal), the DRAM asynchronously feeds back the \ninternal Write Leveling pulse, sampled with the last rising edge of DQS_t - DQS_c (first rising edge after \nthe preamble), through the DQ bus. Optionally, the DRAM could sample the Internal Write Leveling Pulse \non every rising edge, but the host will only use the final rising edge sample feedback on the DQ bus. The \ninternal Write Leveling pulse is generated in response to a WRITE command, and held statically low \notherwise. The controller repeatedly delays DQS_t - DQS_c, sends a WRITE command, and monitors the \nDQ feedback until a transition from 0 to 1 is detected.\nJEDEC Standard No. 79-5\nPage 192\n4.21.1   Introduction (Cont’d)\nDuring Internal Write Leveling Training flows, the host will apply an offset to the starting point or the final \nsetting of the DQS_t - DQS_c signals. The offsets are referred to as WL_ADJ_start and WL_ADJ_end. \nThis will minimize the tDQSoffset variation across different DRAM devices. The WL_ADJ_start and \nWL_ADJ_end values depend on the tWPRE setting.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "offsets are referred to as WL_ADJ_start and WL_ADJ_end. \nThis will minimize the tDQSoffset variation across different DRAM devices. The WL_ADJ_start and \nWL_ADJ_end values depend on the tWPRE setting.\nWhen External and Internal Write Leveling Training flows are complete and the final WL_ADJ_end offset \nhas been applied to the DQS_t - DQS_c timings, the DQS_t - DQS_c is phase aligned and cycle aligned for \nwrite operations. During the training sequence the DRAM in Write Leveling training mode will apply \nODT to the strobes in the same way as for functional operation. All non-target ranks (which will not be in \nWrite Leveling Training Mode) will apply ODT as defined for functional operation. Prior to executing the \nDDR5 Write Leveling Training Flow, the DRAM tWPRE value must be configured to the functional \noperation setting.\nNote that DQS ODT is based on a DQS PARK Mode and is not enabled and disabled with DQ ODT \ntimings.\n4.21.2   Write Leveling Mode Registers\nThe MR fields for Write Leveling Training, Internal Write Timing, and Write Leveling Internal Cycle \nAlignment are listed Tables 320 and 321. To enter Write Leveling Training Mode, program MR2 OP[1]=1, \nto exit the mode program MR2 OP[1]=0. Write Leveling Internal cycle alignment offers two nibbles to \ncontrol the upper and lower bytes. The lower byte WL internal Cycle alignment is intended for x4, x8 and \nx16 configurations while the upper byte is only for x16 configurations. The Internal Write Timing, once \nenabled, shall remain enabled through the Internal Write Leveling Training flow and for functional \noperation. The host is responsible for incrementing the Write Leveling Internal Cycle Alignment setting \nuntil the Internal Write Leveling Pulse is pulled early enough to align with the DQS_t - DQS_c signals that \nwere previously aligned with the pin-level Write Latency timing. The Write Leveling Internal Cycle \nAlignment setting only applies when the Internal Write Timing is Enabled.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "QS_t - DQS_c signals that \nwere previously aligned with the pin-level Write Latency timing. The Write Leveling Internal Cycle \nAlignment setting only applies when the Internal Write Timing is Enabled.\nTable 320 — MR2 Register – for Reference Only\nSee Section 3.5.4 for details\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nInternal Write \nTiming \nRFU\nDevice 15 \nMPSM\nCS \nAssertion \nDuration \n(MPC)\nMax Power \nSaving \nMode \n(MPSM)\n2N Mode\nWrite \nLeveling \nTraining\nRead \nPreamble \nTraining\nTable 321 — MR3 Register – for Reference Only\n See Section 3.5.5 for details\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nWrite Leveling\n Internal Cycle \nAlignment - Upper Byte\nWrite Leveling\n Internal Cycle \nAlignment - Lower Byte\nJEDEC Standard No. 79-5\nPage 193\n4.21.3   External Write Leveling Training Operation\nWhen Write Leveling Mode is enabled and the Internal Write Timings is disabled, the DRAM will have an \nInternal Write Leveling pulse that indicates how the DQS_t - DQS_c signals shall be aligned to match the \npin-level Write Latency timings. The rising edge of the Internal Write Leveling Pulse will align to the \nrising edge of the CK signal that coincides with Write Latency.\nDQS_t - DQS_c driven by the controller during leveling mode must be terminated by the DRAM based on \nranks populated. Similarly, the DQ bus driven by the DRAM must also be terminated at the controller.\nAll data bits shall carry the leveling feedback to the controller across the DRAM configurations X4, X8, \nand X16. On a X16 device, both byte lanes shall be leveled independently. Therefore, a separate feedback \nmechanism shall be available for each byte lane. The upper data bits should provide the feedback of the \nupper diff_DQS(diff_UDQS) to internal Write Leveling pulse relationship whereas the lower data bits \nwould indicate the lower diff_DQS(diff_LDQS) to internal Write Leveling pulse relationship.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "of the \nupper diff_DQS(diff_UDQS) to internal Write Leveling pulse relationship whereas the lower data bits \nwould indicate the lower diff_DQS(diff_LDQS) to internal Write Leveling pulse relationship.\nFigure 86 shows the timing sequence to enter Write Leveling Training Mode, operation during Write \nLeveling Training Mode (with Internal Write Timings disabled), and the timing sequence to exit Write \nLeveling Training mode. An MRW command is sent to enable Write Leveling Training Mode. Prior to \nsending the MRW command to enable Write Leveling Training Mode, the host memory controller must \ndrive the DQS_t - DQS_c signals differentially low. After tWLPEN time, the controller can send a WRITE \ncommand, followed by strobe pulses. The DQS_t - DQS_c signals will always drive differentially low, \nexcept during the preamble toggle or the first toggle of the write burst strobe sequence for the WRITE. \nThere is no restriction as to how early the strobe pulses are sent, so long as they are after the WRITE \ncommand. The DRAM asynchronously feeds back the internal Write Leveling pulse, sampled with the last \nrising edge of DQS_t - DQS_c (first rising edge after the preamble), through the DQ bus within tWLO \nafter the sample. Optionally, the DRAM could sample the Internal Write Leveling Pulse on every rising \nedge, but the host will only use the final rising edge sample feedback on the DQ bus.\nWhile in Write Leveling Training mode, the host controller may send ACT and PRE commands. The \nDRAM will ignore these commands. The address associated with the ACT and the WRITE commands \nmay be any value. The following timing diagrams demonstrate the timing requirements associated with \nWrite Leveling Training Mode Entry, the Internal Write Leveling Pulse alignment during External Write \nLeveling Training, and the DQ sample feedback timing.\nFigure 86 — Timing Diagram for Write Leveling Training Mode (External Training, 0 Sample)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "al Write Leveling Pulse alignment during External Write \nLeveling Training, and the DQ sample feedback timing.\nFigure 86 — Timing Diagram for Write Leveling Training Mode (External Training, 0 Sample)\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nte+2\ntf\ntf+3\ntg\ntb+1\ntg+1\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nWR_P,\nCA,BL,\nAP\nBA,BG\nMA, OP\nMRA\nWL Training Mode = 1\nWL Training Mode = 0\nJEDEC Standard No. 79-5\nPage 194\n4.21.3   External Write Leveling Training Operation (Cont’d)\nFigure 87 — Timing Diagram for Write Leveling Training Mode (External Training, 1 Sample)\nThe Memory controller initiates Write Leveling mode of all DRAMs in a rank by setting MR2:OP[1]=1. \nWhen entering write leveling mode, the DQ pins are in undefined driving mode. Since the controller levels \none rank at a time, all non-target ranks will set Write Leveling Mode to disabled. The Controller may assert \nnon-target ODT through the normal WRITE command protocol. The RTT_PARK termination will also \nonly apply to the DQS_t and DQS_c signals.\nThe Controller shall drive DQS_t low and DQS_c high prior to sending the MRW command to enable \nWrite Leveling Training Mode. The WRITE command must occur after a delay of tWLPEN relative to \nwhen the MRW enabled Write Leveling Training Mode.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "QS_c high prior to sending the MRW command to enable \nWrite Leveling Training Mode. The WRITE command must occur after a delay of tWLPEN relative to \nwhen the MRW enabled Write Leveling Training Mode.\nDRAM samples the internal Write Leveling pulse with rising edge of DQS_t - DQS_c and provides \nfeedback on all the DQ bits asynchronously after tWLO timing. There is a DQ output uncertainty of \ntWLOE defined to allow mismatch on DQ bits. The tWLOE period is defined from the transition of the \nearliest DQ bit to the corresponding transition of the latest DQ bit. There are no read strobes (DQS_t/\nDQS_c) needed for these DQs. Controller samples incoming DQ and decides to increment or decrement \nDQS_t - DQS_c delay setting and launches the next WRITE command with associated DQS_t/DQS_c \npulse (or pulse sequence) after some time, which is controller dependent. Once a 0 to 1 transition is \ndetected, the controller locks DQS_t - DQS_c delay setting and external write leveling is achieved for the \ndevice.\n4.21.4   Write Leveling Internal Cycle Alignment Operation\nAfter the external Write Leveling Training step is completed, and the host DQS_t - DQS_c signals have \nbeen aligned to the pin-level Write Latency timing, the host will apply a negative offset (WL_ADJ_start) \nto the DQS_t - DQS_c timing. The WL_ADJ_start offset is dependent on the tWPRE setting. This will be \na reference point for the internal Write Leveling Pulse to align to through the use of the Internal Cycle \nAlignment setting. After the Internal Cycle Alignment setting has been adjusted to determine the sample of \nthe high part of the Internal Write Leveling Pulse, the host will do a fine sweep of the DQS_t - DQS_c \ntimings to determine the location of the rising edge of the Internal Write Leveling Pulse. Once this edge \nhas been aligned, the host will then apply the final WL_ADJ_end setting, which is also dependent on \ntWPRE. This will result in a tDQSoffset offset that is between -0.5tCK and +0.5tCK.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Once this edge \nhas been aligned, the host will then apply the final WL_ADJ_end setting, which is also dependent on \ntWPRE. This will result in a tDQSoffset offset that is between -0.5tCK and +0.5tCK.\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nte+2\ntf\ntf+3\ntg\ntb+1\ntg+1\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nWR_P,\nCA,BL,\nAP\nBA,BG\nMA, OP\nMRA\nWL Training Mode = 1\nWL Training Mode = 0\nJEDEC Standard No. 79-5\nPage 195\n4.21.4   Write Leveling Internal Cycle Alignment Operation (Cont’d)\nTable 322 summarizes the WL_ADJ_start and WL_ADJ_end values per tWPRE setting.\nFigure 88 demonstrates Write Leveling Training operation when Internal Write Timings are enabled and \nthe Internal Cycle Alignment is set such that the Internal Write Leveling Pulse has not yet reached the host \nDQS_t - DQS_c toggles.\nFigure 88 — Timing Diagram for Write Leveling Training Mode (Internal Cycle Alignment, 0 \nSample)\nFigure 89 demonstrates Write Leveling Training operation when Internal Write Timings are enabled and\nthe Internal Cycle Alignment is set such that the Internal Write Leveling Pulse has completed the coarse\nalignment to the host DQS_t - DQS_c timing.\nTable 322 — WL_ADJ_start and WL_ADJ_end Values per tWPRE Setting\nWL_ADJ term\nDescription\ntWPRE = 2 tCK\ntWPRE = 3 tCK\ntWPRE = 4 tCK1\nOffset that the host applies to the DQS_t/\nDQS_c timing just after external Write \nLeveling alignment to Write Latency and prior \nthe internal cycle alignment training.\n-0.75 tCK\n-1.25 tCK\n-2.25 tCK\nOffset that the host applies to the DQS_t/\nDQS_c timing after final phase alignment to \nthe rising edge of the Write Leveling Internal \nPulse. This will center the Write Leveling \nInternal Pulse rising edge within the preamble \nwindow.\n1.25 tCK\n1.75 tCK\n2.75 tCK",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "final phase alignment to \nthe rising edge of the Write Leveling Internal \nPulse. This will center the Write Leveling \nInternal Pulse rising edge within the preamble \nwindow.\n1.25 tCK\n1.75 tCK\n2.75 tCK\nNOTE 1\nFor tWPRE = 4 tCK, CL is required to be ≥ 30 during Write Leveling Training Mode operation. This is irrespective of the CL setting \nfor tWPRE = 4 tCK during normal operation.\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nte+2\ntf\ntf+3\ntg\ntb+1\ntg+1\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nWR_P,\nCA,BL,\nAP\nBA,BG\nMA, OP\nMRA\nWL Training Mode = 1\nWL Training Mode = 0\nJEDEC Standard No. 79-5\nPage 196\n4.21.4   Write Leveling Internal Cycle Alignment Operation (Cont’d)\nFigure 89 — Timing Diagram for Write Leveling Training Mode (Internal Cycle Alignment, 1 \nSample)\n4.21.5   Write Leveling Internal Phase Alignment and Final Host DQS Timing Operation\nOnce the Internal Cycle Alignment has been set such that the Internal Write Leveling Pulse overlaps the \nDQS_t - DQS_c rising edge that is associated with the first strobe edge for the WRITE burst (after the \npreamble), the host shall perform a final fine sweep of the DQS_t - DQS_c timings to determine phase \nalignment to the rising edge of the internal Write Leveling Pulse. Once this is determined, the host will \nthen add a positive offset of WL_ADJ_end to the DQS_t - DQS_c timings. This will place the rising edge \nof the Internal Write Leveling Pulse within the preamble. The placement within the preamble is centered \nwithin the first tWPRE - 0.5tCK of the preamble. After the WL_ADJ_end offset has been applied, the host \nwill disable Write Leveling Training Mode. The Internal Write Timing will remain enabled and the Internal \nCycle Alignment setting will retain the coarse setting that was trained. After every reset, the host must \neither restore these settings or execute the full Write Leveling Training flow.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "the Internal \nCycle Alignment setting will retain the coarse setting that was trained. After every reset, the host must \neither restore these settings or execute the full Write Leveling Training flow.\nFigure 90 shows the timing relationships for the final placement of the host DQS_t - DQS_c timings \nrelative to the Internal Write Leveling Pulse. However, it is not necessary to execute this Write Leveling \nTraining Mode Measurement to finalize the setting—Figure 90 is only for illustration.\nFigure 90 — Timing Diagram for Final Timings after Write Leveling Training is Complete\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nte+2\ntf\ntf+3\ntg\ntb+1\ntg+1\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nWR_P,\nCA,BL,\nAP\nBA,BG\nMA, OP\nMRA\nWL Training Mode = 1\nWL Training Mode = 0\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nte+2\ntf\ntf+3\ntg\ntb+1\ntg+1\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nWR_P,\nCA,BL,\nAP\nBA,BG\nMA, OP\nBA,BG\nWL Training Mode = 1\nWL Training Mode = 0\nJEDEC Standard No. 79-5\nPage 197\n4.21.5   Write Leveling Internal Phase Alignment and Final Host DQS Timing Operation (Cont’d)\nTable 323 summarizes the timing parameter ranges associated with Write Leveling Training Mode:\n4.21.6   DRAM Termination During Write Leveling\nWhen the DRAM is in Write Leveling Mode, the DQS_c/DQS_t termination (DQS_RTT_PARK) and the \nCommand and Control termination (RTT_CA, RTT_CK, RTT_CS) will be the same as for functional \noperation. The DQ signals will not be terminated in the DRAM, but instead will be driving values to the \ncontroller. The host controller will apply termination for the DQ signals.\nTable 323 — Timing Parameter Ranges Associated with Write Leveling Training Mode\nParameter \nSymbol \nMin\nMax\nUnits \nNOTE",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "the \ncontroller. The host controller will apply termination for the DQ signals.\nTable 323 — Timing Parameter Ranges Associated with Write Leveling Training Mode\nParameter \nSymbol \nMin\nMax\nUnits \nNOTE\nWrite Leveling Pulse Enable - Time \nfrom Write Leveling Training Enable \nMRW to when Internal Write Level-\ning Pulse logic level is valid\ntWLPEN\n0\n15\nns\nWrite leveling output\ntWLO\n0\n9.5\nns\nWrite leveling output error \ntWLOE \n0 \n2\nns\nFinal Trained value of host DQS_t - \nDQS_c timing relative to Write \nLatency CK_t - CK_c edge\ntDQSoffset\n-0.5\n0.5\ntCK\n1\nWidth of the Write Leveling Internal \nPulse\ntWL_Pulse_Width\n2\n-\ntCK\n2\nNOTE 1\nThis result is dependent on using the specified WL_ADJ_start and WL_ADJ_end values as specified per tWPRE setting. \nNOTE 2\nThere is no Max limit for the tWL_Pulse_Width, but the Write Leveling Internal Pulse must begin at zero for each WRITE \ncommand.\nTable 324 — DRAM Termination During Write Leveling\nODT Enabled\nDQS_t/DQS_c Termination\nDQ Termination\nRTT_WR\nDQS_RTT_PARK\nOff\nRTT_PARK, RTT_WR disabled\nDQS_RTT_PARK\nOff\nNOTE\nTermination for TDQS/DM is not included since TDQS and DM are disabled during Write Leveling Training Mode.\nJEDEC Standard No. 79-5\nPage 198\n4.22\nConnectivity Test (CT) Mode",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "bled\nDQS_RTT_PARK\nOff\nNOTE\nTermination for TDQS/DM is not included since TDQS and DM are disabled during Write Leveling Training Mode.\nJEDEC Standard No. 79-5\nPage 198\n4.22\nConnectivity Test (CT) Mode\n4.22.1   Introduction\nThe DDR5 memory device supports a connectivity test (CT) mode, which is designed to greatly speed up \ntesting of electrical continuity of pin interconnection on the PC boards between the DDR5 memory devices \nand the memory controller on the SoC. Designed to work seamlessly with any boundary scan devices, the \nCT mode is required for all DRAM devices independent of density and interface width. This applies to x4, \nx8, and x16 interface widths. Contrary to other conventional shift register based test modes, where test \npatterns are shifted in and out of the memory devices serially in each clock, DDR5’s CT mode allows test \npatterns to be entered in parallel into the test input pins and the test results extracted in parallel from the \ntest output pins of the DDR5 memory device at the same time, significantly enhancing the speed of the \nconnectivity check.\nPrior to entering CT Mode, RESET_n is registered to High. The CT Mode is enabled by asserting the Test \nEnable (TEN) pin.\nOnce put in the CT mode by asserting the TEN pin, the DDR5 memory device effectively appears as an \nasynchronous device to the external controlling agent; after the input test pattern is applied, the \nconnectivity test results are available for extraction in parallel at the test output pins after a fixed \npropagation delay. A reset of the DDR5 memory device is required after exiting the CT mode.\n4.22.2   Pin Mapping\nOnly digital pins can be tested via the CT mode. For the purpose of connectivity check, all pins that are \nused for the digital logic in the DDR5 memory device are classified as one of the following types:",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "digital pins can be tested via the CT mode. For the purpose of connectivity check, all pins that are \nused for the digital logic in the DDR5 memory device are classified as one of the following types:\n1\nTest Enable (TEN) pin: when asserted high, this pin causes the DDR5 memory device to enter the CT mode. In \nthis mode, the normal memory function inside the DDR5 memory device is bypassed and the IO pins appear as a \nset of test input and output pins to the external controlling agent. The TEN pin is dedicated to the connectivity \ncheck function and will not be used during normal memory operation.\n2\nChip Select (CS_n) pin: when asserted low, this pin enables the test output pins in the DDR5 memory device. \nWhen de-asserted, the output pins in the DDR5 memory device will be Hi-z. The CS_n pin in the DDR5 memory \ndevice serves as the CS_n pin when in CT mode.\n3\nTest Input: a group of pins that are used during normal DDR5 DRAM operation are designated as test input pins. \nThese pins are used to enter the test pattern in CT mode. Most Test Input pins are input pins during normal \noperation. The ALERT_n pin is the only output pin that will be used as a Test Input during CT mode. The CK_t \nand CK_c pins are single-ended Test Input pins during CT Mode.\n4\nTest Output: a group of pins that are used during normal DDR5 DRAM operation are designated test output pins. \nThese pins are used for extraction of the connectivity test results in CT mode.\n5\nReset: Fixed high level for RESET_n is required during CT mode, same as normal function.\nTable 325 shows the pin classification of the DDR5 memory device.\nJEDEC Standard No. 79-5\nPage 199\n4.22.2   Pin Mapping (Cont’d)\n4.22.3   Logic Equations \n4.22.3.1   Min Term Equations\nMTx is an internal signal to be used to generate the signal to drive the output signals. See Table 327.These \ninternal signals are the same across all interface widths and densities.\nTable 325 — Pin Classification of DDR5 Memory Device in Connectivity Test (CT) Mode",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ve the output signals. See Table 327.These \ninternal signals are the same across all interface widths and densities.\nTable 325 — Pin Classification of DDR5 Memory Device in Connectivity Test (CT) Mode\nPin Type in CT Mode\nPin Names during Normal Memory Operation\nTest Outputs\nDQL[7:0], DQU[7:0], DQSU_t, DQSU_c, DQSL_t, DQSL_c, DML_n, DMU_n, DM_n/TDQS_t, \nTDQS_c\nNOTE 1\nTest Outputs may contain the Upper and Lower label identification used with x16 devices. In the case of x4/x8 devices, the lower \n(L) identification may be removed.\nNOTE 2\nCAI and MIR input level do not affect the “Test Outputs” values.\nTable 326 — Signal Description\nSymbol\nType\nFunction\nTEN\nInput\nConnectivity Test Mode is active when TEN is HIGH and inactive when TEN is LOW. TEN \nmust be LOW during normal operation TEN is a CMOS rail-to-rail signal with DC high and \nlow at 80% and 20% of VDDQ.\nTable 327 — Min Term Equations\nMin Term\nIntermediate Logic Nodes\nMT0\nXOR(CA[0,1,2,3,8,9,10,11])\nMT1\nXOR(CA[0,4,5,6,8,12,13], ALERT_n)\nMT2\nXOR(CA[1,4,9,12], CK_t, CK_c)\nMT3\nXOR(CA[2,5,7,10,13], CK_t)\nMT4\nXOR(CA[3,6,7,11], CK_c, ALERT_n)\nJEDEC Standard No. 79-5\nPage 200\n4.22.3.2   Output Equations\nTable 328 — Output Equations per Interface Width\nDQSL_c\nMT4_B\nMT4_B\nMT4_B\nNOTE\nTest Outputs may contain the Upper and Lower label identification used with x16 devices. In the case of x4/x8 devices, the lower (L) \nidentification may be removed.\nJEDEC Standard No. 79-5\nPage 201\n4.23\nZQ Calibration Commands\n4.23.1    ZQ Calibration Description\nThe MPC command is used to initiate ZQ Calibration, which calibrates the output driver impedance across \nprocess, temperature, and voltage. ZQ Calibration occurs in the background of device operation.\nThere are two ZQ Calibration modes initiated with the MPC command: ZQCal Start, and ZQCal Latch.\nZQCal Start initiates the SDRAM’s calibration procedure, and ZQCal Latch captures the result and loads it \ninto the SDRAM's drivers.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "modes initiated with the MPC command: ZQCal Start, and ZQCal Latch.\nZQCal Start initiates the SDRAM’s calibration procedure, and ZQCal Latch captures the result and loads it \ninto the SDRAM's drivers.\nA ZQCal Start command may be issued anytime the DDR5-SDRAM is in a state in which it can receive \nvalid commands. There are two timing parameters associated with ZQ Calibration. tZQCAL is the time \nfrom when the ZQCal Start MPC command is sent to when the host can send the ZQCal Latch MPC \ncommand. tZQLAT is the time from when the ZQCal Latch MPC command is sent by the host to when the \nCA bus (and subsequently the DQ bus) can be used for normal operation. A ZQCal Latch Command may \nbe issued anytime outside of power-down after tZQCAL has expired and all DQ bus operations have \ncompleted. The CA Bus must maintain a Deselect state during tZQLAT to allow CA ODT calibration \nsettings to be updated.\nAfter a ZQCal Start and until tZQCAL finishes, neither another ZQCal Start nor a ZQCal Latch is allowed.\n4.23.2   ZQ External Resistor, Tolerance, and Capacitive Loading\nTo use the ZQ calibration function, a 240 ohm +/- 1% tolerance external resistor must be connected \nbetween the ZQ pin and VSSQ.\nIf the system configuration has more than one rank, and if the ZQ pins of both ranks are attached to a single \nresistor, then the SDRAM controller must ensure that the ZQCals don’t overlap.\nThe total capacitive loading on the ZQ pin must be limited to 25pF.\nTable 329 — ZQ Calibration Timing Parameters\nParameter\nSymbol\nMin/Max\nValue\nUnit\nZQ Calibration Time\ntZQCAL\nMIN\n1\nus\nZQ Calibration Latch Time\ntZQLAT\nMIN\nmax(30ns,8nCK)\nns\nJEDEC Standard No. 79-5\nPage 202",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "e 329 — ZQ Calibration Timing Parameters\nParameter\nSymbol\nMin/Max\nValue\nUnit\nZQ Calibration Time\ntZQCAL\nMIN\n1\nus\nZQ Calibration Latch Time\ntZQLAT\nMIN\nmax(30ns,8nCK)\nns\nJEDEC Standard No. 79-5\nPage 202\n4.24.1   Introduction\nThe VrefCA setting must be set prior to training the CS_n and CA bus timings relative to CK. In order to \naccomplish this, DDR5-SDRAMs will support a single UI command specifically for setting the VrefCA \nsetting. This avoids any timing and/or default VrefCA setting issues with sending a 2UI MRW command, \nby enabling the host to extend the setup and hold time for the CA signals. In addition, the VrefCA \ncommand will support multiple cycles of CS_n assertion. The multiple cycles of CS_n assertion ensures \nthe DRAM will capture the VrefCA command during at least one rising CK_t/CK_c edge.\n4.24.2   VrefCA Command Timing   \nFigure 91 illustrates a timing sequence example for the VrefCA command that occurs prior to CS and CA \ntraining. The command is sampled on every rising edge of CK_t/CK_c. The host must ensure that the CA \nsignals are valid during the entire CS_n assertion time. The timing of the CS_n assertion may not satisfy \nthe setup/hold requirements around all CK_t/CK_c transitions, but it will satisfy the setup/hold \nrequirements relative to at least one CK_t/CK_c rising edge.\nThere is no separate mode that enables the multi-cycle CS_n assertion. This timing relationship can always \nbe used by the host to send the VrefCA commands even after training has been completed for the interface. \nFor the DRAM to latch the VrefCA command in cases where the alignment between CS_n, CA, and CK \nmay be unknown, the CA inputs must reach the proper command state at least one cycle prior to CS_n \ntransitioning from high to low, CS_n must remain low for tVrefCA_CS, and CA must remain in the proper \ncommand state for at least one cycle after CS_n transitions from low to high.\nFigure 91 — Timing Diagram for VrefCA Command\nTable 330 — VrefCA/CS Command Definition",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ", and CA must remain in the proper \ncommand state for at least one cycle after CS_n transitions from low to high.\nFigure 91 — Timing Diagram for VrefCA Command\nTable 330 — VrefCA/CS Command Definition\nFunction \nAbbrevi-\nation\nCS\nNOTES\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13\nVrefCA Command\nVrefCA\nL\nH\nH\nL\nL\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nL\nV/\nDDPI\nD\n21,22,23\nVrefCS Command VrefCS\nL\nH\nH\nL\nL\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nH\nV/\nDDPI\nD\n21,22,23\nNOTE 1\nV/DDPID is a multi-mode pin where the DDPID is used for DDP packages only.\nNOTE 2\nAny command using DDPID shall issue a NOP to non-selected device.\nNOTE 3\nNT-ODT behavior is not influenced by DDPIP value\n0\n2\n1\na\na+1\na+2\na+3\nb\nb+1\nb+3\nb+4\nb+2\nValid\nHostview\nCA[13:0]\nVREFCA Command (Opcode = OP[7:0])\nVREFCA Command (Opcode = OP[7:0])\nJEDEC Standard No. 79-5\nPage 203\n4.24.2   VrefCA Command Timing (Cont’d)\n4.25.1   Introduction\nThe VrefCS setting should be set, if needed, prior to training the CS_n and CA bus timings relative to CK. \nIn order to accomplish this, DDR5-SDRAMs will support a single UI command specifically for setting the \nVrefCS setting (similar to VrefCA). This avoids any timing and/or default VrefCS setting issues with \nsending a 2UI MRW command, by enabling the host to extend the setup and hold time for the CA signals. \nIn addition, the VrefCS command will support multiple cycles of CS_n assertion. The multiple cycles of \nCS_n assertion ensures the DRAM will capture the VrefCS command during at least one rising CK_t/\nCK_c edge.\nNote that the operation, functionality and timings for VrefCS are effectively the same as VrefCA with the \nexception of a different explicit command noted in Table 332 and the fact that it modifies the VREF of the \nchip select pin vs the CA pins.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ings for VrefCS are effectively the same as VrefCA with the \nexception of a different explicit command noted in Table 332 and the fact that it modifies the VREF of the \nchip select pin vs the CA pins.\n4.25.2   VrefCS Command Timing   \nFigure 92 illustrates a timing sequence example for the VrefCS command that occurs prior to CS and CA \ntraining. The command is sampled on every rising edge of CK_t/CK_c. The host must ensure that the CA \nsignals are valid during the entire CS_n assertion time. The timing of the CS_n assertion may not satisfy \nthe setup/hold requirements around all CK_t/CK_c transitions, but it will satisfy the setup/hold \nrequirements relative to at least one CK_t/CK_c rising edge.\nThere is no separate mode that enables the multi-cycle CS_n assertion. This timing relationship can always \nbe used by the host to send the VrefCS commands even after training has been completed for the interface. \nFor the DRAM to latch the VrefCS command in cases where the alignment between CS_n, CA, and CK \nmay be unknown, the CA inputs must reach the proper command state at least one cycle prior to CS_n \ntransitioning from high to low, CS_n must remain low for tVrefCS_CS, and CA must remain in the proper \ncommand state for at least one cycle after CS_n transitions from low to high.\nTable 331 — AC Parameters for VrefCA Command\nSymbol\nDescription\nMin\nMax\nUnit\nNote\ntVrefCA_Delay\nVrefCA command to any other valid command \ndelay\ntMRD\n-\nnCK\ntVrefCA_CS\nTime CS_n is held low to register VrefCA com-\nmand\n3.5\n8\nnCK\n1,2\nNOTE 1\n Multiple cycles are used to avoid possible metastability of CS_n.\nNOTE 2\nAt the end of CSTM, it is assumed that the host should be able to place the CS_n appropriately and the VrefCA command could be \nissued as a single cycle command\nTable 332 — VrefCA/CS Command Definition\nFunction \nAbbrevi-\nation\nCS\nNOTES\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13\nVrefCA Command\nVrefCA\nL\nH\nH\nL\nL\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nL\nV/\nDDPI\nD\n1,2,3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "efCA/CS Command Definition\nFunction \nAbbrevi-\nation\nCS\nNOTES\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13\nVrefCA Command\nVrefCA\nL\nH\nH\nL\nL\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nL\nV/\nDDPI\nD\n1,2,3\nVrefCS Command\nVrefCS\nL\nH\nH\nL\nL\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nH\nV/\nDDPI\nD\n1,2,3\nNOTE 1\nV/DDPID is a multi-mode pin where the DDPID is used for DDP packages only.\nNOTE 2\nAny command using DDPID shall issue a NOP to non-selected device.\nNOTE 3\nNT-ODT behavior is not influenced by DDPIP value\nJEDEC Standard No. 79-5\nPage 204\n4.25.2   VrefCS Command Timing (Cont’d)\nFigure 92 — Timing Diagram for VrefCS Command\nTable 333 — AC Parameters for VrefCS Command\nSymbol\nDescription\nMin\nMax\nUnit\nNote\ntVrefCS_Delay\nVrefCS command to any other valid command \ndelay\ntMRD\n-\nnCK\ntVrefCS_CS\nTime CS_n is held low to register VrefCS com-\nmand\n3.5\n8\nnCK\n1,2\nNOTE 1\nMultiple cycles are used to avoid possible metastability of CS_n.\nNOTE 2\nAt the end of CSTM, it is assumed that the host should be able to place the CS_n appropriately and the VrefCS command could be \nissued as a single cycle command.\n0\n2\n1\na\na+1\na+2\na+3\nb\nb+1\nb+3\nb+4\nb+2\nValid\nHostview\nCA[13:0]\nVREFCS Command (Opcode = OP[7:0])\nVREFCS Command (Opcode = OP[7:0])\nJEDEC Standard No. 79-5\nPage 205\n4.26\nVrefCA Training Specification\nThe DRAM internal VrefCA specification parameters are voltage operating range, stepsize, VrefCA set \ntolerance, VrefCA step time and Vref valid level.\nThe voltage operating range specifies the minimum required VrefCA setting range for DDR5 DRAM \ndevices. The minimum range is defined by VrefCAmax and VrefCAmin as depicted in Figure 93.\nFigure 93 — VrefCA Operating Range (Vrefmin, Vrefmax)\nThe VrefCA stepsize is defined as the stepsize between adjacent steps. For a given design the DRAM \nVrefCA step size must be within the range specified.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "93 — VrefCA Operating Range (Vrefmin, Vrefmax)\nThe VrefCA stepsize is defined as the stepsize between adjacent steps. For a given design the DRAM \nVrefCA step size must be within the range specified.\nThe VrefCA set tolerance is the variation in the VrefCA voltage from the ideal setting. This accounts for \naccumulated error over multiple steps. There are two ranges for VrefCA set tolerance uncertainty. The \nrange of VrefCA set tolerance uncertainty is a function of number of steps n.\nThe VrefCA set tolerance is measured with respect to the ideal line which is based on the two endpoints, \nwhere the endpoints are at the min and max VrefCA values for a specified range. Figure 94 depicts an \nexample of the stepsize and VrefCA set tolerance.\nJEDEC Standard No. 79-5\nPage 206\n4.26   VrefCA Training Specification (Cont’d)\nFigure 94 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize\nThe VrefCA increment/decrement step times are defined by VrefCA_time.   The VrefCA_time is defined \nfrom t0 to t1 as shown in the Figure 95 where t1 is referenced to when the VrefCA voltage is at the final \nDC level within the VrefCA valid tolerance (Vref_val_tol).\nThe VrefCA valid level is defined by VrefCA_val tolerance to qualify the step time t1 as shown in \nFigure 95. This parameter is used to ensure an adequate RC time constant behavior of the voltage level \nchange after any VrefCA increment/decrement adjustment. This parameter is only applicable for DRAM \ncomponent level validation/characterization.\nt0 - is referenced to MPC Apply VREFCA and RTT_CA/CS/CK\nt1 - is referenced to the VrefCA_val_tol\nStraight Line\n(endpoint Fit)\nActual VrefCA\nOutput\nVrefCA Set\nTolerance\nJEDEC Standard No. 79-5\nPage 207\n4.26   VrefCA Training Specification (Cont’d)\nFigure 95 — Vref_time Timing Diagram\nThe minimum time required between two Vref commands is VrefCA_time, shown as Vref_time in Figure 95.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "o. 79-5\nPage 207\n4.26   VrefCA Training Specification (Cont’d)\nFigure 95 — Vref_time Timing Diagram\nThe minimum time required between two Vref commands is VrefCA_time, shown as Vref_time in Figure 95.\nA VrefCA command is used to store the VREF values into the VREF CA MR11. This mode register is only \nprogrammed via the command but is readable via a normal MRR.\nTable 334 — VREF CA Mode Register\nMR Address\nMRW OP\nOP7\nOP6\nOP5\nOP4\nOP3\nOP2\nOP1\nOP0\nMR11\nUI\nVrefCA Calibration Value\nOld Vref\nSetting\nUpdating Vref Setting\nNew Vref\nSetting\nVref CA\nSetting \nAdjustment\nJEDEC Standard No. 79-5\nPage 208\n4.26   VrefCA Training Specification (Cont’d)\nFigure 96 — Vref Step Single Stepsize Increment Case\nFigure 97 — Vref Step Single Stepsize Decrement Case\nJEDEC Standard No. 79-5\nPage 209\n4.26    VrefCA Training Specification (Cont’d)\nFigure 98 — Vref Full Step from Vrefmin to Vrefmax Case\nFigure 99 — Vref Full Step from Vrefmax to Vrefmin Case.\nFull \nRange\nStep\nVref\nVoltage\nJEDEC Standard No. 79-5\nPage 210\n4.26   VrefCA Training Specification (Cont’d)\nTable 335 contains the CA internal vref specifications that will be characterized at the component level for \ncompliance. The component level characterization method is TBD. \n \nTable 335 — CA Internal VREF Specifications\nParameter\nSymbol\nMin\nTyp\nMax\nUnit\nNotes\nVrefCA Max operating point\nVrefCA_max\n97.5%\n-\n-\nVDDQ\n1\nVrefCA Min operating point\nVrefCA_min\n-\n-\n45%\nVDDQ\n1\nVrefCA Stepsize\nVrefCA_step\n0.41%\n0.50%\n0.59%\nVDDQ\n2\nVrefCA Set Tolerance\nVrefCA_set_tol\n-1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefCA_set_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n3,5,7\nVrefCA Step Time\nVrefCA_time\n-\n-\n300\nns\n8\nVrefCA Valid Tolerance\nVrefCA_val_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n9",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ce\nVrefCA_set_tol\n-1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefCA_set_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n3,5,7\nVrefCA Step Time\nVrefCA_time\n-\n-\n300\nns\n8\nVrefCA Valid Tolerance\nVrefCA_val_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n9\nNOTE 1\nVrefCA DC voltage referenced to VDDQ_DC.\nNOTE 2\nVrefCA stepsize increment/decrement range. VrefCA at DC level.\nNOTE 3\nVrefCA_new = VrefCA_old + n*VrefCA_step; n= number of steps; if increment use \"+\"; If decrement use \"-\"\nNOTE 4\nThe minimum value of VrefCA setting tolerance = VrefCA_new - 1.625%*VDDQ. The maximum value of VrefCA setting \ntolerance = VrefCA_new + 1.625%*VDDQ. For n>4 \nNOTE 5\nThe minimum value of VrefCA setting tolerance = VrefCA_new - 0.15%*VDDQ. The maximum value of VrefCA setting tolerance \n= VrefCA_new + 0.15%*VDDQ. For n< 4\nNOTE 6\nMeasured by recording the min and max values of the VrefCA output over the range, drawing a straight line between those points \nand comparing all other VrefCA output settings to that line\nNOTE 7\nMeasured by recording the min and max values of the VrefCA output across 4 consecutive steps(n=4), drawing a straight line \nbetween those points and comparing all other VrefCA output settings to that line\nNOTE 8\nTime from MPC (Apply VREFCA, VREFCS, RTT_CK/CS/CA) command to increment or decrement\nNOTE 9\nOnly applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. VrefCA \nvalid is to qualify the step times which will be characterized at the component level\nJEDEC Standard No. 79-5\nPage 211\n4.27\nVrefCS Training Specification\nThe DRAM internal VrefCS specification parameters are voltage operating range, stepsize, VrefCS set \ntolerance, VrefCS step time and Vref valid level.\nThe voltage operating range specifies the minimum required VrefCS setting range for DDR5 DRAM \ndevices. The minimum range is defined by VrefCSmax and VrefCSmin as depicted in Figure 100.\nFigure 100 — VrefCS Operating Range (Vrefmin, Vrefmax)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "minimum required VrefCS setting range for DDR5 DRAM \ndevices. The minimum range is defined by VrefCSmax and VrefCSmin as depicted in Figure 100.\nFigure 100 — VrefCS Operating Range (Vrefmin, Vrefmax)\nThe VrefCS stepsize is defined as the stepsize between adjacent steps. For a given design the DRAM \nVrefCS step size must be within the range specified.\nThe VrefCS set tolerance is the variation in the VrefCS voltage from the ideal setting. This accounts for \naccumulated error over multiple steps. There are two ranges for VrefCS set tolerance uncertainty. The \nrange of VrefCS set tolerance uncertainty is a function of number of steps n.\nThe VrefCS set tolerance is measured with respect to the ideal line which is based on the two endpoints, \nwhere the endpoints are at the min and max VrefCS values for a specified range. An illustration depicting \nan example of the stepsize and VrefCS set tolerance is provided in Figure 101.\nJEDEC Standard No. 79-5\nPage 212\n4.27   VrefCS Training Specification (Cont’d)\nFigure 101 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize\nThe VrefCS increment/decrement step times are defined by VrefCS_time.   The VrefCS_time is defined \nfrom t0 to t1 as shown in the Figure 95 where t1 is referenced to when the VrefCS voltage is at the final DC \nlevel within the VrefCS valid tolerance (VrefCS_val_tol).\nThe VrefCS valid level is defined by VrefCS_val tolerance to qualify the step time t1 as shown in \nFigure 102. This parameter is used to ensure an adequate RC time constant behavior of the voltage level \nchange after any VrefCS increment/decrement adjustment. This parameter is only applicable for DRAM \ncomponent level validation/characterization.\nt0 - is referenced to VrefCS command clock\nt1 - is referenced to the VrefCS_val_tol\nStraight Line\n(endpoint Fit)\nActual VrefCS\nOutput\nVrefCS Set\nTolerance\nJEDEC Standard No. 79-5\nPage 213\n4.27   VrefCS Training Specification (Cont’d)\nFigure 102 — Vref_time Timing Diagram",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "efCS_val_tol\nStraight Line\n(endpoint Fit)\nActual VrefCS\nOutput\nVrefCS Set\nTolerance\nJEDEC Standard No. 79-5\nPage 213\n4.27   VrefCS Training Specification (Cont’d)\nFigure 102 — Vref_time Timing Diagram\nThe minimum time required between two Vref commands is VrefCS_time, shown as Vref_time in the timing \ndiagrams.\nA VrefCS command is used to store the VREF values into the VREF CS MR12. This mode register is only \nprogrammed via the command but is readable via a normal MRR.\nTable 336 — VREF CS Mode Register\nMR Address\nMRW OP\nOP7\nOP6\nOP5\nOP4\nOP3\nOP2\nOP1\nOP0\nMR12\nUI\nVrefCS Calibration Value\nOld Vref\nSetting\nUpdating Vref Setting\nNew Vref\nSetting\nVref CA\nSetting \nAdjustment\nJEDEC Standard No. 79-5\nPage 214\n4.27   VrefCS Training Specification (Cont’d)\nFigure 103 — Vref Step Single Stepsize Increment Case.\nFigure 104 — Vref Step Single Stepsize Decrement Case\nJEDEC Standard No. 79-5\nPage 215\n4.27   VrefCS Training Specification (Cont’d)\nFigure 105 — Vref Full Step from Vrefmin to Vrefmax Case\nFigure 106 — Vref Full Step from Vrefmax to Vrefmin Case.\nFull \nRange\nStep\nVref\nVoltage\nJEDEC Standard No. 79-5\nPage 216\n4.27   VrefCS Training Specification (Cont’d)\nTable 337 contains the CS internal vref specifications that will be characterized at the component level for \ncompliance. The component level characterization method is tbd.\nTable 337 — CS Internal VREF Specifications\nParameter\nSymbol\nMin\nTyp\nMax\nUnit\nNotes\nVrefCS Max operating point\nVrefCS_max\n97.5%\n-\n-\nVDDQ\n1\nVrefCS Min operating point\nVrefCS_min\n-\n-\n45%\nVDDQ\n1\nVrefCS Stepsize\nVrefCS_step\n0.41%\n0.50%\n0.59%\nVDDQ\n2\nVrefCS Set Tolerance\nVrefCS_set_tol\n-1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefCS_set_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n3,5,7\nVrefCS Step Time\nVrefCS_time\n-\n-\n300\nns\n8\nVrefCS Valid Tolerance\nVrefCS_val_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n9",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ce\nVrefCS_set_tol\n-1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefCS_set_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n3,5,7\nVrefCS Step Time\nVrefCS_time\n-\n-\n300\nns\n8\nVrefCS Valid Tolerance\nVrefCS_val_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n9\nNOTE 1\nVrefCS DC voltage referenced to VDDQ_DC.\nNOTE 2\nVrefCS stepsize increment/decrement range. VrefCS at DC level.\nNOTE 3\nVrefCS_new = VrefCS_old + n*VrefCS_step; n= number of steps; if increment use \"+\"; If decrement use \"-\"\nNOTE 4\nThe minimum value of VrefCA setting tolerance = VrefCS_new - 1.625%*VDDQ. The maximum value of VrefCS setting tolerance \n= VrefCS_new + 1.625%*VDDQ. For n>4 \nNOTE 5\nThe minimum value of VrefCS setting tolerance = VrefCS_new - 0.15%*VDDQ. The maximum value of VrefCS setting tolerance = \nVrefCSnew + 0.15%*VDDQ. For n< 4\nNOTE 6\nMeasured by recording the min and max values of the VrefCS output over the range, drawing a straight line between those points \nand comparing all other VrefCS output settings to that line\nNOTE 7\nMeasured by recording the min and max values of the VrefCS output across 4 consecutive steps(n=4), drawing a straight line \nbetween those points and comparing all other VrefCS output settings to that line\nNOTE 8\nTime from MPC (Apply VREFCA, VREFCS, RTT_CK/CS/CA) command to increment or decrement\nNOTE 9\nOnly applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. VrefCS \nvalid is to qualify the step times which will be characterized at the component level\nJEDEC Standard No. 79-5\nPage 217\n4.28\nVrefDQ Calibration Specification\nThe DRAM internal VrefDQ specification parameters are voltage operating range, stepsize, VrefDQ set \ntolerance, Vref step time and VrefDQ valid level.\nThe voltage operating range specifies the minimum required VrefDQ setting range for DDR5 DRAM \ndevices. The minimum range is defined by VrefDQmax and VrefDQmin as depicted in Figure 107 .\nFigure 107 — VrefDQ Operating Range (VrefDQmin, VrefDQmax)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "mum required VrefDQ setting range for DDR5 DRAM \ndevices. The minimum range is defined by VrefDQmax and VrefDQmin as depicted in Figure 107 .\nFigure 107 — VrefDQ Operating Range (VrefDQmin, VrefDQmax)\nThe VrefDQ stepsize is defined as the stepsize between adjacent steps. For a given design the DRAM \nVrefDQ step size must be within the range specified.\nThe VrefDQ set tolerance is the variation in the VrefDQ voltage from the ideal setting. This accounts for \naccumulated error over multiple steps. There are two ranges for VrefDQ set tolerance uncertainty. The \nrange of VrefDQ set tolerance uncertainty is a function of number of steps n.\nThe VrefDQ set tolerance is measured with respect to the ideal line which is based on the two endpoints, \nwhere the endpoints are at the min and max VrefDQ values for a specified range. Figure 108 depicts an \nexample of the stepsize and VrefDQ set tolerance.\nJEDEC Standard No. 79-5\nPage 218\n4.28   VrefDQ Calibration Specification (Cont’d)\nFigure 108 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize\nThe VrefDQ increment/decrement step times are defined by VrefDQ_time.   The VrefDQ_time is defined \nfrom t0 to t1 as shown in the Figure 109 where t1 is referenced to when the VrefDQ voltage is at the final \nDC level within the VrefDQ valid tolerance (VrefDQ_val_tol).\nThe VrefDQ valid level is defined by VrefDQ_val tolerance to qualify the step time t1 as shown in \nFigure 109. This parameter is used to ensure an adequate RC time constant behavior of the voltage level \nchange after any VrefDQ increment/decrement adjustment. This parameter is only applicable for DRAM \ncomponent level validation/characterization.\nt0 - is referenced to the MRW command which updates VrefDQ value\nt1 - is referenced to the VrefDQ_val_tol\nStraight Line\n(endpoint Fit)\nActual VrefDQ\nOutput\nVrefDQ Set\nTolerance\nJEDEC Standard No. 79-5\nPage 219\n4.28   VrefDQ Calibration Specification (Cont’d)\nFigure 109 — VrefDQ_time Timing Diagram",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "val_tol\nStraight Line\n(endpoint Fit)\nActual VrefDQ\nOutput\nVrefDQ Set\nTolerance\nJEDEC Standard No. 79-5\nPage 219\n4.28   VrefDQ Calibration Specification (Cont’d)\nFigure 109 — VrefDQ_time Timing Diagram\nThe minimum time required between two MRW commands which update VrefDQ settings is \nVrefDQ_time.\nAn MRW command is used to store the global VrefDQ values into the VrefDQ bits of MR10.\nAdditional per-pin VrefDQ trims are available for programming in MR118, MR126, MR134, ..., MR254, \nOP[7:4], up to a maximum of +/– 3 VrefDQ steps. The combined global and per-pin VrefDQ settings shall \nnever exceed the available VrefDQ range from 35.0% to 97.5%.\nTable 338 — VrefDQ Mode Register\nMR Address\nMRW OP\nOP7\nOP6\nOP5\nOP4\nOP3\nOP2\nOP1\nOP0\nMR10\nUI\nVrefDQ Calibration Value\nOld VrefDQ\nSetting\nUpdating VrefDQ Setting\nNew VrefDQ\nSetting\nVref DQ\nSetting \nAdjustment\nJEDEC Standard No. 79-5\nPage 220\n4.28   VrefDQ Calibration Specification (Cont’d)\nFigure 110 — VrefDQ Step Single Stepsize Increment Case.\nFigure 111 — VrefDQ Step Single Stepsize Decrement Case\nJEDEC Standard No. 79-5\nPage 221\n4.28    VrefDQ Calibration Specification (Cont’d)\nFigure 112 — VrefDQ Full Step from VrefDQmin to VrefDQmax Case\nFigure 113 — VrefDQ Full Step from VrefDQmax to VrefDQmin Case.\nFull \nRange\nStep\nVref\nVoltage\nJEDEC Standard No. 79-5\nPage 222\n4.28   VrefDQ Calibration Specification (Cont’d)\nTable 339 contains the internal VrefDQ specifications that will be characterized at the component level for \ncompliance. The component level characterization method is tbd.\nTable 339 — VrefDQ Internal Specifications\nParameter\nSymbol\nMin\nTyp\nMax\nUnit\nNotes\nVrefDQ Max operating point\nVrefDQ_max\n97.5%\n-\n-\nVDDQ\n1\nVrefDQ Min operating point\nVrefDQ_min\n-\n-\n45%\nVDDQ\n1\nVrefDQ Stepsize\nVrefDQ_step\n0.41%\n0.50%\n0.59%\nVDDQ\n2\nVrefDQ Set Tolerance\nVrefDQ_set_tol\n-1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefDQ_set_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n3,5,7\nVrefDQ Step Time\nVrefDQ_time\n-\n-\n150\nns\n8,10\n-\n-\n500\nns",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Q_step\n0.41%\n0.50%\n0.59%\nVDDQ\n2\nVrefDQ Set Tolerance\nVrefDQ_set_tol\n-1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefDQ_set_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n3,5,7\nVrefDQ Step Time\nVrefDQ_time\n-\n-\n150\nns\n8,10\n-\n-\n500\nns\nVrefDQ Valid Tolerance\nVrefDQ_val_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n9\nNOTE 1\nVrefDQ DC voltage referenced to VDDQ_DC.   \nNOTE 2\nVrefDQ stepsize increment/decrement range. VrefDQ at DC level.\nNOTE 3\n VrefDQ_new = VrefDQ_old + n*VrefDQstep; n= number of steps;  if increment use \"+\"; If decrement use \"-\"\nNOTE 4\nThe minimum value of VrefDQ setting tolerance = VrefDQ_new - 1.625%*VDDQ. The maximum value of VrefDQ setting \ntolerance = VrefDQ_new + 1.625%*VDDQ. For n>4.\nNOTE 5\nThe minimum value of VrefDQ setting tolerance = VrefDQ_new - 0.15%*VDDQ. The maximum value of VrefDQ setting tolerance \n= VrefDQ_new + 0.15%*VDDQ. For n< 4.\nNOTE 6\nMeasured by recording the min and max values of the VrefDQ output over the range, drawing a straight line between those points \nand comparing all other VrefDQ output settings to that line.\nNOTE 7\nMeasured by recording the min and max values of the VrefDQ output across 4 consecutive steps(n=4), drawing a straight line \nbetween those points and comparing all other VrefDQ output settings to that line.\nNOTE 8\nTime from MRW command updating VrefDQ to increment or decrement.\nNOTE 9\nOnly applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. VrefDQ \nvalid is to qualify the step times which will be characterized at the component level.\nNOTE 10\nThe maximum value of VrefDQ step time = 150ns for n<16 and 500ns for n≥16, where n = number of steps.\nJEDEC Standard No. 79-5\nPage 223\n4.29\nPost Package Repair (PPR)\nDDR5 supports Fail Row address repair, PPR which allows a simple and easy repair method in a system. \nTwo methods are provided: Hard Post Package Repair (hPPR) for a permanent Row repair and Soft Post \nPackage Repair (sPPR) for a temporary Row repair.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "lows a simple and easy repair method in a system. \nTwo methods are provided: Hard Post Package Repair (hPPR) for a permanent Row repair and Soft Post \nPackage Repair (sPPR) for a temporary Row repair.\nEntry into hPPR or sPPR is protected through a sequential MRW guard key to prevent unintentional hPPR \nprogramming. The sequential MRW guard key is the same for both hPPR and sPPR.\nThe hPPR/sPPR guard key requires a sequence of four MRW commands to be issued immediately after \nentering hPPR/sPPR, as shown in Figure 114. The guard key sequence must be entered in the specified \norder as stated and shown in the spec and in Table 340. Any interruptions of the guard key sequence from \nother MRW/R commands or non-MR commands such as ACT, WR, RD, are not allowed. Although \ninterruption of the guard key entry is not allowed, if the guard key is not entered in the required order or is \ninterrupted by other commands, the hPPR mode or sPPR mode will not execute and the offending \ncommand will be terminated. The hPPR/sPPR entry may or may not execute correctly, however the \noffending command will not cause the DRAM to lock up. Offending commands which will interrupt \nhPPR/sPPR include:\n-\nAny interruptions of the guard key sequence from other MRW/R commands or non-MR commands\n-\nMRW with CW = high \n-\n2 cycle commands with CS_n low on the 2nd cycle\nAdditionally, when the hPPR entry sequence is interrupted, subsequent ACT and WR commands will be \nconducted as normal DRAM commands. If a hPPR operation was prematurely interrupted and/or \nterminated, the MR23 OP[1] and OP[0] must be reset to \"0\" prior to performing another hPPR or sPPR \noperation. The DRAM does not provide an error indication if an incorrect hPPR/sPPR guard key sequence \nis entered.\nFigure 114 — Guard Key Timing Diagram\nTable 340 — Guard Key Encoding for MR24\nGuard Keys\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nNotes\nMR24 Seq1\n1\n1\n0\n0\n1\n1\n1\n1\nMR24 Seq2\n0\n1\n1\n1\n0\n0\n1\n1\nMR24 Seq3\n1\n0\n1\n1\n1\n0\n1\n1",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ey Timing Diagram\nTable 340 — Guard Key Encoding for MR24\nGuard Keys\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nNotes\nMR24 Seq1\n1\n1\n0\n0\n1\n1\n1\n1\nMR24 Seq2\n0\n1\n1\n1\n0\n0\n1\n1\nMR24 Seq3\n1\n0\n1\n1\n1\n0\n1\n1\nMR24 Seq4\n0\n0\n1\n1\n1\n0\n1\n1\nMR24\nSeq4\nACT\nMR24\nSeq2\nPPR Enable\nPPR Available\nFour MR24 Key Sequence Entry\nAny Interuptions of the gurad key sequence \nfrom other MRW/R or non-MR commands \nsuch as ACT,WR, RD is not allowed.\nJEDEC Standard No. 79-5\nPage 224\n4.29.1   Hard PPR (hPPR)\nWith hPPR, DDR5 can correct at least one row address per Bank Group. The hPPR resource designation \n(MR54,55,56,57) will indicate the hPPR resource availability, and can be read/checked prior to \nimplementing a repair. It is important to note that hPPR repairs are permanent; the Electrical-fuse cannot \nbe switched back to un-fused states once it is programmed. The controller should prevent unintended hPPR \nmode entry and repair. (i.e., During the Command/Address training period). Entry into hPPR is through a \nregister enable, ACT command that is used to transmit the bank and row address of the row to be replaced \nin DRAM. After tRCD time, a BL16 WRA command is used to select the individual DRAM through the \nDQ bits and to transfer the repair address to the DRAM. After program time, and PRE, the hPPR mode can \nbe exited and normal operation can resume.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "nd is used to select the individual DRAM through the \nDQ bits and to transfer the repair address to the DRAM. After program time, and PRE, the hPPR mode can \nbe exited and normal operation can resume.\n4.29.1.1   hPPR Fail Row Address Repair\n1\nSince the mode register address operand allows the user to execute hPPR resource, MRR of hPPR resource \ndesignation (MR 54, 55, 56, 57) needs to be read. After user’s checking the hPPR resource availability of each \nbank from MRR, hPPR mode can be entered. If the MRR of hPPR resource designation (MR 54, 55, 56, 57) \nappears to not be available, the host controller should not issue hPPR mode. \n2\nBefore entering 'hPPR' mode, all banks shall be in a precharged and idle state, and CRC Mode must be disabled.\n3\nEnable hPPR using MR23:OP[0]=1 and wait tMRD.\n4\nIssue guard key as four consecutive MR24 OP[7:0] MRW commands each with a unique address field OP[7:0]. \nEach MRW command should be spaced by tMRD.\n5\nIssue ACT command with the Bank and Row fail address. Write data is used to select the individual DRAM in the \nrank for repair. \n6\nAfter tRCD, Issue WRA with a valid address. The DRAM will ignore the address given with the WRA command.\n7\nAfter WL(WL=RL-2), all DQs of target DRAM should be LOW for 8tCK. If HIGH is driven to all DQs of a \nDRAM for 8tCK, then DRAM does not conduct hPPR and retains data if REF/REFsb command is properly \nissued. If more than one DRAM shares the same command bus, DRAMs that are not being repaired should have \nall of their DQ's driven HIGH for 8tCK. If all DQs are neither all LOW nor all HIGH for 8tCK, then hPPR mode \nexecution is unknown. \n8\nWait tPGM_hPPRa or tPGM_hPPRb to allow DRAM repair at the target row address to occur internally, and then \nissue PRE command.\n9\nWait tPGM_Exit(min) after PRE command to allow DRAM to recognize repaired row address.\n10\nExit hPPR by setting MR23:OP[0]=0.\n11\nDDR5 will accept any valid command after tPGMPST(min).\n12\nIn the case of multiple addresses to be repaired, repeat Steps 3 to 10.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "cognize repaired row address.\n10\nExit hPPR by setting MR23:OP[0]=0.\n11\nDDR5 will accept any valid command after tPGMPST(min).\n12\nIn the case of multiple addresses to be repaired, repeat Steps 3 to 10.\nDuring hPPR mode, REF, REFsb commands are allowed, but array contents are not guaranteed. Upon \nreceiving a REF or REFsb command in hPPR mode, the DRAM may ignore the Refresh operation but will \nnot disrupt the repair operation. Other commands except REF/REFsb during tPGM can cause incomplete \nrepair so no other command except REF is allowed during tPGM.\nOnce hPPR mode is exited with MR23:OP[0]=0 and tPGMPST, to confirm if target row is repaired \ncorrectly, host can verify by writing data into the target row and reading it back.\nJEDEC Standard No. 79-5\nPage 225\n4.29.1.1   hPPR Fail Row Address Repair (Cont’d)\nNOTE 1\nAllow REFab/REFsb(1X) from WL+8tCK+tWR+tRP+1tCK after WR, but does not guarantee array contents are refreshed during hPPR\nNOTE 2\nTiming diagram shows possible commands but not all shown can be issued at same time; for example if REF is issued at Te1, DES must \nbe issued at Te2 as REF would be illegal at Te2. Likewise, DES must be issued tRFC prior to PRE at Tf0. All regular timings must still \nbe satisfied.\nFigure 115 — hPPR Fail Row Repair\n4.29.1.2   Required Timing Parameters\nRepair requires additional time period to repair Fail Row Address into Spare Row Address and the timing \nparameters in Table 342 are required for hPPR.\nTable 341 — MR Register Bits for PPR\nMode Register\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nNotes\nTable 342 — hPPR Timings\nUnit\nNote\nParameter\nSymbol\nmin\nmax\nhPPR Programming Time: x4/x8\ntPGMa\n 1,000\n-\nms\nhPPR Programming Time: x16\ntPGMb\n2,000\n-\nms\nhPPR Recognition Time\ntPGM_Exit\ntRP\n-\nns\nhPPR Program Exit and New \nAddress Setting time\ntPGMPST\n50\n-\nus\nT1\nTa0\nTd0\nTd1\nTe0\nTe1\nTb0\nTf1\nTIME BREAK\nDON’T CARE\nREF/DES\nMRS23\nDES\nDES\nDES\nDES\nREF/DES\nPRE\nBGf\nBGf\nNA\nNA\nVALID\nNA\nVALID\nNA\nNA\nNA\nNA\nNA\nVALID\nMRS23\nREF/DES\nDES\nVALID",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ss Setting time\ntPGMPST\n50\n-\nus\nT1\nTa0\nTd0\nTd1\nTe0\nTe1\nTb0\nTf1\nTIME BREAK\nDON’T CARE\nREF/DES\nMRS23\nDES\nDES\nDES\nDES\nREF/DES\nPRE\nBGf\nBGf\nNA\nNA\nVALID\nNA\nVALID\nNA\nNA\nNA\nNA\nNA\nVALID\nMRS23\nREF/DES\nDES\nVALID\nVALID\nREF/DES\nNA\nVALID\nBAf\nBAf\nNA\nNA\nVALID\nNA\nVALID\nNA\nNA\nNA\nNA\nNA\nVALID\nVALID\nREF/DES\nNA\nVALID\nVALID\nVALID\nNA\nNA\nVALID\nNA\nVALID\nNA\nNA\nNA\nNA\nNA\nVALID\nVALID\nREF/DES\nNA\nVALID\n(OP[0])\n(OP[0])\nPPR Repair\nPPR Recognition\nNormal\nAll Banks\nPrecharged\nand idle state\nMode\nPPR Entry\nPPR Exit\n5 X tMRD\ntRCD\ntPGM_hPPR tPGM_hPPRa(min) or tPGM_hPPRb(min)\ntPGM_hPPRa(min) or tPGM_hPPRb(min)\nWL=RL-2\n8tCK\ntWR + tRP+ 1tCK\ntPGM_Exit(min) = 15ns tRP\nJEDEC Standard No. 79-5\nPage 226\n4.29.2   Soft Post Package Repair (sPPR)\nSoft Post Package Repair (sPPR) is a way to quickly, but temporarily, repair one row address per Bank \nGroup on a DDR5 DRAM device, contrasted to hPPR which takes longer but is permanent repair of a row \naddress. There are some limitations and differences between Soft Repair and a Hard Repair. Entry into \nsPPR is through a register enable, ACT command is used to transmit the bank and row address of the row \nto be replaced in DRAM. After tRCD time, a BL16 WR command is used to select the individual DRAM \nthrough the DQ bits and to transfer the repair address into an internal register in the DRAM. After a write \nrecovery time and PRE, the sPPR mode can be exited and normal operation can resume. Care must be \ntaken that refresh is not violated for the other rows in the array during soft repair time. Also note that the \nDRAM will retain the soft repair information inside the DRAM as long as VDD remains within the \noperating region. If DRAM power is removed or the DRAM is RESET, the soft repair will revert to the \nunrepaired state. hPPR and sPPR may not be enabled at the same time. sPPR must have been disabled and \ncleared prior to entering hPPR mode.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ed or the DRAM is RESET, the soft repair will revert to the \nunrepaired state. hPPR and sPPR may not be enabled at the same time. sPPR must have been disabled and \ncleared prior to entering hPPR mode.\nWith sPPR, DDR5 can repair one Row address per BG. If the hPPR resources for a BG are used up, the \nbank group will have no more available resources for soft PPR. If a repair sequence is issued to a BG with \nno repair resources available, the DRAM will ignore the programming sequence.\n4.29.2.1   sPPR Repair of a Fail Row Address\nThe following is the procedure of sPPR with WR command. Note that during the soft repair sequence, no \nrefresh is allowed.\n1\nUser should back up the data of the target row address for sPPR in the bank before sPPR execution. The backup \ndata should be one row per bank. After sPPR has been completed, user restores the data in the repaired array. \n2\nsPPR resources are shared with hPPR. The hPPR resource designation registers (MR 54, 55, 56, 57) should be \nchecked prior to sPPR. If the MRR of hPPR resource designation (MR 54, 55, 56, 57) shows that hPPR resources \nin the bank that is targeted for sPPR repair is not available, the host controller should not issue sPPR mode. \n3\nBefore entering 'sPPR' mode, all banks shall be in a precharged and idle state. and CRC mode must be disabled.\n4\nEnable sPPR using MR23 bit \"OP1=1\" and wait tMRD.\n5\nIssue Guard Key as four consecutive MRW commands each with a unique address field OP[7:0] Each MRW \ncommand shall be separated by tMRD. The Guard Key sequence is the same as hPPR in Table 341.\n6\nIssue ACT command with the Bank and Row Fail address, Write data is used to select the individual DRAM in \nthe Rank for repair.\n7\nA WR command is issued after tRCD, with valid column address. The DRAM will ignore the column address \ngiven with the WR command.\nTable 343 — sPPR vs hPPR\nSoft Repair\nHard Repair\nNote\nPersistence of Repair\nVolatile – Repaired as long \nas VDD is within Operating \nRange",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "AM will ignore the column address \ngiven with the WR command.\nTable 343 — sPPR vs hPPR\nSoft Repair\nHard Repair\nNote\nPersistence of Repair\nVolatile – Repaired as long \nas VDD is within Operating \nRange\nNon-Volatile – repair is \npermanent after the \nrepair cycle.\nSoft Repair is erased when Vdd removed \nor device reset.\nLength of time to complete repair \ncycle\nWL+ 8tCK+tWR\ntPGM_hPPRa or tPG-\nM_hPPRb\nA subsequent sPPR can be performed \nwithout affecting the hPPR previously \nperformed provided a row is available in \nthat BG.\n# of Repair elements\none per BG\nat least one per BG\nSimultaneous use of soft and \nhard repair within a BG\nPrevious hard repairs are \nallowed before soft repair\nAny outstanding soft \nrepairs must be cleared \nbefore a hard repair\nClearing sPPR occurs by either:\n    (a) powerdown and power-up \nsequence                or (b) Reset and re-ini-\ntialize.\nRepair Command\n1 method - WR\n1 method - WRA\nBank not having row repair \nretains array data \nYes\nNo\nBank having row repair retain \narray data \nYes\nNo\nJEDEC Standard No. 79-5\nPage 227\n4.29.2.1   sPPR Repair of a Fail Row Address (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "od - WRA\nBank not having row repair \nretains array data \nYes\nNo\nBank having row repair retain \narray data \nYes\nNo\nJEDEC Standard No. 79-5\nPage 227\n4.29.2.1   sPPR Repair of a Fail Row Address (Cont’d)\n8\nAfter WL (WL=WL=RL-2), all of the DQs of the individual Target DRAM should be LOW for 8tCK. If any DQ \nis high during 8tCK burst, then the sPPR protocol will not be executed. If more than one DRAM shares the same \ncommand bus, DRAMs that are not being repaired should have all of their DQ's driven HIGH for 8tCK. If all of \nthe DQ's are neither all LOW nor all HIGH for 8tCK, then sPPR mode will be unknown.\n9\nWait tPGM_sPPR(min) for the internal repair register to be written and then issue PRE to the Bank.\n10\nWait tRP after PRE command to allow the DRAM to recognize repaired Row address.\n11\nExit sPPR with setting MR23 bit \"OP1=0\" and wait tMRD.\n12\nsPPR can be performed without affecting the hPPR previously performed provided a row is available in that \nBG. When more than one sPPR request is made to the same BG, the most recently issued sPPR address would \nreplace the early issued one. In the case of conducting soft repair address in a different BG, repeat step 4 to 11. \nDuring a soft repair, refresh command is not allowed between sPPR MRS entry and exit.\nFigure 116 — sPPR Fail Row Repair\n4.29.3   MBIST PPR\nMemory Built-In Self Test (MBIST) PPR uses only MR22 and MR23, and detailed specification for the \noperation is TBD.\nTable 344 — sPPR Timings\nUnit\nNote\nParameter\nSymbol\nmin\nmax\nsPPR Programming Time: x4/x8, x16\ntPGM_sPPR\nWL+8tCK\n+tWR\n-\ntCK\nsPPR Exit Recognition Time\ntPGM_Exit \ntRP\n-\nns\nsPPR Exit and New New Address \nSetting time\ntPGMPST\n_sPPR\ntMRD\n-\nns\nT1\nTa0\nTd0\nTd1\nTe0\nTe1\nTb0\nTf1\nTIME BREAK\nDON’T CARE\nDES\nMR23\nDES\nDES\nDES\nDES\nDES\nPRE\nBGf\nBGf\nNA\nNA\nVALID\nNA\nVALID\nNA\nNA\nNA\nNA\nNA\nVALID\nMR23\nREF/DES\nDES\nVALID\nVALID\nREF/DES\nNA\nVALID\nBAf\nBAf\nNA\nNA\nVALID\nNA\nVALID\nNA\nNA\nNA\nNA\nNA\nVALID\nVALID\nREF/DES\nNA\nVALID\nVALID\nVALID\nNA\nNA\nVALID\nNA\nVALID\nNA\nNA\nNA\nNA\nNA\nVALID",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "VALID\nNA\nNA\nNA\nNA\nNA\nVALID\nMR23\nREF/DES\nDES\nVALID\nVALID\nREF/DES\nNA\nVALID\nBAf\nBAf\nNA\nNA\nVALID\nNA\nVALID\nNA\nNA\nNA\nNA\nNA\nVALID\nVALID\nREF/DES\nNA\nVALID\nVALID\nVALID\nNA\nNA\nVALID\nNA\nVALID\nNA\nNA\nNA\nNA\nNA\nVALID\nVALID\nREF/DES\nNA\nVALID\n(OP[1])\n(OP[1])\nsPPR Repair\nsPPR Recognition\nNormal\nAll Banks\nPrecharged\nand idle state\nMode\nsPPR Entry\nsPPR Exit\n5 X tMRD\ntRCD\ntPGM_sPPR(min)\ntPGM_sPPR(min)\ntPGM_Exit(min) \ntPGMPST_sPPR(min)\nJEDEC Standard No. 79-5\nPage 228\n4.30\nDecision Feedback Equalization\n4.30.1   Introduction\nAt data rates >= 3200MT/s, signal degradation due to Inter Symbol Interference (ISI) is expected to \nincrease and the data eye at the DRAM ball is expected to be closed. Since the memory channel is very \nreflective due to the many impedance mismatched points that exist along the memory subsystem, ISI due \nto reflections are expected to increase. Traditional methods of characterizing the Receiver using the input \neye mask is no longer sufficient. DDR5 requires equalization to help improve (or open up) the data eyes \nafter the data is latched by the receiver. A 4-tap DFE is chosen to help equalize the DQ signals without \namplifying the noise due to insertion loss and reflections, which is a common side effect of other \nequalization techniques (example CTLE). Figure 117 shows an example of a memory subsystem with DFE \ncircuit included on the DRAM.\nFigure 117 — Example of Memory Subsystem with DFE Circuit on the DRAM",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "equalization techniques (example CTLE). Figure 117 shows an example of a memory subsystem with DFE \ncircuit included on the DRAM.\nFigure 117 — Example of Memory Subsystem with DFE Circuit on the DRAM\n4.30.2   Pulse Response of a Reflective Memory Channel\nA reflection dominated channel such as those found in a memory subsystem is anticipated to have \nsubstantially reduced data eye at the DRAM ball due to the effects of insertion loss and reflections. \nFigure 118 represents how a pulse response of a very reflective channel might look like. The attenuation as \nwell as the ringing of the signal can cause the data eye to close at the DRAM ball. Moreover, the ringing \ncan impact future bits that are being sent into the channel, i.e., if the pulse response is for bit n, then the \nringing from bit n can impact the signal integrity of future bits n+1, n+2, n+3, n+4, etc. Putting it another \nway, the signal integrity of any bit, for example bit n, can be impacted by the signals of the previous bits\nn-1, n-2, n-3, n-4, etc.\nJEDEC Standard No. 79-5\nPage 229\n4.30.2   Pulse Response of a Reflective Memory Channel (Cont’d)\nFigure 118 — Example of Pulse Response of a Reflective Channel\n4.30.3   Components of the DFE\nThe 4-tap DFE subsystem consists of a gain amplifier, a DFE summer, 4 DQ slicers (also called Taps) with \noutputs that loop back to the DFE summer, and a coefficient multiplier for each Tap (Figure 119). The gain \ncontrol of the front end is used to ensure that the cursor or the current bit is in a congruent relationship with \nthe ISI correction required for the channel. The taps T1, T2, T3, T4 coefficients provide the corrections \nneeded to the current bit by adding or subtracting the effects of ISI of the previous bits.\nFigure 119 — 4-Tap DFE Example\nPulse Response (DRAM Rx)\nISI from previous bit may\n  impact future bits.\nIN    OUT\nDQ_SUM\nDQ Slicer\nPost Cursor Tap-2\nT4\nJEDEC Standard No. 79-5\nPage 230\n4.30.3   Components of the DFE (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "xample\nPulse Response (DRAM Rx)\nISI from previous bit may\n  impact future bits.\nIN    OUT\nDQ_SUM\nDQ Slicer\nPost Cursor Tap-2\nT4\nJEDEC Standard No. 79-5\nPage 230\n4.30.3   Components of the DFE (Cont’d)\nThe Mode Registers shown in Table 345 and Table 346 are used by the memory controller to set the strengths of the \ngain amplifier and the strengths of the correction of the Taps to adapt the ISI cancellation in accordance with the \nchannel performance. Optimal values used for the strengths of the gain amplifier and of the Taps are system \ndependent, and are usually obtained through a combination of simulations, platform characterizations, and other \nmethods.\nTable 345 — Min/Max Ranges for the DFE Gain Adjustment\nDescription\nDDR5 3200-4800\nDDR5 5200-6400\nUnit\nNotes\nMin\nTyp\nMax\nMin\nTyp\nMax\nDFE Gain Bias Max\n6\n-\n-\n6\n-\n-\ndB\n1,2,3,4\nDFE Gain Bias Min\n-\n-\n-6\n-\n-\n-6\ndB\n1,2,3,4\nDFE Gain Bias Average Step Size\n2\n2\ndB\n1,2,3,4\nDFE Gain Bias DNL\n-1\n-\n1\n-1\n-\n1\ndB\n1,2,3,4\nDFE Gain Bias INL\n-1\n-\n1\n-1\n-\n1\ndB\n1,2,3,4\nDFE Gain Bias Time\ntDFE\n-\n-\ntDFE\n-\n-\nns\n1,2,3,4\nNOTE 1\nAll parameters are defined over the Vref ranges from 0.5*VDDQ to 0.9*VDDQ\nNOTE 2\nDFE Gain Bias are for all voltage and temperature range \nNOTE 3\nThese values are defined over the entire voltage and temperature range \nNOTE 4\nThese parameters are suggested to evaluate relative ratio of DFE taps 1~4, and absolute values of all parameters are not subject to \nsilicon validation nor production test.\nTable 346 — Min/Max Ranges for the DFE Tap Coefficients\nDescription\nDDR5 3200-4800\nDDR5 5200-6400\nUnit\nNotes\nMin\nTyp\nMax\nMin\nTyp\nMax\nDFE Tap-1 Bias Max\n50\n-\n-\n50\n-\n-\nmV\n1,2,4\nDFE Tap-1 Bias Min\n-\n-\n-200\n-\n-\n-200\nmV\n1,2,4\nDFE Tap-2 Bias Max\n75\n-\n-\n75\n-\n-\nmV\n2,4\nDFE Tap-2 Bias Min\n-\n-\n-75\n-\n-\n-75\nmV\n2,4\nDFE Tap-3 Bias Max\n60\n-\n-\n60\n-\n-\nmV\n2,4\nDFE Tap-3 Bias Min\n-\n-\n-60\n-\n-\n-60\nmV\n2,4\nDFE Tap-4 Bias Max\n45\n-\n-\n45\n-\n-\nmV\n2,4\nDFE Tap-4 Bias Min\n-\n-\n-45\n-\n-\n-45\nmV\n2,4\nDFE Tap Bias Average Step Size\nTBD\n5\nTBD\nTBD\n5\nTBD\nmV\n2,3,4",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "-\n60\n-\n-\nmV\n2,4\nDFE Tap-3 Bias Min\n-\n-\n-60\n-\n-\n-60\nmV\n2,4\nDFE Tap-4 Bias Max\n45\n-\n-\n45\n-\n-\nmV\n2,4\nDFE Tap-4 Bias Min\n-\n-\n-45\n-\n-\n-45\nmV\n2,4\nDFE Tap Bias Average Step Size\nTBD\n5\nTBD\nTBD\n5\nTBD\nmV\n2,3,4\nDFE Tap Bias DNL\n-2.5\n-\n+2.5\n-2.5\n-\n+2.5\nmV\n2,3,4\nDFE Tap Bias INL\n-2.5\n-\n+2.5\n-2.5\n-\n+2.5\nmV\n2,3,4\nDFE Tap Bias Step Time\ntDFE\ntDFE\nns\n2,3,4\nNOTE 1\nAs speed increases, the impact of loss from the channel makes the bias range of the first cursor asymmetric\nNOTE 2\nValues are defined for the entire voltage, temperature and the Rx Vref range from 0.5*VDDQ to 0.9*VDDQ.\nNOTE 3\nValues are identical for Taps 1-4.\nNOTE 4\nThese parameters are suggested to evaluate relative ratio of DFE Taps 1~4, and absolute values of all parameters are not subject to \nsilicon validation nor production test.\nJEDEC Standard No. 79-5\nPage 231\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.30.3   Components of the DFE (Cont’d)\nThe method to measure INL and DNL for both DFE gain and DFE taps is TBD.\nFigure 120 — Example of TBD Measurement Method for INL/DNL\nVref\nStraight Line\n(Endpoint Fit)\nJEDEC Standard No. 79-5\nPage 232\n4.30.3   Components of the DFE (Cont’d)\nThe DRAM may implement 1-way interleave, 2-way interleave, or 4-way interleave 4-tap DFE memory \ncircuitry. The 1-way interleaved 4-tap DFE architecture (Figure 121) requires a strobe multiplier, which is \nat Nyquist rate, and the output of the DQ slicer runs at same speed as received data.\nFigure 121 — 1-Way Interleave 4-Tap DFE Example\nA 2-way interleaved 4-tap DFE architecture (Figure 122) can use the strobe as is. In this case, the output of \nthe DQ slicer runs at half the speed as received data.\nFigure 122 — 2-Way Interleave 4-Tap DFE Example\nIN    OUT\nDQ_SUM\nDQ Slicer\nPost Cursor Tap-2\nT4\nDQ Slicer\nDQ Slicer\nT1\nJEDEC Standard No. 79-5\nPage 233",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "slicer runs at half the speed as received data.\nFigure 122 — 2-Way Interleave 4-Tap DFE Example\nIN    OUT\nDQ_SUM\nDQ Slicer\nPost Cursor Tap-2\nT4\nDQ Slicer\nDQ Slicer\nT1\nJEDEC Standard No. 79-5\nPage 233\n4.30.3   Components of the DFE (Cont’d)\nA 4-way interleaved 4-tap DFE architecture (Figure 123) requires a divided clock. In this case, the output \nof the DQ slicer runs at 1/4 the speed as received data.\nFigure 123 — 4-Way Interleave 4-Tap DFE Example\nDQS\nDQS#\nDQS_0\nDQS_90\nDQS_180\nDQS_270\nSee Mode Registers for information on \nGain Adjustment and Taps 1-4 Bias \nProgramming\nJEDEC Standard No. 79-5\nPage 234\n4.31\nDQS Interval Oscillator\nAs voltage and temperature change on the SDRAM die, the DQS clock tree delay will shift and may \nrequire re-training. The DDR5-SDRAM includes an internal DQS clock-tree oscillator to measure the \namount of delay over a given time interval (determined by the controller), allowing the controller to \ncompare the trained delay value to the delay value seen at a later time. The DQS Oscillator will provide the \ncontroller with important information regarding the need to re-train, and the magnitude of potential error.\nThe DQS Interval Oscillator is started by issuing an MPC [Start DQS Osc] command with OP[0000 \n0111B] set as described in Section 4.15, which will start an internal ring oscillator that counts the number \nof times a signal propagates through a copy of the DQS clock tree.\nThe DQS Oscillator may be stopped by issuing an MPC [Stop DQS Osc] command with OP[0000 0110B] \nset as described in Section 4.15, or the controller may instruct the SDRAM to count for a specific number \nof clocks and then stop automatically (See MR45,46 & 47 for more information). If MR45 is set to \nautomatically stop the DQS Oscillator, then the MPC [Stop DQS Osc] command should not be used \n(illegal). When the DQS Oscillator is stopped by either method, the result of the oscillator counter is \nautomatically stored in MR46 and MR47.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "then the MPC [Stop DQS Osc] command should not be used \n(illegal). When the DQS Oscillator is stopped by either method, the result of the oscillator counter is \nautomatically stored in MR46 and MR47.\nThe controller may adjust the accuracy of the result by running the DQS Interval Oscillator for shorter (less \naccurate) or longer (more accurate) duration. The accuracy of the result for a given temperature and \nvoltage is determined by the following equation:\nWhere:\nRun Time = total time between start and stop commands\nDQS delay = the value of the DQS clock tree delay (tRX_DQS2DQ min/max)\nAdditional matching error must be included, which is the difference between DQS training circuit and the \nactual DQS clock tree across voltage and temperature. The matching error is vendor specific.\nTherefore, the total accuracy of the DQS Oscillator counter is given by:\nDQS Oscillator Accuracy = 1 - Granularity Error - Matching Error\nDQS Oscillator Granularity Error = 2 * (DQS delay)\nJEDEC Standard No. 79-5\nPage 235\n4.31   DQS Interval Oscillator (Cont’d)\nExample: If the total time between start and stop commands is 100ns, and the maximum DQS clock tree \ndelay is 400ps (tRX_DQS2DQ max), then the DQS Oscillator Granularity Error is:\nThis equates to a granularity timing error of 3.2ps.\nAssuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:\nExample: Running the DQS Oscillator for a longer period improves the accuracy. If the total time between \nstart and stop commands is 250ns, and the maximum DQS clock tree delay is 400ps (tRX_DQS2DQ max), \nthen the DQS Oscillator Granularity Error is:\nThis equates to a granularity timing error of 1.28ps.\nAssuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "), \nthen the DQS Oscillator Granularity Error is:\nThis equates to a granularity timing error of 1.28ps.\nAssuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:\nThe result of the DQS Interval Oscillator is defined as the number of DQS Clock Tree Delays that can be \ncounted within the “run time,” determined by the controller. The result is stored in MR46 and MR47. \nMR46 contains the least significant bits (LSB) of the result, and MR47 contains the most significant bits \n(MSB) of the result. MR46 and MR47 are overwritten by the SDRAM when an MPC-1 [Stop DQS Osc] \ncommand is received. The SDRAM counter will count to its maximum value (=2^16) and stop. If the \nmaximum value is read from the mode registers, then the memory controller must assume that the counter \noverflowed the register and discard the result. The longest “run time” for the oscillator that will not \noverflow the counter registers can be calculated as follows:\nLongest Run Time Interval = 216 * tRX_DQS2DQ(min)\nThe interval oscillator matching error is defined as the difference between the DQS training circuit \n(interval oscillator) and the actual DQS clock tree across voltage and temperature.\n•\nParameters:\n-\ntRX_DQS2DQ: Actual DQS clock tree delay\n-\ntDQSOSC: Training circuit (interval oscillator) delay\n-\nOSCOffset: Average delay difference over voltage and temp\n-\nOSCMatch: DQS oscillator matching error\nDQS Oscillator Granularity Error =                              = 0.8%\n2 * (0.4ns)\nDQS Oscillator Accuracy = 1-                        = 97.8%\n3.2 + 5.5\nDQS Oscillator Granularity Error =                              = 0.32%\n2 * (0.4ns)\nDQS Oscillator Accuracy = 1-                        = 98.3%\n1.28 + 5.5\nJEDEC Standard No. 79-5\nPage 236\n4.31   DQS Interval Oscillator (Cont’d)\nFigure 124 — Interval Oscillator Offset (OSCoffset)\nOSCMatch = [tRX_DQS2DQ(V,T) - tDQSOSC(V,T) - OSCoffset]\ntDQSOSC(V,T) = \nRuntime\n2 * Count\nJEDEC Standard No. 79-5\nPage 237",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "erval Oscillator (Cont’d)\nFigure 124 — Interval Oscillator Offset (OSCoffset)\nOSCMatch = [tRX_DQS2DQ(V,T) - tDQSOSC(V,T) - OSCoffset]\ntDQSOSC(V,T) = \nRuntime\n2 * Count\nJEDEC Standard No. 79-5\nPage 237\n4.31   DQS Interval Oscillator (Cont’d)\nThe interval oscillator count read out timing is provided in Table 348.\n4.32\ntDQS2DQ Offset Due to Temperature and Voltage Variation\nAs temperature and voltage change on the SDRAM die, the DQS clock tree will shift and may require \nretraining. The oscillator is usually used to measure the amount of delay over a given time interval \n(determined by the controller), allowing the controller to compare the trained delay value to the delay \nvalue seen at a later time. The tDQS2DQQ offset due to temperature and voltage variation specification \ncan be used for instances when the oscillator cannot be used to control the tDQS2DQ.\nTable 347 — DQS Oscillator Matching Error Specification\nParameter\nSymbol\nMin\nMax\nUnits\nNotes\nDQS Oscillator Matching Error\nOSCMatch\n-10\n+10\nps\n1,2,3,4,5,6,7,8\nDQS Oscillator Offset\nOSCoffset\n-150\n150\nps\n2,4,6,7\nNOTE 1\nThe OSCMatch is the matching error per between the actual DQS and DQS interval oscillator over voltage and temp.\nNOTE 2\nThis parameter will be characterized or guaranteed by design.\nNOTE 3\nThe OSCMatch is defined as the following:\nWhere tRX_DQS2DQ(V,T), tDQSOSC(V,T) and OSCoffset(V,T) are determined over the same voltage and temp conditions.\nNOTE 4\nThe runtime of the oscillator must be at least 200ns for determining tDQSOSC(V,T)\nNOTE 5\nThe input stimulus for tRX_DQS2DQ will be consistent over voltage and temp conditions.\nNOTE 6\n The OSCoffset is the average difference of the endpoints across voltage and temp.\nNOTE 7\nThese parameters are defined per channel.\nNOTE 8\ntRX_DQS2DQ(V,T) delay will be the average of DQS to DQ delay over the runtime period.\nNOTE 9\nThe matching error and offset of OSC came from DQS2DQ interval oscillator.\nTable 348 — DQS Interval Oscillator Read Out AC Timing",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "will be the average of DQS to DQ delay over the runtime period.\nNOTE 9\nThe matching error and offset of OSC came from DQS2DQ interval oscillator.\nTable 348 — DQS Interval Oscillator Read Out AC Timing\nDDR5-5200 to \n6400\nDDR5-6800 to 8400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nDelay time from DQS Interval \nOscillator stop to Mode Register \nReadout\ntOSCO\ntMPC_De-\nlay\n-\ntMPC_Delay\n-\nTBD\n-\nnCK\nDQS Interval Oscillator start gap in \nautomatic stop mode\ntOSCS\ntMPC_Delay + DQS Interval Timer Run Time\nnCK\nNOTE\nIn manual stop mode, DQS osc start command should be followed by DQS osc stop command (MPC). Otherwise, DQS osc result value \n(MR46 & MR47) cannot be guaranteed.\nOSCMatch = [tRX_DQS2DQ(V,T) - tDQSOSC(V,T) - OSCoffset]\ntDQSOSC(V,T) = \nRuntime\n2 * Count\nJEDEC Standard No. 79-5\nPage 238\n4.32   tDQS2DQ Offset Due to Temperature and Voltage Variation (Cont’d)\nTable 349 — tDQS2DQ Offset Due to Temperature and Voltage Variation for DDR5-3200 to 4800\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\ntDQS2DQ_temp\nDQS to DQ \noffset tem-\nperature \nvariation\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nps/℃\n1,2\ntDQS2DQ_volt\nDQS to DQ \noffset volt-\nage varia-\ntion\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nps/\n50mV\n1,2\nNOTE 1 tDQS2DQ max delay variation as a function of temperature\nNOTE 2 tDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD. It includes the VDDQ and VDD AC \nnoise impact for frequencies >20MHz and max voltage of 45mVpk-pk from DC -20MHz at a fixed temperature on the package. For \ntester measurement VDDQ=VDD is assumed\nTable 350 — tDQS2DQ Offset Due to Temperature and Voltage Variation for DDR5-5200 to 6400\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\ntDQS2DQ_temp\nDQS to DQ \noffset\ntemperature \nvariation\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nps/℃\n1,2\ntDQS2DQ_volt\nDQS to DQ \noffset\nvoltage\nvariation\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nps/\n50mV\n1,2",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Max\nMin\nMax\nMin\nMax\nMin\nMax\ntDQS2DQ_temp\nDQS to DQ \noffset\ntemperature \nvariation\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nps/℃\n1,2\ntDQS2DQ_volt\nDQS to DQ \noffset\nvoltage\nvariation\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nps/\n50mV\n1,2\nNOTE 1 tDQS2DQ max delay variation as a function of temperature\nNOTE 2 tDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD. It includes the VDDQ and VDD AC \nnoise impact for frequencies >20MHz and max voltage of 45mVpk-pk from DC -20MHz at a fixed temperature on the package. For \ntester measurement VDDQ=VDD is assumed\nJEDEC Standard No. 79-5\nPage 239\n2N mode allows the system to provide more setup and hold time on the CA bus. 2N mode is enabled by \ndefault on the DDR5 SDRAM, and an MPC is used to change between 2N and 1N modes. MR2:OP[2] \nallows the state of the 2N Mode to be read.\nDDR5 has defined two cycle commands, which requires the DRAM to capture the command differently \nbetween 1N and 2N modes. In both modes, the first half of the command is sampled on the clock that the \nchip select is active. In 1N mode, the second half of the command is sampled on the next clock edge. In 2N \nmode, the second half of the command is sampled 2 clocks after the first half. Non-target ODT signaling \n(on the chip select) is also delayed by a clock in 2N mode.\nTo the DRAM, one clock commands operate the same in 1N and 2N mode, with the command sampled on \nthe same clock as the chip select active.\nA 2-cycle or 1-cycle command can start on any clock (unlike geardown mode). Figure 125 shows the \ndifferences between standard 1N mode with a 2-cycle read command, followed by a 1-cycle precharge \ncommand, and what it looks like when operated in 2N mode with the same commands. While in 2N mode, \nthe host will never send two consecutive Chip Selects except during explicit cases such as exiting CATM \nmode.\nTable 351 — MR2 Functional Modes – for Reference Only\nSee Section 3.5.4 for details\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "hip Selects except during explicit cases such as exiting CATM \nmode.\nTable 351 — MR2 Functional Modes – for Reference Only\nSee Section 3.5.4 for details\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nInternal Write \nTiming \nReserved\nDevice 15 \nMPSM\nCS \nAssertion \nDuration \n(MPC)\nMax Power \nSavings \nMode \n(MPSM)\n2N Mode\nWrite \nLeveling \nTraining\nRead \nPreamble \nTraining\nNOTE\nOP(0-7) can be programed with either “0” or “1”.\nTable 352 — 2N Mode Register Configuration\nFunction\nRegister\nType\nOperand\nData\nNotes\n2N Mode\nR\nOP[2]\n0B: 2N Mode (Default)\n1B: 1N Mode \n1, 2\nNOTE 1\nTo ensure training modes can be enabled and run appropriately, the default (power-on) mode for DDR5 is 2N mode. Post CA \nTraining, the user can configure this bit to put the device into either 1N mode or 2N mode. Both 1N and 2N modes are valid \noperating conditions for DDR5.\nNOTE 2\nSince 2N Mode setting is an MPC based command, it can only be programmed via that command and its mode register is therefore \nread only.\nJEDEC Standard No. 79-5\nPage 240\n4.33   2N Mode (Cont’d)\nNOTE 1\nThe Host View CA[13:0] is shown for clarification, while CA[13:0] is what the DRAM should expect.\nNOTE 2\nCS1 is shown for NT ODT clarification\nNOTE 3\ntRTP can be launched on odd or even clocks.\nFigure 125 — Example of 1N vs 2N Mode – For Reference Only\n4.33.1   1N / 2N Mode Clarifications\nSeveral DDR5 SDRAM features require specific CS_n and CA bus behavior to function correctly in 1N \nand 2N mode. Table 353 describes the various behaviors (additional details in the respective sections of the \nspec).\nTable 353 — CS_n and CA Bus Required Behaviors\nCS Assertion \nDuration\nCS_n Required \nBehavior for 1N\nCS_n Required \nBehavior for 2N\nCA Bus Required Behavior for \nMulti-Cycle CS Assertion / 2N\nCold or Warm Reset Exit\nMulti (default)\nNA\nStatic low for 3+ nCK\nStatic NOP for 3+ nCK\nMPC (includes CSTM \nExit)\nMPC (includes CSTM \nExit)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "N\nCA Bus Required Behavior for \nMulti-Cycle CS Assertion / 2N\nCold or Warm Reset Exit\nMulti (default)\nNA\nStatic low for 3+ nCK\nStatic NOP for 3+ nCK\nMPC (includes CSTM \nExit)\nMPC (includes CSTM \nExit)\nSingle\nMulti\nSingle low pulse\nStatic multi-cycle low\nSingle low pulse\nStatic multi-cycle low\nSingle MPC\nStatic MPC surrounding CS_n low by \ntMC_MPC_*\nCATM exit (NOP Com-\nmand)\nDon’t care\nStatic low for 2+ nCK Static low for 2+ nCK\nStatic NOP for the duration of tCAT-\nM_CS_Exit\nPDX\nDon’t care\nSingle low pulse\nSingle low pulse\nSingle NOP\nSRX (3 NOPs)\nDon’t care\nStatic low for 3+ nCK\nor\nPulsing low 3+ \ncycles (...0, 1, 0, 1, \n0...)\nStatic low for 3+ nCK\nor\nPulsing low 3+ \ncycles (...0, 1, 0, 1, \n0...)\nStatic NOP for 3+ nCK if CS_n held \nstatic low\nor\nStatic NOP for 5+ nCK if CS_n is \npulsed low\nNOTE 1\nMR2:OP[4], CS Assertion Duration, setting only applies to the MPC and VREFCA commands.\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2\nTIME BREAK\nDON'T CARE\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2\ntb+1\nJEDEC Standard No. 79-5\nPage 241\n4.34\nWrite Pattern Command\nDue to the significant percentage of writes that contain all zeros, this new mode is being proposed for \ninclusion into the DDR5 specification as a new WRITE Pattern command. When used effectively, the \ncommand can save power by not actually sending the data across the bus.\nThis new mode is operated very similar to a standard write command with the notable exceptions that it \nhas its own encoded WRITE Pattern command, no data is sent on the DQ bus, no toggling of DQS is \nneeded, and the DRAM does not turn on any internal ODT. ECC parity is based on the Write Pattern Mode \ndata in MR48.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ncoded WRITE Pattern command, no data is sent on the DQ bus, no toggling of DQS is \nneeded, and the DRAM does not turn on any internal ODT. ECC parity is based on the Write Pattern Mode \ndata in MR48.\nUpon receiving the command, the DRAM device will source the input for the memory array from the \nWrite Pattern Mode Registers instead of from the DQ bits themselves. The DQ mapping across the burst is \nshown in Table 354. The host will not send any data during this time. All timing constraints are still \nmeasured from the clocks where the write command data would have been transferred. e.g., tWR is \nmeasured from end of write burst to PRE as shown in Figure 126. The pattern used for this mode is \nprovided by the contents of MR48:OP[7:0]. That pattern can be all zeros, all ones, or something else, and \ncan be changed with an MRW command to MR48. The power on default for this mode register is all zeros.\nTable 355 describes how the pattern stored in MR48 will be mapped into the DRAM array across the DQ \nbits and Burst. The pattern is described as follows:\nIn the case of a x4 SDRAM device, only OP[3:0] will used, with each bit of the pattern corresponding to \nDQ[3:0] respectively. The same OP value will be repeated over the entire burst for that bit (i.e., DQ0 store \nOP0 on every UI of the burst).  Although OP[7:4] are not used for the x4, the original programmed MRW \nvalues will still be read during an MRR. OP[7:4] will not revert back to the default of zero.\nIn the case of a x8 SDRAM device, the whole pattern OP[7:0] will be used, with each bit of the pattern \ncorresponding to DQ[7:0] respectively. The same OP value will be repeated over the entire burst for that \nbit. (i.e., DQ0 store OP0 on every UI of the burst)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ill be used, with each bit of the pattern \ncorresponding to DQ[7:0] respectively. The same OP value will be repeated over the entire burst for that \nbit. (i.e., DQ0 store OP0 on every UI of the burst)\nIn the case of a x16 SDRAM device, the whole pattern OP[7:0] will be used, with each bit of the pattern \ncorresponding to DQL[7:0] respectively and then that pattern will be repeated for DQU[7:0]. The same OP \nvalue will be repeated over the entire burst for that bit. (i.e., DQ0 store OP0 on every UI of the burst)\nThe Burst Length (BL) supported in Write Pattern Mode is based on MR0 OP[1:0]. The Write Pattern \nCommand (WRP) does not support On-The-Fly (OTF), resulting in the output values being either a fixed \nBL16 or BL32.\nTable 354 — Write Pattern Mode Register\nMR Address\nWRITE Pattern\nOP7\nOP6\nOP5\nOP4\nOP3\nOP2\nOP1\nOP0\nMR48\nUI\nValid\nValid\nValid\nValid\nValid\nValid\nValid\nValid\nNOTE 1\nOP[7:0] can be independently programmed with either “0” or “1”.\nNOTE 2\nDefault is all zeros for OP[7:0]\nNOTE 3\nIf CRC is enabled, ALERT_n will not be issued from the DRAM during Write Pattern mode, and tCCD_S=9tCK should be \nsatisfied..\nJEDEC Standard No. 79-5\nPage 242\n4.34   Write Pattern Command (Cont’d)\nNOTE 1\nRefer to Table 262, Table 263 and Table 264 to determine if the timing parameter definition for WRITE to WRP is tCCD_L_WR or \ntCCD_L_WR2.\nFigure 126 — Example of Write Pattern Command\nTable 355 — Write Pattern DQ Output Mapping\nSDRAM CONFIG\nBL16 x16\nBL16 x8\nBL16 x4\nBL32 x4\nUI\n0-15\n0-15\n0-15\n0-31\nDQL0 / DQ0\nOP0\nOP0\nOP0\nOP0\nDQL1 / DQ1\nOP1\nOP1\nOP1\nOP1\nDQL2 / DQ2\nOP2\nOP2\nOP2\nOP2\nDQL3 / DQ3\nOP3\nOP3\nOP3\nOP3\nDQL4 / DQ4\nOP4\nOP4\n-\nDQL5 / DQ5\nOP5\nOP5\n-\nDQL6 / DQ6\nOP6\nOP6\n-\nDQL7 / DQ7\nOP7\nOP7\n-\nDML_n / DM_n\nINVALID\nINVALID\n-\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nte+2\nte+4\nte+7\nte+8\nD0\nD1\nD2\nD14 D15\nD13\ntb+1\nte+9\ntd\ntd+1\ntd+2\nte\nte+5\nte+6\ntWTR\n8 CLKs\nUsed for Write Pattern Command",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "M_n\nINVALID\nINVALID\n-\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nte+2\nte+4\nte+7\nte+8\nD0\nD1\nD2\nD14 D15\nD13\ntb+1\nte+9\ntd\ntd+1\ntd+2\nte\nte+5\nte+6\ntWTR\n8 CLKs\nUsed for Write Pattern Command\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nWR_P,\nC,AP\nC,AP\nBA,BG,\nBL\nBA,BG,\nBL\nNo Data sent during this time but normal WL timings persist\nODT returns to default state, RTT_PARK shown as example\nJEDEC Standard No. 79-5\nPage 243\nDDR5 devices shall implement internal Single Error Correction (SEC) ECC to improve the data integrity \nwithin the DRAM. The DRAM shall use 128 data bits to compute the ECC code of 8 ECC Check Bits.\nFor a x4 DDR5 device, internal prefetch for on-die ECC is 128 bits even though a x4 is a 64-bit prefetch \ndevice. For each read or write transaction in a x4 device, an additional section of the DRAM array is \naccessed internally to provide the required additional 64 bits used in the 128-bit ECC computation. In other \nwords, in a x4 device, each 8-bit ECC Check Bit word is tied to two 64-bit sections of the DRAM. In the \ncase of a x8 device, no extra prefetch is required, as the prefetch is the same as the external transfer size. \nFor a x16 device, two 128-bit data words and their corresponding 8 check bits are fetched from different \ninternal banks (same external bank address). Each 128 Data bits and the corresponding 8 check bits are \nchecked separately and in parallel.\nOn reads, the DRAM corrects any single-bit errors before returning the data to the memory controller. The \nDRAM shall not write the corrected data back to the array during a read cycle.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "d in parallel.\nOn reads, the DRAM corrects any single-bit errors before returning the data to the memory controller. The \nDRAM shall not write the corrected data back to the array during a read cycle.\nOn writes, the DRAM computes ECC and writes data and ECC bits to the array. If the external data \ntransfer size is smaller than the 128 data bits code word (x4 devices), then DRAM will have to perform an \ninternal 'read-modify-write' operation. The DRAM will correct any single-bit errors that result from the \ninternal read before merging the incoming write data and then re-compute 8 ECC Check bits before writing \ndata and ECC bits to the array. In the case of a x8 and x16 DDR5, no internal read is required.\nFor a x16 device, two 136-bit code words are read from two internal banks (same external bank address), \none code word is mapped to DQ[0:7] and the other code word is mapped to DQ[8:15].\n4.35.1   SEC Overview\nThe ECC blocks show in Figure 127 are the ECC Check Bit Generator, Syndrome Generator, Syndrome \nDecode and Correction. The Check Bit Generator and Syndrome Generator blocks are fully specified by \nthe H matrix.\nThe Syndrome Decode block executes the following functions:\nZero Syndrome => No Error\nNon-Zero Syndrome matches one of the columns of the H matrix => Flip Corresponding bit\nNon-Zero Syndrome that does not match any of the columns in the H matrix => DUE\nDUE: Detected Uncorrected\nFigure 127 — On Die ECC Block Diagram\nCode Word\nto Memory\nCheck Bit\nGenerator\nCheck Bits\nCode Word\nfrom Memory\nSyndrome\nSyndrome\nDecode\nNo Error\nCE Error Location\n(Bit#)\nJEDEC Standard No. 79-5\nPage 244\n4.36\nDDR5 ECC Transparency and Error Scrub",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "rd\nto Memory\nCheck Bit\nGenerator\nCheck Bits\nCode Word\nfrom Memory\nSyndrome\nSyndrome\nDecode\nNo Error\nCE Error Location\n(Bit#)\nJEDEC Standard No. 79-5\nPage 244\n4.36\nDDR5 ECC Transparency and Error Scrub\nDDR5 ECC Transparency and Error Scrub incorporates an ECC Error Check and Scrub (ECS) mode with \nan error counting scheme for transparency. The ECS mode allows the DRAM to internally read, correct \nsingle bit errors, and write back corrected data bits to the array (scrub errors) while providing transparency \nto error counts. It is recommended that a full error scrub of the DRAM is performed a minimum of once \nevery 24 hours.\nThere are two options for ECS mode, set via Mode Register. The Manual ECS mode (MR14:OP[7] = 1B) \nallows for ECS operations via the Multi-Purpose Command. The Automatic ECS mode (MR14:OP[7] = \n0B, default setting) allows for the ECS to run internal to the DRAM.\nThe ECS feature is available on all device configurations.\nECS mode implements two counters to track ECC code word errors detected during operation: Error \nCounter (EC) and Errors per Row Counter (EpRC). The EC defaults to counting rows with errors; \nhowever, it may also be configured to count code words with errors. In row mode (default), the EC tracks \nthe number of rows that have at least one code word error detected subject to a threshold filter. In the code \nword mode, the EC tracks the total number of code word errors, also subject to the threshold filter. The \nsecond counter, EpRC, tracks the error count of the row with the largest number of code word errors along \nwith the address of that row. EpRC error reporting is also subject to a separate threshold filter. A general \nfunctional block diagram example of the ECS Mode operation is shown in Figure 128 while the ECC Error \nChecking and Scrub mode, Mode Register (MR14), is shown in Table 356.\nFigure 128 — Example of an ECC Transparency and Error Scrub Functional Block Diagram",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "n is shown in Figure 128 while the ECC Error \nChecking and Scrub mode, Mode Register (MR14), is shown in Table 356.\nFigure 128 — Example of an ECC Transparency and Error Scrub Functional Block Diagram\nTable 356 — MR14 ECC Transparency and Error Scrub Mode Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nECS Mode\nReset ECS \nCounter\nRow Mode/\nCode Word \nMode\nRFU\nCID3\nCID2\nCID1\nCID0\nGreater Than \nPrevious\n*Denotes internally \ngenerated signals\nECS Address Counters\nECC \nCorrection\nLogic\nECC Errors per\nRow Counter\n(EpRC)\nMR20:22\nECC Error Count\nPrevious High\nError Count\nRow/Bank Address\nPrevious High\nError Count\nMR16:19\nECC Error per \nRow & Row Addr\nROW or Code Word\nError Count\nColumn \nAddress \nWrap\nBank Group \nAddress \nWrap\nJEDEC Standard No. 79-5\nPage 245\n4.36.1   Mode Register and DRAM Initialization Prior to ECS Mode Operation\nThe ECC Transparency and Error Scrub counters are set to zero and the internal ECS Address Counters are \ninitialized either by a RESET or by manually writing a 1 to MR14 OP[6]. If manual reset via mode register \nis utilized, mode register bit MR14 OP[6] shall be written back to a 0 before a subsequent reset can be \napplied.\nECS mode selections, MR15 OP[3], Automatic ECS in Self-Refresh, MR14 OP[7], Manual/Automatic \nECS Mode, and MR14 OP[5], row/code word mode shall be programmed during DRAM initialization and \nshall not be changed once the first ECS operation occurs unless followed by issuing a RESET or setting \nMR14 OP[6]=1B, otherwise an unknown operation could result during subsequent ECS operations.\nManual ECS mode is enabled by MR14 OP[7] = 1B. A manual ECS operation requires an MPC command \nwith OP[7:0]=0000 1100B.\nThe DRAM must have all array bits written to prior to executing ECS operations to avoid generating false \nfailures.\n4.36.2   ECS Operation \nAll banks shall be precharged and in an idle state prior to executing a manual ECS operation.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "written to prior to executing ECS operations to avoid generating false \nfailures.\n4.36.2   ECS Operation \nAll banks shall be precharged and in an idle state prior to executing a manual ECS operation.\nExecuting a manual ECS operation, MPC command with OP[7:0]=0000 1100B, generates the following \ninternally self-timed command sequence: ACTRDWRPRE. ECS operation timing is shown in \nFigure 129.\nFigure 129 — ECS Operation Timing Diagram\nThe minimum time for the ECS operation to execute is tECSc (tMPC_Delay + tRCD + WL + tWR + tRP + \nntCK). ntCK is required to satisfy tECSc.\nUpon executing a manual ECS operation, DQ’s will remain in RTT_PARK and DQS in DQS_RTT_PARK. \nThe only commands allowed other than DES during tECSc for a manual ECS operation are ODT NT \ncommands, which may change the DQ and DQS termination state.\nAny illegal usage of manual ECS mode (e.g., refresh or temperature violations) will result in operation not \nbeing guaranteed.\nTable 357 — ECS Operation Timing Parameter\nParameter\nSymbol\nMin\nMax\nUnit\nNOTE\nECS Operation time\ntECSc\nMax(176nCK, 110ns)\n-\nns\nt0\nta\nta+1\nta+2\nta+3\ntb\ntb+2\nb+3\ntc\ntc+1\ntb+1\nTIME BREAK\nDON'T CARE\nNormal\nMode\nECS Mode\nECS Mode Entry\nNormal\nMode\nDES DES DES DES DES DES DES DES DES DES DES DES DES DES DES CMD\nt2\nt1\nt3\nt\nt\nc+3\nt\ntd\ntd+2\ntd+3\nte\ntECSc = max(45nCK,110ns)\nJEDEC Standard No. 79-5\nPage 246\n4.36.2   ECS Operation (Cont’d)\nExecuting a manual ECS operation by an MPC command with OP[7:0]=0000 1100B will issue an \ninternally timed ACT command row activation based on the internal ECS Address Counters' row address, \ntMPC_Delay after the MPC command. The ACT command is to be followed by a WR command tRCD later. \nThe WR command will perform an internal Read-Modify-Write cycle on the code word determined by the \ninternal ECS Address Counters' column address.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ommand is to be followed by a WR command tRCD later. \nThe WR command will perform an internal Read-Modify-Write cycle on the code word determined by the \ninternal ECS Address Counters' column address.\nThe internal Read-Modify-Write cycle will: \n1\nRead the entire code word (128 data bits and 8 check bits) from the array \n2\nCorrect a single bit error in the code word or check bits, if an error is detected\n3\nWrite the resultant code word back to the DRAM array\nThe WR command is followed by a PRE command WL + tWR later. The PRE command will automatically \nre-enable the DRAM's I/Os and address inputs, and it will return the DRAM to idle mode tRP + ntCK later, \nafter tECSc is satisfied.\nFor each ECS operation, ECS Address Counters increment the column address after each internal ECS WR \ncommand such that the next code word and check bits are selected. Once the column counter wraps (all \ncode words and check bits on the row have been accessed), the row counter will increment until all code \nwords on each of the rows within a bank are accessed. When the row counter wraps (all rows within the \nbank have been accessed), the bank counter will increment and the next bank within a bank group will \nrepeat the process of accessing each code word. When the bank counter wraps, the bank group counter will \nincrement and the next bank group will repeat the process of accessing each code word, until all bank \ngroups within the DRAM have been accessed.\nAfter all the code words within the DRAM are read, corrected, and written once, the bank group counter \nwill wrap and the process begins again with the next manual ECS operation. The total number of manual \nECS operations required to complete one cycle of Error Check and Scrub is density and configuration \ndependent, as listed in Table 358. The DRAM controller shall track the number of manual ECS operations \nto complete a full scrub of that device.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "of Error Check and Scrub is density and configuration \ndependent, as listed in Table 358. The DRAM controller shall track the number of manual ECS operations \nto complete a full scrub of that device.\nIn order to complete a full Error Check and Scrub within the recommended 24 hours, the average periodic \ninterval per ECS operation (tECSint) is 86,400 seconds divided by the total number of manual ECS \noperations to complete one full cycle of ECS. tECSint is included in Table 359.\nTable 358 — Number of Code Words Per DRAM\nConfiguration\n8Gb\n16Gb\n24Gb\n32Gb\n64Gb\nx4, x8, x16\n2^26\n2^27\n2^27 * 1.5\n2^28\n2^29\nTable 359 — Average Periodic ECS Interval (tECSint)\nConfiguration\n8Gb\n16Gb\n24Gb\n32Gb\n64Gb\nx4, x8, x16\n1.287mS\n0.644mS\n0.483mS\n0.322mS\n0.161mS\nJEDEC Standard No. 79-5\nPage 247\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.36.2   ECS Operation (Cont’d)\nIn order for the DDR5 SDRAM to perform automatic ECS operations when in Automatic ECS Mode, the \nhost needs to issue periodic REFab commands or periodically enter Self Refresh mode. The maximum \nspacing between REFab commands or Self Refresh entry for the DRAM to complete the automatic scrub \nwithin the recommended 24 hours is tECSint. Meeting this REFab/Self-Refresh requirement allows the \nDRAM to perform the automatic ECS operations without placing additional restrictions on refresh mode \nusage, i.e., all bank/same bank refresh or normal/FGR mode refresh, while in Automatic ECS mode. \nREFab commands issued in excess of required by the DRAM for automatic ECS operations (one per tECSint) \nmay be used by the DRAM for normal refresh operation. Issuing multiple REF commands shall not exceed \nthe total number allowed within a 1 x tREFI window, as described in the Refresh Operation Scheduling \nFlexibility section of the spec.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "efresh operation. Issuing multiple REF commands shall not exceed \nthe total number allowed within a 1 x tREFI window, as described in the Refresh Operation Scheduling \nFlexibility section of the spec.\nWhen in Automatic ECS mode, the ECS commands and timing are generated and satisfied internal to the \nDRAM, following the Average Periodic ECS Interval timings to ensure that the Error Check and Scrub is \ncompleted and the transparency registers (MR16-20) are updated within the recommended 24-hour period.\nThe DRAM is required to perform automatic ECS operations while in Self Refresh mode if Automatic \nECS is enabled by MR14 OP[7]=0B or Automatic ECS in Self-Refresh is enabled by MR15 OP[3]=1B, to \nmeet the Average Periodic ECS Interval timings. However, some variation in the DRAM scrubbing rate \nmay be encountered while in Self Refresh since the DRAM will need to sync the internal operations to an \ninternal oscillator frequency. Entering and exiting Self Refresh will not reset the ECS transparency \ncounters/registers. Interval timing for the maximum spacing between REFab commands or another Self \nRefresh entry is allowed to restart upon Self Refresh exit.ECS Threshold Filter\nThe ECC Transparency and Error Scrub scheme incorporates a user programmable ECS Threshold Filter \nthat masks error counts less than the programmed filter value. The value is set using MR15 as listed in \nTable 360. The default MR15 setting is 256 fails per Gb of memory cells (OP[2:0] = 011B).\nOnce the ECC Error Threshold Count (ETC) has been exceeded, the ECC Error Counter (EC) begins \ntracking. EC values are transferred to mode registers MR20 as described in Section 4.36.3. ECC Errors per \nRow Counter (EpRC) error information is transferred to mode registers MR16:19 as described in \nSection 4.36.3 once the ETC has been exceeded as well.\nTable 360 — MR15 Transparency ECC Error Threshold Count per Gb of Memory Cells and \nAutomatic ECS in Self-Refresh\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "nce the ETC has been exceeded as well.\nTable 360 — MR15 Transparency ECC Error Threshold Count per Gb of Memory Cells and \nAutomatic ECS in Self-Refresh\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nAutomatic ECS \nin Self-Refresh\nOP[2:0]: 000B = 4\nOP[2:0]: 001B = 16\nOP[2:0]: 010B = 64\nOP[2:0]: 011B = 256 (Default)\nOP[2:0]: 100B = 1024\nOP[2:0]: 101B = 4096\nOP[2:0]: 110B = RFU\nOP[2:0]: 111B = RFU\nJEDEC Standard No. 79-5\nPage 248\n4.36.3   ECS Error Tracking\nThe type of error tracking provided by the ECC Transparency and Error Scrub is selectable using MR14 \nOP[5], which can track either the number of rows (default) or code words with errors using the Error \nCounter. The row or code word error count will be tracked and written to MR20 register. MR14 OP[5] is \nprogrammed during DRAM initialization and should not be changed once the first ECS command has been \nissued, otherwise an unknown operation could result. If MR14 OP[5] is changed without powering down, a \nMR14 OP[6] reset shall be issued prior to subsequent ECS commands to reinitialize the counters.\nWhen the ECC row count mode is selected, the Error Counter (EC) increments each time a row with check \nbit errors is detected. After all rows, in all banks, in all bank groups have ECS operations performed, the \nresult of the Error Counter is loaded into MR20, subject to error threshold reporting. The EC is reset after \nthe value has been transferred to the mode register.\nMR20 is shown in Table 361. EC[7:0] indicate error counts within a range. EC0 is set to “1” if EC0min (the \nETC set by MR15) has been reached, but the fail count is less than or equal to EC0max = 2 * ETC *\nDensity(Gb) - 1. Likewise, the min values of EC[7:1] are defined as EC[x]min = ETC * Density(Gb) * 2x,\nand max values are defined as EC[x]max = 2 * (ETC * Density(Gb) * 2x) - 1. The exception is EC7max, \nwhich is unlimited. The corresponding bit will be set if the error count is within the required range.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "max values are defined as EC[x]max = 2 * (ETC * Density(Gb) * 2x) - 1. The exception is EC7max, \nwhich is unlimited. The corresponding bit will be set if the error count is within the required range.\nWhen the ECC code word error count mode is selected, the Error Counter (EC) increments each time a \ncode word with check bit errors is detected. After all code words, on all rows, in all banks, in all bank \ngroups had ECS commands performed, the result of the Error Counter is loaded into MR20, subject to \nerror threshold reporting. The EC is reset after the value has been transferred to the mode register.\nThe ECC Errors per Row Counter increments the number of code words errors on a given row, after more \nthan one error on a given row is detected. The EpRC counter is reset with each column address wrap. Each \nrow's code word error count is compared to the previous code word error count to determine the row \naddress with the highest error count within the DRAM die. After reading all code words on a row, the \nnumber of errors counted is compared to the number of errors from the previous row. If the previous row \nerror count is less than the present row error count, the present larger error count is saved to the Previous \nHigh Error Count register, its associated address is saved to the Previous High Error Count Row/Bank \nAddress/Bank Group register, and the present row error counter is cleared. If the previous row error count \nis greater than the present row error count, the previous row error count and register value remains \nunchanged, however the present row error counter is cleared.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "red. If the previous row error count \nis greater than the present row error count, the previous row error count and register value remains \nunchanged, however the present row error counter is cleared.\nAfter all rows, in all banks, in all bank groups have executed ECS operations, the result of the Previous \nHigh Error Count (address and error count) are latched into MR16:19 when the bank group counter wraps. \nMR16:18 shown in Table  contains the information for the row with the highest number of code word \nerrors and is allocated as A[17:0] Row Address, BA[1:0] Bank Address, BG[2:0] Bank Group Address. \nMR19 shown in Table 362 contains the information for the Errors per Row Count (EpRC) for the number \nof code word errors on the highest failing row. REC[5:0] indicates error counts within a range. REC0 is set \nto “1” if REC0min (the RETC defined in Table 363) has been reached, but the fail count is less than or \nequal to REC0max = 2 * RETC - 1. Likewise, the min values of REC[5:1] are defined as REC[x]min = \nRETC * 2x, and max values are defined as REC[x]max = 2 * (RETC * 2x) - 1. The exception is REC5max, \nwhich is unlimited. The corresponding bit will be set if the error count is within the required range.\nTable 361 — MR20 Number of Rows or Code Word Errors per DRAM Die\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nMR20\nEC7\nEC6\nEC5\nEC4\nEC3\nEC2\nEC1\nEC0\nJEDEC Standard No. 79-5\nPage 249\n4.36.3   ECS Error Tracking (Cont’d)\nThe error counters (ECC Error Counter and ECC Errors per Row Counter) reset each time the bank group \ncounter wraps. This process will occur on the ECS operation following the ECS operation that processed \nthe last row in the last bank in the last bank group. The MR16:20 are not cleared after being read from, \nthey will retain the most recent written data until they are rewritten during a subsequent bank group wrap \nor reset by either issuing a RESET or setting MR14 OP[6] to a 1.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "red after being read from, \nthey will retain the most recent written data until they are rewritten during a subsequent bank group wrap \nor reset by either issuing a RESET or setting MR14 OP[6] to a 1.\n4.36.4   3DS Operation \nThe ECS feature supports 3DS stacking where the Chip ID, MR14 OP[3:0] (CID3:0 respectively), \ncommand bits steer the ECS command to the proper mode registers MR14-MR20 within the die stack. The \nCID[3:0] bits will be ignored for MRW commands to MR14 or MR15, resulting in identical transparency \nsettings for all die in a 3DS stack. The CID[3:0] bits must be set for MRR commands to MR14-MR20 to \nread out the data from the target die in the 3DS stack. The CID[3:0] bits will also be used by the Manual \nECS MPC command. For single die packages, the CID[3:0] bits should all be set to '0'.\nMode register configuration and readout of mode register data requires per DRAM addressing mode.\nBroadcasting the Manual ECS MPC command to all die in the stack is not supported. The Manual ECS \nMPC command to command spacing requires waiting tECSc, even to different die in the stack. The only \ncommands allowed during tECSc for a manual ECS operation are ODT NT commands.\nTable 362 — MR16–MR19 Address of Row with Max Errors and Error Count\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nMR16\nR7\nR6\nR5\nR4\nR3\nR2\nR1\nR0\nMR17\nR15\nR14\nR13\nR12\nR11\nR10\nR9\nR8\nMR18\nRFU\nBG2\nBG1\nBG0\nBA1\nBA0\nR17\nR16\nMR19\nRFU\nRFU\nREC5\nREC4\nREC3\nREC2\nREC1\nREC0\nTable 363 — Row Error Threshold Count (RETC)\nRow Error Threshold Count (RETC)\n4\nJEDEC Standard No. 79-5\nPage 250\n4.37.1   CRC Polynomial and Logic Equation\nDDR5 supports CRC for write and read operations. Write and read CRC can be enabled by separate mode \nregister bits. Write CRC and data mask functions are not supported at the same time and cannot be enabled \ntogether.\nThe CRC polynomial used by DDR5 is the ATM-8 HEC, X^8+X^2+X^1+1 that is same as used on DDR4.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "its. Write CRC and data mask functions are not supported at the same time and cannot be enabled \ntogether.\nThe CRC polynomial used by DDR5 is the ATM-8 HEC, X^8+X^2+X^1+1 that is same as used on DDR4.\nA combinatorial logic block implementation of this 8-bit CRC for 64-bits of data contains TBD two-input \nXOR gates contained in eight 6 XOR gate deep trees.\nTable 364 shows error detection coverage of DDR5 CRC.\nCRC COMBINATORIAL LOGIC EQUATIONS\nmodule CRC8_D64;\n// polynomial: (0 1 2 8)\n// data width: 64\n// convention: the first serial data bit is D[63]\n// initial condition all 0 implied\nfunction [7:0]\nnextCRC8_D64;\ninput [63:0] Data;\nreg [63:0] D;\nreg [7:0] NewCRC;\nbegin\nD = Data\n;\nNewCRC[0] = D[63] ^ D[60] ^\nD[56] ^ D[54] ^ D[53] ^ D[52] ^ D[50] ^ D[49] ^ D[48] ^\nD[45] ^ D[43] ^ D[40] ^ D[39] ^ D[35] ^ D[34] ^ D[31] ^\nD[30] ^ D[28] ^ D[23] ^ D[21] ^ D[19] ^ D[18] ^ D[16] ^\nD[14] ^ D[12] ^ D[8] ^ D[7] ^ D[6] ^ D[0] ;\nNewCRC[1] = D[63] ^ D[61] ^ D[60] ^ D[57] ^\nD[56] ^ D[55] ^ D[52] ^ D[51] ^ D[48] ^ D[46] ^ D[45] ^\nD[44] ^ D[43] ^ D[41] ^ D[39] ^ D[36] ^ D[34] ^ D[32] ^\nD[30] ^ D[29] ^ D[28] ^ D[24] ^ D[23] ^ D[22] ^ D[21] ^\nD[20] ^ D[18] ^ D[17] ^ D[16] ^ D[15] ^ D[14] ^ D[13] ^\nD[12] ^ D[9] ^ D[6] ^ D[1] ^ D[0];\nNewCRC[2] = D[63] ^ D[62] ^ D[61] ^ D[60] ^\nD[58] ^ D[57] ^ D[54] ^ D[50] ^ D[48] ^ D[47] ^ D[46] ^\nD[44] ^ D[43] ^ D[42] ^ D[39] ^ D[37] ^ D[34] ^ D[33] ^\nD[29] ^ D[28] ^ D[25] ^ D[24] ^ D[22] ^ D[17] ^ D[15] ^\nD[13] ^ D[12] ^ D[10] ^ D[8] ^ D[6] ^ D[2] ^ D[1] ^ D[0];\nNewCRC[3] = D[63] ^ D[62] ^ D[61] ^ D[59] ^\nD[58] ^ D[55] ^ D[51] ^ D[49] ^ D[48] ^ D[47] ^ D[45] ^\nTable 364 — Error Detection Details\nError Type\nDetection Capability\nRandom Single Bit Error\n100%\nRandom Double Bit Error\n100%\nRandom Odd Count Error\n100%\nRandom Multi-Bit Error within Two adjacent Transfers\n100%\nJEDEC Standard No. 79-5\nPage 251\n4.37.1   CRC Polynomial and Logic Equation (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Random Double Bit Error\n100%\nRandom Odd Count Error\n100%\nRandom Multi-Bit Error within Two adjacent Transfers\n100%\nJEDEC Standard No. 79-5\nPage 251\n4.37.1   CRC Polynomial and Logic Equation (Cont’d)\nD[44] ^ D[43] ^ D[40] ^ D[38] ^ D[35] ^ D[34] ^ D[30] ^\nD[29] ^ D[26] ^ D[25] ^ D[23] ^ D[18] ^ D[16] ^ D[14] ^\nD[13] ^ D[11] ^ D[9] ^ D[7] ^ D[3] ^ D[2] ^ D[1];\nNewCRC[4] = D[63] ^ D[62] ^ D[60] ^\nD[59] ^ D[56] ^ D[52] ^ D[50] ^ D[49] ^ D[48] ^ D[46] ^\nD[45] ^ D[44] ^ D[41] ^ D[39] ^ D[36] ^ D[35] ^ D[31] ^\nD[30] ^ D[27] ^ D[26] ^ D[24] ^ D[19] ^ D[17] ^ D[15] ^\nD[14] ^ D[12] ^ D[10] ^ D[8] ^ D[4] ^ D[3] ^ D[2];\nNewCRC[5] = D[63] ^ D[61] ^ D[60] ^\nD[57] ^ D[53] ^ D[51] ^ D[50] ^ D[49] ^ D[47] ^ D[46] ^\nD[45] ^ D[42] ^ D[40] ^ D[37] ^ D[36] ^ D[32] ^ D[31] ^\nD[28] ^ D[27] ^ D[25] ^ D[20] ^ D[18] ^ D[16] ^ D[15] ^\nD[13] ^ D[11] ^ D[9] ^ D[5] ^ D[4] ^ D[3];\nNewCRC[6] = D[62] ^ D[61] ^ D[58] ^\nD[54] ^ D[52] ^ D[51] ^ D[50] ^ D[48] ^ D[47] ^ D[46] ^\nD[43] ^ D[41] ^ D[38] ^ D[37] ^ D[33] ^ D[32] ^ D[29] ^\nD[28] ^ D[26] ^ D[21] ^ D[19] ^ D[17] ^ D[16] ^ D[14] ^\nD[12] ^ D[10] ^ D[6] ^ D[5] ^ D[4];\nNewCRC[7] = D[63] ^ D[62] ^ D[59] ^\nD[55] ^ D[53] ^ D[52] ^ D[51] ^ D[49] ^ D[48] ^ D[47] ^\nD[44] ^ D[42] ^ D[39] ^ D[38] ^ D[34] ^ D[33] ^ D[30] ^\nD[29] ^ D[27] ^ D[22] ^ D[20] ^ D[18] ^ D[17] ^ D[15] ^\nD[13] ^ D[11] ^ D[7] ^ D[6] ^ D[5];\nnextCRC8_D64 = NewCRC;\n4.37.2   CRC Data Bit Mapping for x4 Devices\nFigure 130 shows detailed bit mapping for a x4 device. This bit mapping is common between write and \nread CRC operations.\nFigure 130 — CRC Bit Mapping for x4 Device\n0\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\nDQ0\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\nd32\nd36\nd40\nd44\nd48\nd52\nd56\nd60 CRC0 CRC4\nDQ1\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\nd33\nd37\nd41\nd45\nd49\nd53\nd57\nd61 CRC1 CRC5\nDQ2\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\nd34\nd38\nd42\nd46\nd50\nd54\nd58\nd62 CRC2 CRC6\nDQ3\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\nd35\nd39\nd43\nd47\nd51\nd55\nd59\nd63 CRC3 CRC7\nJEDEC Standard No. 79-5\nPage 252\n4.37.3   CRC Data Bit Mapping for x8 Devices",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "d30\nd34\nd38\nd42\nd46\nd50\nd54\nd58\nd62 CRC2 CRC6\nDQ3\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\nd35\nd39\nd43\nd47\nd51\nd55\nd59\nd63 CRC3 CRC7\nJEDEC Standard No. 79-5\nPage 252\n4.37.3   CRC Data Bit Mapping for x8 Devices\nFigure 131 shows detailed bit mapping for a x8 device. This bit mapping is common between write and \nread CRC operations. x8 devices have two DQ nibbles and each DQ nibble has its own eight CRC bits to \nprotect 64 data bits. Therefore, a x8 device will have two identical CRC trees implemented.\nFigure 131 — CRC Bit Mapping for x8 Device\n4.37.4   CRC Data Bit Mapping for x16 Devices\nFigure 132 shows detailed bit mapping for a x16 device. This bit mapping is common between write and \nread CRC operations. x16 devices have four DQ nibbles and each DQ nibble has its own eight CRC bits to \nprotect 64 data bits. Therefore, a x16 device will have four identical CRC trees implemented.\nFigure 132 — CRC Bit Mapping for x16 Device\n0\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\nDQ0\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\nd32\nd36\nd40\nd44\nd48\nd52\nd56\nd60 CRC0 CRC4\nDQ1\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\nd33\nd37\nd41\nd45\nd49\nd53\nd57\nd61 CRC1 CRC5\nDQ2\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\nd34\nd38\nd42\nd46\nd50\nd54\nd58\nd62 CRC2 CRC6\nDQ3\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\nd35\nd39\nd43\nd47\nd51\nd55\nd59\nd63 CRC3 CRC7\nDQ4\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\nd32\nd36\nd40\nd44\nd48\nd52\nd56\nd60 CRC0 CRC4\nDQ5\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\nd33\nd37\nd41\nd45\nd49\nd53\nd57\nd61 CRC1 CRC5\nDQ6\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\nd34\nd38\nd42\nd46\nd50\nd54\nd58\nd62 CRC2 CRC6\nDQ7\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\nd35\nd39\nd43\nd47\nd51\nd55\nd59\nd63 CRC3 CRC7",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "25\nd29\nd33\nd37\nd41\nd45\nd49\nd53\nd57\nd61 CRC1 CRC5\nDQ6\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\nd34\nd38\nd42\nd46\nd50\nd54\nd58\nd62 CRC2 CRC6\nDQ7\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\nd35\nd39\nd43\nd47\nd51\nd55\nd59\nd63 CRC3 CRC7\n0\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\nDQ0\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\nd32\nd36\nd40\nd44\nd48\nd52\nd56\nd60 CRC0 CRC4\nDQ1\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\nd33\nd37\nd41\nd45\nd49\nd53\nd57\nd61 CRC1 CRC5\nDQ2\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\nd34\nd38\nd42\nd46\nd50\nd54\nd58\nd62 CRC2 CRC6\nDQ3\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\nd35\nd39\nd43\nd47\nd51\nd55\nd59\nd63 CRC3 CRC7\nDQ4\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\nd32\nd36\nd40\nd44\nd48\nd52\nd56\nd60 CRC0 CRC4\nDQ5\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\nd33\nd37\nd41\nd45\nd49\nd53\nd57\nd61 CRC1 CRC5\nDQ6\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\nd34\nd38\nd42\nd46\nd50\nd54\nd58\nd62 CRC2 CRC6\nDQ7\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\nd35\nd39\nd43\nd47\nd51\nd55\nd59\nd63 CRC3 CRC7\nDQ8\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\nd32\nd36\nd40\nd44\nd48\nd52\nd56\nd60 CRC0 CRC4\nDQ9\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\nd33\nd37\nd41\nd45\nd49\nd53\nd57\nd61 CRC1 CRC5\nDQ10\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\nd34\nd38\nd42\nd46\nd50\nd54\nd58\nd62 CRC2 CRC6\nDQ11\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\nd35\nd39\nd43\nd47\nd51\nd55\nd59\nd63 CRC3 CRC7\nDQ12\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\nd32\nd36\nd40\nd44\nd48\nd52\nd56\nd60 CRC0 CRC4\nDQ13\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\nd33\nd37\nd41\nd45\nd49\nd53\nd57\nd61 CRC1 CRC5\nDQ14\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\nd34\nd38\nd42\nd46\nd50\nd54\nd58\nd62 CRC2 CRC6\nDQ15\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\nd35\nd39\nd43\nd47\nd51\nd55\nd59\nd63 CRC3 CRC7\nJEDEC Standard No. 79-5\nPage 253\n4.37.5   Write CRC for x4, x8 and x16 Devices\nThe controller generates the CRC checksum and forms the write data frames as shown in Section 4.37.2 to \nSection 4.37.4.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "JEDEC Standard No. 79-5\nPage 253\n4.37.5   Write CRC for x4, x8 and x16 Devices\nThe controller generates the CRC checksum and forms the write data frames as shown in Section 4.37.2 to \nSection 4.37.4.\nWrite CRC function can be enabled or disabled per each nibble independently in x8 device. There are two \nseparate write CRC enable MR bits (for upper and lower nibbles) defined for x8. When at least one of two \nwrite CRC enable bits is set to ‘1’ in x8, the timings of write CRC enable mode is applied to the entire \ndevice (i.e., both nibbles). When write CRC is enable in one nibble and disabled in the other nibble in x8, \nthen the DRAM does not check CRC errors on the disabled nibble, and hence the ALERT_n signal and any \ninternal status bit related to CRC error is not impacted by the disabled nibble.\nIn case of x4 or x16, only one of two write CRC enable bit is used as defined in the MR table (Figure \nTBD). The unused write CRC enable bit is don’t care in x4 and x16, i.e., MR50 OP[2] is set to low for x4 \nand x16 devices.\nThe DRAM checks for an error in received code words per each write CRC enabled nibble by comparing \nthe received checksum against the computed checksum and reports errors using the ALERT_n signal if \nthere is a mismatch in any of nibbles.\nDRAM can write data to the DRAM core without waiting for CRC check for full writes. If bad data is \nwritten to the DRAM core then controller will retry the transaction and overwrite the bad data. Controller \nis responsible for data coherency.\nThere is no write latency adder when write CRC is enabled.\nJEDEC Standard No. 79-5\nPage 254\n4.37.6   Write CRC Auto-Disable",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "n and overwrite the bad data. Controller \nis responsible for data coherency.\nThere is no write latency adder when write CRC is enabled.\nJEDEC Standard No. 79-5\nPage 254\n4.37.6   Write CRC Auto-Disable\nWrite CRC auto-disable mode is enabled by programming the Write CRC auto-disable mode enable bit \nMR50:OP[4] to ‘1’. When this mode is enabled, the DDR5 SDRAM counts the number of Write CRC \nerror occurrences per device, regardless of configuration (x4, x8 or x16). When the number of Write CRC \nerrors exceeds the Write CRC Auto-Disable Threshold (between 0 and 127) as programmed in \nMR51:OP[6:0], the DDR5 SDRAM disables Write CRC error checking of all nibbles and sets the Write \nCRC auto-disable status bit MR50:OP[5] to ‘1’. To exceed the Write CRC Auto-Disable Threshold, the \nnumber of Write CRC errors must occur within the Write CRC Auto-Disable Window described herein.\nUnless the Write CRC auto-disable status bit is set, the Write CRC error counter is reset after the \npredetermined number of writes between 0 and 127, where 0 means an infinite window, as programmed in \nMR52:OP[6:0], so that the Write CRC error count will accumulate during each Write CRC Auto-Disable \nWindow. Once the Write CRC auto-disable status bit is set, the write CRC error checking is not re-enabled \nat the end of the Write CRC Auto-Disable Window, even though the Write CRC error counter is reset \nbelow the threshold value.\nWrite CRC error checking can be re-enabled by resetting the Write CRC auto-disable status bit \nMR50:OP[5] to ‘0’. This will reset the Write CRC error counter and restart the Write CRC Auto-Disable \nWindow.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "CRC error checking can be re-enabled by resetting the Write CRC auto-disable status bit \nMR50:OP[5] to ‘0’. This will reset the Write CRC error counter and restart the Write CRC Auto-Disable \nWindow.\nPrior to changing the Write CRC Auto-Disable Threshold as programmed in MR51:OP[6:0] or the Write \nCRC Auto-Disable Window as programmed in MR52:OP[6:0], the host shall disable the Write CRC\nAuto-Disable mode, MR50:OP[4]=0. Once the updated values have been programmed in MR51 and/or \nMR52, Write CRC Auto-Disable mode can be (re)enabled, MR50:OP[4]=1. Disabling the Write CRC \nAuto-Disable mode, if enabled, will reset the DRAM’s Write CRC error counter and restart the Write CRC \nAuto-Disable Window. However, if the Write CRC auto-disable status bit had previously been set to ‘1’, \nMR50:OP[5]=1, the host is required to set MR50:OP[5]=0 to resume error counting.\nChanges to the Write CRC auto-disable threshold (MR51) and window (MR52) settings are only allowed \nwhen the CRC Write auto-disable mode is disabled (MR50[4]=0).\nIf the CRC auto-disable threshold is reached and the DDR5 SDRAM was already driving ALERT_n to low \ndue to the current or a previous Write CRC error, then ALERT_n may be released upon satisfying \nCRC_ALERT_PW_min.\nWhen Write CRC auto-disable mode is disabled, MR50:OP[4] = 0, Write CRC error counters may remain \nat reset values even if Write CRC errors occur.\nJEDEC Standard No. 79-5\nPage 255\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.37.7   Read CRC for x4, x8 and x16 Devices",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.37.7   Read CRC for x4, x8 and x16 Devices\nThe DDR5 SDRAM generates the CRC checksum and forms the read data frames as shown in \nSection 4.37.2 to Section 4.37.4. The controller can check for an error in received code words per nibble \nby comparing the received checksum against the computed checksum and if there is a mismatch in any of \nnibbles then controller may retry the transaction.\nRead latency adder when read CRC is enabled depends on data rate as shown in Table 365.\n4.37.8   CRC Burst Order\nWhen Write CRC is enabled, the CRC bits are calculated based on the sequential burst address order of the \nwrite data for the Write command. This sequential order is '0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F' in BL16, and \n'0,1,2,3,4,5,6,7,T,T,T,T,T,T,T,T' or '8,9,A,B,C,D,E,F,T,T,T,T,T,T,T,T' in BC8 OTF.\nWhen Read CRC is enabled, the DDR5 SDRAM's CRC generator overrides the CA burst order bits C3 and \nC2 to '00', and CRC bits are calculated based on the sequential burst address order of the read data for the \nRead command. This sequential order is '0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F' in BL16, and \n'0,1,2,3,4,5,6,7,T,T,T,T,T,T,T,T' or 'T,T,T,T,T,T,T,T,8,9,A,B,C,D,E,F' in BC8 OTF. The override values do \nnot modify the actual data burst ordering, and are only used for the CRC calculations. Actual data burst \nfollows the burst order as indicated by C3 and C2 in the Read command.\n4.37.9   Write CRC Error Handling\nWhen DRAM detects CRC error on received code words in any of nibbles, then it drives ALERT_n signal \nto ‘0’ for TBD clocks.\nThe latency to ALERT_n signal is defined as tCRC_ALERT in Figure 133.\nDRAM will set Write CRC Error Status bit in A[3] of MR50 to '1' upon detecting a CRC error. The Write \nCRC Error Status bit remains Group At '1' until the host clears it explicitly using an MRW command.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "AM will set Write CRC Error Status bit in A[3] of MR50 to '1' upon detecting a CRC error. The Write \nCRC Error Status bit remains Group At '1' until the host clears it explicitly using an MRW command.\nThe controller upon seeing an error as a pulse width will retry the write transactions. The controller \nunderstands the worst-case delay for ALERT_n (during init) and can back up the transactions accordingly \nor the controller can be made more intelligent and try to correlate the write CRC error to a specific rank or \na transaction. The controller is also responsible for opening any pages and ensuring that retrying of writes \nis done in a coherent fashion.\nThe pulse width may be seen longer than TBD clocks at the controller if there are multiple CRC errors as \nthe ALERT_n is a daisy chain bus.\nTable 365 — Read CRC Latency Adder\nData Rate (MT/s)\nRead CRC Latency Adder (nCK)\n2000 ≤ Data Rate ≤ 2100\n0\n3200 MT/s ≤ Data Rate ≤ 6000 MT/s\n0\n6000 MT/s < Data Rate ≤ 6400 MT/s\n2\n6800 MT/s < Data Rate ≤ 8400 MT/s\n4\nJEDEC Standard No. 79-5\nPage 256\n4.37.9   Write CRC Error Handling (Cont’d)\nNOTE 1\nCRC_ALERT_PW is specified from the point where the DRAM starts to drive the signal low to the point where the DRAM driver \nreleases and the controller starts to pull the signal up.\nNOTE 2\nTiming diagram applies to x4, x8 and x16 devices.\nFigure 133 — CRC Error Reporting Timing diagram\n4.37.10   CRC Bit Mapping in BC8 Mode\nCRC bits are always transferred on 17th and 18th UI, in BC8 mode. When read CRC is enabled during \nBC8 read, DQ bits are driven high and DQS is toggled by DRAM during the chopped data bursts. When \nwrite CRC is enabled during BC8 write, DQ bits must be driven high and DQS must be toggled by \ncontroller during the chopped data bursts. In BC8 mode, read CRC and write CRC bits are calculated with \nthe inputs to the CRC engine for the chopped data bursts replaced by all '1's.\nFigure 134 — CRC Bit Mapping in BC8 Modes for x4 Device",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ts. In BC8 mode, read CRC and write CRC bits are calculated with \nthe inputs to the CRC engine for the chopped data bursts replaced by all '1's.\nFigure 134 — CRC Bit Mapping in BC8 Modes for x4 Device\nTable 366 — CRC Error Handling Timing Parameters\nSymbol\nDescription\nmin\nmax\nunit\ntCRC_ALERT\nCRC Alert Delay Time\n3\n13\nns\nCRC_ALERT_PW\nCRC Alert Pulse Width\n12\n20\nnCK\nt0\nt6\nt1\nt7\nt8\nt9\nt10\nta\nta+1\nta+2\nta+4 ta+5\nta+6\nta+7\nta+8\ntb+5\ntb+7\ntb+10 tb+11\nta+3\ntb+12\ntb\ntb+1\ntb+2\ntb+3\ntb+8\ntb+9\ntb+4\ntb+6\nD0\nD1\nD2\nD3 D12 D13 D14 D15 CRC CRC\nD16 D17 D18 D19\nD28 D29 D30 D31 CRC CRC\nD0\nD1\nD2\nD3 D12 D13 D14 D15 CRC CRC\nt0\nt6\nt1\nt7\nt8\nt9\nt10\nt11\nt12\nt13\nt15\nt16\nt17\nt18\nt19\nta+5\nta+7\ntb\ntb+1\nt14\ntb+2\nta\nta+1\nta+2\nta+3\nta+8\nta+9\nta+4\nta+6\ntCRC_ALERT\nCRC_ALERT_PW(min)\nD20 D21 D22 D23 D24 D25 D26 D27\ntCRC_ALERT\nCRC_ALERT_PW(min)\n0\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\nDQ0\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\n1\n1\n1\n1\n1\n1\n1\n1\nCRC0 CRC4\nDQ1\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\n1\n1\n1\n1\n1\n1\n1\n1\nCRC1 CRC5\nDQ2\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\n1\n1\n1\n1\n1\n1\n1\n1\nCRC2 CRC6\nDQ3\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\n1\n1\n1\n1\n1\n1\n1\n1\nCRC3 CRC7\nJEDEC Standard No. 79-5\nPage 257\n4.37.10   CRC Bit Mapping in BC8 Mode (Cont’d)\nFigure 135 — CRC Bit Mapping in BC8 Modes for x8 Device\nFigure 136 — CRC Bit Mapping in BC8 Modes for x16 Device\n4.37.11   CRC Bit Mapping in BL32 Mode\nIn BL32 mode, CRC bits are separately calculated for the first half and the second half of the data. CRC bits for the \nfirst half of the data are transferred on 17th and 18th UI, and CRC bits for the second half of the data are transferred \non 35th and 36th UI.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "t half and the second half of the data. CRC bits for the \nfirst half of the data are transferred on 17th and 18th UI, and CRC bits for the second half of the data are transferred \non 35th and 36th UI.\n0\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\nDQ0\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\n1\n1\n1\n1\n1\n1\n1\n1\nCRC0 CRC4\nDQ1\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\n1\n1\n1\n1\n1\n1\n1\n1\nCRC1 CRC5\nDQ2\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\n1\n1\n1\n1\n1\n1\n1\n1\nCRC2 CRC6\nDQ3\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\n1\n1\n1\n1\n1\n1\n1\n1\nCRC3 CRC7\nDQ4\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\n1\n1\n1\n1\n1\n1\n1\n1\nCRC0 CRC4\nDQ5\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\n1\n1\n1\n1\n1\n1\n1\n1\nCRC1 CRC5\nDQ6\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\n1\n1\n1\n1\n1\n1\n1\n1\nCRC2 CRC6\nDQ7\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\n1\n1\n1\n1\n1\n1\n1\n1\nCRC3 CRC7\n0\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\nDQ0\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\n1\n1\n1\n1\n1\n1\n1\n1\nCRC0 CRC4\nDQ1\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\n1\n1\n1\n1\n1\n1\n1\n1\nCRC1 CRC5\nDQ2\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\n1\n1\n1\n1\n1\n1\n1\n1\nCRC2 CRC6\nDQ3\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\n1\n1\n1\n1\n1\n1\n1\n1\nCRC3 CRC7\nDQ4\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\n1\n1\n1\n1\n1\n1\n1\n1\nCRC0 CRC4\nDQ5\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\n1\n1\n1\n1\n1\n1\n1\n1\nCRC1 CRC5\nDQ6\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\n1\n1\n1\n1\n1\n1\n1\n1\nCRC2 CRC6\nDQ7\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\n1\n1\n1\n1\n1\n1\n1\n1\nCRC3 CRC7\nDQ8\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\n1\n1\n1\n1\n1\n1\n1\n1\nCRC0 CRC4\nDQ9\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\n1\n1\n1\n1\n1\n1\n1\n1\nCRC1 CRC5\nDQ10\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\n1\n1\n1\n1\n1\n1\n1\n1\nCRC2 CRC6\nDQ11\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\n1\n1\n1\n1\n1\n1\n1\n1\nCRC3 CRC7\nDQ12\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\n1\n1\n1\n1\n1\n1\n1\n1\nCRC0 CRC4\nDQ13\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\n1\n1\n1\n1\n1\n1\n1\n1\nCRC1 CRC5\nDQ14\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\n1\n1\n1\n1\n1\n1\n1\n1\nCRC2 CRC6\nDQ15\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\n1\n1\n1\n1\n1\n1\n1\n1\nCRC3 CRC7\nJEDEC Standard No. 79-5\nPage 258",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "d13\nd17\nd21\nd25\nd29\n1\n1\n1\n1\n1\n1\n1\n1\nCRC1 CRC5\nDQ14\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\n1\n1\n1\n1\n1\n1\n1\n1\nCRC2 CRC6\nDQ15\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\n1\n1\n1\n1\n1\n1\n1\n1\nCRC3 CRC7\nJEDEC Standard No. 79-5\nPage 258\nWith Loopback, DDR5 can feed a received signal or data back out to an external receiver for multiple \npurposes. Loopback allows the host (memory controller or test instrument) to monitor data that was just \nsent to the DRAM without having to store the data in the DRAM or use READ operations to retrieve data \nsent to the DRAM. Loopback in DDR5 DRAM requires that the data be sent to the Loopback path before \nsending it to the core so no READ/WRITE commands are required for Loopback to be operational. There \nare also inherent limitations when characterizing the receiver using statistical analysis methods such as Bit \nError Rate (BER) analysis. At BER=1E-16, for example, (1) there is not enough memory depth in the \nDRAM to store all the 1E+16 data; (2) the amount of time to perform multiple WRITE/READ commands \nto/from the memory is prohibitively long; (3) since the amount of time involved performing these \noperations is much longer than the DRAM refresh rate interval, the host or memory controller must also \nmanage Refreshes during testing to ensure data retention; and (4) limited pattern depth means limited Inter \nSymbol Interference (ISI) and limited Random Jitter (Rj), and, therefore, limited errors at the receiver. Use \nof the Loopback feature is a necessity for characterizing the receiver without the limitations and \ncomplexities of other traditional validation methods. Loopback can also be used during “normal” \noperation, i.e., during training and when an operating system is loaded.\n4.38.1   Loopback Output Definition\nThe Loopback requires two output pins (one single-ended Loopback strobe LBDQS and one single-ended \nLoopback data LBDQ). Pin assignment location for Loopback pins are defined as A9 for LBDQS and A1 \nfor LBDQ.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "back requires two output pins (one single-ended Loopback strobe LBDQS and one single-ended \nLoopback data LBDQ). Pin assignment location for Loopback pins are defined as A9 for LBDQS and A1 \nfor LBDQ.\nThe default RTT state for Loopback is RTT_OFF, designated by MR36:OP[2:0] = 000B. In this state, both \nthe LBDQS and LBDQ outputs are disabled. If the Loopback pins of several DDR5 SDRAM devices are \nconnected together and the “end” device needs termination, there is an RZQ/5 (48ohms) option available \nby setting MR36:OP[2:0] = 101B.\nSelecting a Loopback Select Phase A(MR53:OP[6:5]=00B) and Output value via MR53:OP[4:0] other \nthan the default, Loopback Disabled(MR53:OP[4:0]=00000B), will result in the LBDQS and LBDQ pins \nto transition from the RTT_OFF to a DRAM Drive State.\nBefore changing the Loopback Output Select from upper byte to lower byte or vice versa, host shall set \nLoopback Output Select to MR53:OP[4:0]=00000B to make Loopback mode be Disabled.\nThe LBDQS output will transition with the differential input crossing point of DQS_t/DQS_c for x4 and \nx8 device configurations, plus latency. LBDQS will transition with DQSL_t/DQSL_c for x16 devices if \nDML or a DQL is selected for output, or with DQSU_t/DQSU_c for x16 devices if DMU or a DQU is \nselected for output. If an RFU output is selected, or if DMU or a DQU is selected on a x4 or x8 device \nwhere DQSU_t/DQSU_c are not valid, LBDQS will remain in a DRAM Drive State.\nThe LBDQ output will transition with the receiver data state of the DM or DQ pin selected by \nMR53:OP[4:0]. If an RFU output is selected, or if an invalid output for device configuration is selected, \nthe LBDQ output will remain in a DRAM Drive State.\nTable 367 — Loopback Output Definition\nCondition\nLBDQS\nLBDQ\nNOTE\nLoopback Disabled\nRTT_Loopback\nRTT_Loopback\nLoopback Enabled\nSelected Phase\nSelected Phase and Selected DQ\n1\nNOTE 1\nSelection of an unsupported DM/DQ for the device configuration will result in undefined LBDQS/LBDQ output.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Loopback\nRTT_Loopback\nLoopback Enabled\nSelected Phase\nSelected Phase and Selected DQ\n1\nNOTE 1\nSelection of an unsupported DM/DQ for the device configuration will result in undefined LBDQS/LBDQ output.\nJEDEC Standard No. 79-5\nPage 259\n4.38.2  Loopback Phase\nDue to the high data rates of the DDR5 SDRAM, Loopback may be implemented with 2-way or 4-way \ninterleaved outputs. With a 2-way implementation, the DQS and selected DM/DQ will be sampled and \noutput every 1 CK or 2 UI. Similarly, with a 4-way implementation, the DQS and selected DM/DQ will be \nsampled and output every 2 CK or 4 UI.\nTo be able to sample all bits with a 2-way or 4-way interleave implementation, the Loopback Select Phase \nprogrammed in MR53:OP[6:5] allow selection of the DQS/DM/DQ phase to be output. In 2-way mode, \nPhase A and Phase B are valid options. In 4-way mode, Phase A, Phase B, Phase C and Phase D, are valid \noptions.\nFigure 137 shows an example of a Loopback implementation for 4-way interleave x4 DRAM. This \nexample requires a divided clock to produce DQS_0, DQS_90, DQS_180 and DQS_270. Phase A through \nD refers to the 4-bit naturally aligned bits in a data stream. The output of the DQ slicer runs at 1/4 the speed \nas received data. In a 4-way interleave design, the data is received at full speed, but internally the data is \nlatched only at quarter speed. For example, if the input bit stream consists of A, B, C, D, then the \nmultiplexer input “A” receives data bit A and strobe DQS_0; multiplexer input “B” receives data bit B and \nstrobe DQS_90; multiplexer input “C” receives data bit C and strobe DQS_180; and multiplexer input “D” \nreceives data bit D and DQS_270.\nFigure 137 — Example of 4-Way Interleave Loopback Circuit on a x4 SDRAM",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "QS_90; multiplexer input “C” receives data bit C and strobe DQS_180; and multiplexer input “D” \nreceives data bit D and DQS_270.\nFigure 137 — Example of 4-Way Interleave Loopback Circuit on a x4 SDRAM\n4.38.3   Loopback Output Mode\nLoopback Output Mode selects whether to output LBDQS and LBDQ in Normal Output Mode or Write \nBurst Output Mode, based on MR53:OP[7]. In the default Normal Output Mode (MR53:OP[7] = 0B), the \nselected DM/DQ state is captured with every DQS_t/DQS_c toggle for the selected Loopback Phase. In \nWrite Burst Output Mode (MR53:OP[7] = 1B), the selected DM/DQ state will be output on LBDQ when \nqualified by the write enable, which means data is only captured during the write burst and not during the \npreamble or postamble.\n4.38.3.1   Loopback Normal Output Mode (Default)\nIn Normal Output Mode (MR53:OP[7] = 0B), the selected DM/DQ state is captured with every DQS_t/\nDQS_c toggle for the selected Loopback Phase and output on LBDQ. The LBDQS output will be delayed \nby tLBDLY from the selected DQS_t/DQS_c Loopback Phase. Phase C and D are inverted from Phase A \nand B, respectively. Since no Write commands are required in Normal Output Mode, MR settings \npertaining to preamble, postamble, CWL are ignored by the Loopback function.\nDQ[3:0], DM                 STROBE\nDQS_180\nDQS_0\nDQS_270\nDQS_90\nA1\nB1\nC1\nD1\nA2\nB2\nC2\nD2\nJEDEC Standard No. 79-5\nPage 260\n4.38.3.1   Loopback Normal Output Mode (Default) (Cont’d)\nAdditional requirements for Normal Output Mode:\n•\nLoopback in Normal Output mode is not supported after completing Write Leveling training with Internal Write \nTiming mode set MR2:OP[7]=1.\n•\nDQS must be driven differentially low (DQS_t low, DQS_c high) prior to entry into Normal Output Mode.\n•\nDQS_t/DQS_c must be continuously driven during Loopback operation. (HiZ state not allowed.)\n•\nOnly DSEL and MRW commands applied at command pins during Normal Output Mode.\n•\nRESET is required to exit Loopback Normal Output Mode.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "usly driven during Loopback operation. (HiZ state not allowed.)\n•\nOnly DSEL and MRW commands applied at command pins during Normal Output Mode.\n•\nRESET is required to exit Loopback Normal Output Mode.\nNo DFE Reset is assumed after first rising edge of DQS_t. DDR5 SDRAM array data is not guaranteed \nafter entering Normal Output Mode.\n4.38.3.2   Loopback Normal Output Mode Timing Diagrams\nLoopback Normal Output Mode entry and output example timing diagrams are shown in Figures 138 \nthrough 142.\nFigure 138 — Loopback Normal Output Mode Entry\nFigure 139 — Loopback Normal Output 4-Way Mode PhaseB Example\nFigure 140 — Loopback Normal Output Mode 4-Way PhaseB 1CK Mid Gap Example\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nD3\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nJEDEC Standard No. 79-5\nPage 261\n4.38.3.2   Loopback Normal Output Mode Timing Diagrams (Cont’d)\nFigure 141 — Loopback Normal Output Mode 4-Way PhaseB 2CK Gap Example\nFigure 142 — Loopback Normal Output Mode 4-Way PhaseC 2CK Gap Example\n4.38.3.3   Loopback Write Burst Output Mode\nIn Write Burst Output Mode (MR53:OP[7] = 1B), Loopback data is only generated during the write burst, \nso it is effectively masked for the DQS toggles during the preamble or postamble. Normal Write operation \nfor the Command, DQS and DM/DQ is assumed. MR settings pertaining to preamble, postamble, CWL \napply, as they do for any Write command.\nTo prevent Loopback interference on the DRAM within the normal data path, the DRAM optionally may \noutput the 2nd preamble pulse for the special case of WPRE=4CK and selection of Phase C or D for Data \nBurst Bit phase alignment or Phase A or B for Strobe phase alignment. With this behavior, all phases are \ninverted from normal behavior.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "pecial case of WPRE=4CK and selection of Phase C or D for Data \nBurst Bit phase alignment or Phase A or B for Strobe phase alignment. With this behavior, all phases are \ninverted from normal behavior.\nImplementation of 2-way or 4-way interleave Loopback introduces complexity in Write Burst Mode when \nthe DQS toggle is not continuous. If the DQS toggle is continuously generated by Write commands spaced \nBL/2, Loopback will align the LBDQS/LBDQ output with the selected phase for all write bursts. If the \nDQS toggle is not continuous due to gaps in Write commands spaced greater than BL/2, LBDQS/LBDQ \nmay not align with the selected phase after the first write burst unless the “gap” is at least 16 CK (Write, \nBL/2 + 16CK, Write).\nIn the case where continuous bursts are not issued in Loopback Write Burst Output Mode, selection of \nPhase C or D for Data Burst Bit phase alignment or Phase A or B for Strobe phase alignment may result in \nthe last tLBQSH width of a burst that does not comply with spec.\nAdditional requirements for Write Burst Output Mode:\n•\nWrite Leveling training is required prior to Write Burst Loopback operation.\n•\nAll Write timing and voltage requirements must be followed. Failure to meet this requirement results in unknown \ndata written to DRAM, and the Loopback pins may not output the captured input data as expected.\nTable 368 — Loopback Output Phase\nWrite to Write Separation\nPhase\nNOTE\nBL/2 < X < BL/2 + 32\nDetermined via analysis of specific conditions\n1\nX >= BL/2 + 32\nSelected\nNOTE 1\nSpecific conditions include 2-way/4-way interleave implementation, selected phase, data rate, preamble, postamble and write burst \ngap duration.\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nD3\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nJEDEC Standard No. 79-5\nPage 262\n4.38.3.4   Loopback Write Burst Output Mode Timing Diagrams",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "D0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nJEDEC Standard No. 79-5\nPage 262\n4.38.3.4   Loopback Write Burst Output Mode Timing Diagrams\nLoopback Write Burst Output Mode timing diagram examples are shown in Figures 143 through 146.\nFigure 143 — Loopback Write Burst Output Mode 4-Way PhaseB WPRE=2CK Example\nFigure 144 — Loopback Write Burst Output Mode 4-Way PhaseC WPRE=2CK Example\nFigure 145 — Loopback Write Burst Output Mode 4-Way PhaseB Data Burst Bit and PhaseD \nStrobe Alignment WPRE=4CK Optional Example\nFigure 146 — Loopback Write Burst Output Mode 4-Way PhaseC Data Burst Bit and PhaseA \nStrobe Alignment WPRE=4CK Optional Example\n4.38.4  Loopback Timing and Levels\nThe LBDQS output will be delayed from the selected DQS_t/DQS_c Loopback Phase. The timing \nparameter, tLBDLY, is shown in Table 369.\nThe interaction between LBDQS and LBDQ is described in Section 9.3.\nODT for Loopback is described in Section 5.5.\nOutput driver electrical characteristics for Loopback is described in Section 9.2.\nTable 369 — Loopback LBDQS Output Timing\nSpeed\nDDR5-3200/3600/\n4000/4400\nDDR5-4800/5200\nDDR5-5600/6000/\n6400\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nLoopback Timing\nLBDQS Delay from Selected \nDQS Loopback Phase \ntLBDLY\n-\n20\n-\nTBD\n-\nTBD\nns\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nOptional, state of DQ during\npreamble at D-2\nJEDEC Standard No. 79-5\nPage 263",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nOptional, state of DQ during\npreamble at D-2\nJEDEC Standard No. 79-5\nPage 263\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.39\nCA_ODT Strap Operation\nWith the introduction of on-die termination for CA/CS/CK on DDR5 DRAMs, the setting of the \ntermination values per DRAM will be different depending on the configuration of DRAMs on the DIMM \nor system board. The CA_ODT pin enables the distinction of two “sets” of CA/CS/CK ODT settings. \nWhen the CA_ODT pin is strapped to a constant VSS setting on the DIMM or board, the CA/CS/CK ODT \nsettings will be referred to as “Group A”. When the CA_ODT pin is strapped to a constant VDD setting on \nthe DIMM or system board, the CA/CS/CK ODT settings will be referred to as “Group B”. Typical usage \nwould be to apply a weak termination setting to Group A devices and a stronger termination setting to \nGroup B devices, which would be at the end of the fly-by routing on the DIMM. To support these different \nsettings, two sets of MPC opcodes will be used to target either Group A or Group B devices. In addition to \nthese separate “Groups” of devices based on the CA_ODT pin, the PDA commands will also be supported. \nHowever, the correct combination of the PDA Select ID and MPC opcode must be used according to the \nCA_ODT pin value.\nThe CA_ODT pin is defined in the pinlist as shown in Table 370.\nMR32 is defined as shown in Table 371 to reflect the need to be able to read the CA_ODT strap value:\nMR33 is defined as follows:",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "value.\nThe CA_ODT pin is defined in the pinlist as shown in Table 370.\nMR32 is defined as shown in Table 371 to reflect the need to be able to read the CA_ODT strap value:\nMR33 is defined as follows:\nIf the CA_ODT Strap Value for the DRAM is 0, the CK ODT, CS ODT, and CA ODT values will reflect \nthe default settings for “Group A” ODT values, or will reflect what has been written to these mode \nregisters via the MPC opcodes for Group A CK/CS/CA ODT settings.\nIf the CA_ODT Strap Value for the DRAM is 1, the CK ODT, CS ODT, and CA ODT values will reflect \nthe default settings for “Group B” ODT values, or will reflect what has been written to these mode \nregisters via the MPC opcodes for Group B CK/CS/CA ODT settings.\nTable 370 — CA_ODT Pin Defined\nPin Name\nInput/\nOutput\nDescription\nCA_ODT\nInput\nODT for Command and Address. Apply Group A settings if the pin is connected to VSS and \napply Group B settings if the pin is connected to VDDQ\nTable 371 — MR32 Defined\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nCA_ODT \nStrap Value\nCS ODT\nCK ODT\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nDQS_RTT_PARK\nCA ODT\nJEDEC Standard No. 79-5\nPage 264\n4.39.1   CA/CS/CK ODT Settings\nThe following MPC opcodes will be used to set the “Group A” and “Group B” RTT_CA, RTT_CS, and \nRTT_CK values.\nTable 372 — MPC Opcodes\nFunction\nOperand\nData\nNotes\nInitialization and \nTraining Modes\nOP[7:0]\n...\n0010 0xxxB: Group A RTT_CK = xxx (See Section 3.5.34 for MR32 \nencoding)\n0010 1xxxB: Group B RTT_CK = xxx (See Section 3.5.34 for MR32 \nencoding)\n0011 0xxxB: Group A RTT_CS = xxx (See Section 3.5.34 for MR32 \nencoding)\n0011 1xxxB: Group B RTT_CS = xxx (See Section 3.5.34 for MR32 \nencoding)\n0100 0xxxB: Group A RTT_CA = xxx (See Section 3.5.35 for MR33 \nencoding)\n0100 1xxxB: Group B RTT_CA = xxx (See Section 3.5.35 for MR33 \nencoding)\nJEDEC Standard No. 79-5\nPage 265\n4.40\nDuty Cycle Adjuster (DCA)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "B: Group A RTT_CA = xxx (See Section 3.5.35 for MR33 \nencoding)\n0100 1xxxB: Group B RTT_CA = xxx (See Section 3.5.35 for MR33 \nencoding)\nJEDEC Standard No. 79-5\nPage 265\n4.40\nDuty Cycle Adjuster (DCA)\nDDR5 SDRAM supports a mode register adjustable DCA to allow the memory controller to adjust the \nDRAM internally generated DQS clock tree and DQ duty cycle to compensate for systemic duty cycle \nerror of all DQS and DQs.\nThe DQS DCA is located before the DQS clock tree or equivalent place. The DCA requires a locked DLL \nstate and will affect DQS and DQ duty cycle during the following operations.\n-\nRead\n-\nRead Preamble Training\n-\nRead Training Pattern\n-\nMode Register Read\nThe controller can adjust the duty cycle through all the DCA mode registers and can determine the optimal \nMode Register setting for DCA in multiple different ways.\nIn case of 4-phase internal clocks, for example, since QCLK(90˚)/IBCLK(180˚)/QBCLK(270˚) are \nadjusted based on ICLK(0˚), the controller can first confirm that the first BL is synchronized with \nICLK(0˚), and then perform the full DCA training operation which needs to have an even number of MRR \n(or Read) - MRR (or Read) timing to avoid confusion whether the first BL is synchronized with ICLK(0˚) \nor IBCLK(180˚)\n4.40.1   Duty Cycle Adjuster Range\nThe global DCA step range is from -7 to +7, as defined in MR43 and MR44. The actual step size cannot be \ndefined since the variation of duty cycle by changing DCA code is not linear.\nFigure 147 — Duty Cycle Adjuster Range\n4.40.2    The Relationship between DCA Code Change and Single/Two-Phase Internal \nClock(s)/DQS Timing\nIn case of the DQS clock tree used single/two-phase clock(s) scheme, the duty-cycle ratio of all DQS per \ndevice can be adjusted directly according to the internal clock(s) controlled by the DCA code. Note that \ntDQSCK is not changed by DCA code change.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "lock(s) scheme, the duty-cycle ratio of all DQS per \ndevice can be adjusted directly according to the internal clock(s) controlled by the DCA code. Note that \ntDQSCK is not changed by DCA code change.\nUsing a 2-phase clock scheme, the rising edge of the 0° clock is the reference edge, while the 180° clock is \nadjusted based on 0° clock. The rising edge of 0° clock is for even burst bit data, and the rising edge of \n180° clock is for odd burst bit data.\nTable 373 — DCA Range\nParameter\nMin/Avg./Max\nValue\nUnit\nNOTE\nDuty Cycle Adjuster Range\nMin\n28\nps\n1\nMax\n56\nNOTE 1\nThese values are guaranteed by design.\nDRAM internal clock\n(single‐phase)\nDRAM internal clock\n(multi‐phase)\nJEDEC Standard No. 79-5\nPage 266\n4.40.2   The Relationship Between DCA Code Change and Single/Two-Phase\nInternal Clock(s)/DQS Timing (Cont’d)\nThe global DCA adjustment uses the “DCA for single/two-phase clock(s)” mode register bits, \nMR43:OP[3:0]. A positive DCA adjustment results in a larger duty cycle ratio, while a negative DCA \nadjustment results in a smaller duty cycle ratio.\nIn addition to the global DCA adjustment, a per-pin DCA adjustment allows an additional step range of -3 \nto +3, per DQS/DQ. The 2-phase clock per-pin DCA adjustment uses the OP bits [3,1:0] of MR103 \n(DQSL_t), MR105 (DQSL_c), MR107 (DQSU_t), MR109 (DQSU_c), MR133 (DQL0), MR141 (DQL1), \n..., MR253 (DQU7). The per-pin DCA adjustment is additive to the global DCA adjustment, as shown in \nTable 374:\nLike the global DCA adjustment, the actual step size for the per-pin DCA adjustment cannot be defined \nsince the variation of duty cycle by changing DCA code is not linear, however the per-pin DCA adjustment \nwill be approximately the same as the global DCA adjustment.\nMode register OP bits associated with the IBCLK and QBCLK may not be supported on the DRAM with a \n2-phase clock scheme.\nFigure 148 — Relationship between DCA Code Change and the Single/Two-Phase Internal Clock(s)/\nDQS Waveform (Example)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "the IBCLK and QBCLK may not be supported on the DRAM with a \n2-phase clock scheme.\nFigure 148 — Relationship between DCA Code Change and the Single/Two-Phase Internal Clock(s)/\nDQS Waveform (Example)\nTable 374 — DCA Range Examples (Not All Possible Combinations)\nGlobal DCA Adjustment\nPer-Pin DCA Adjustment\nTotal DCA Adjustment at Pin\nDCA Step -3\nDCA Step -2\nDCA Step -5\nDCA Step -2\nDCA Step +2\nDCA Step 0\nDCA Step 0\nDCA Step +1\nDCA Step +1\nDCA Step +2\nDCA Step -3\nDCA Step -1\nDCA Step +4\nDCA Step +3\nDCA Step +7\nDCA Step +7\nDCA Step +2\nDCA Step +9\nDRAM internal clock\n(single‐phase)\nDRAM internal clocks\n(two‐phase)\nDCA Code Increase\nDCA Code Decrease\nLarger duty‐cycle ratio\nSmaller duty‐cycle ratio\nJEDEC Standard No. 79-5\nPage 267\n4.40.3    The Relationship between DCA Code Change and 4-Phase Internal Clock(s)/\nDQS Timing\nIn case of the DQS clock tree used 4-phase clocks scheme, the even and odd duty-cycle ratio of all DQS \nper device can be respectively adjusted since the internal 4-phase clocks can be independently controlled \nby the DCA code.\nFigure 149 — Relationship between DCA Code Change for QCLK and the 4-Phase Internal Clocks/\nDQS Waveform (Example)\nFigure 150 — Relationship between DCA Code Change for IBCLK and the 4-Phase Internal Clocks/\nDQS Waveform (Example)\nDRAM internal clocks\n(4‐phase)\nDCA Code Increase for QCLK\nDCA Code Decrease for QCLK\nLarger even duty‐cycle ratio\nSmaller even duty‐cycle ratio\nDRAM internal clocks\n(4‐phase)\nDCA Code Increase for IBCLK\nDCA Code Decrease for IBCLK\nLarger even clock period\nSmaller odd clock period\nSmaller even clock period\nLarger odd clock period\nJEDEC Standard No. 79-5\nPage 268\n4.40.3   The Relationship between DCA Code Change and 4-Phase Internal Clock(s)/DQS Timing (Cont’d)\nFigure 151 — Relationship between DCA Code Change for QBCLK and the 4-Phase Internal \nClocks/DQS Waveform (Example)\n4.40.4   The Relationship between DCA Code Change and DQs Output/DQS Timing",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "(Cont’d)\nFigure 151 — Relationship between DCA Code Change for QBCLK and the 4-Phase Internal \nClocks/DQS Waveform (Example)\n4.40.4   The Relationship between DCA Code Change and DQs Output/DQS Timing\nThe DQS DCA code change effect to DQ Output as follows. The rising edge of DQS_t affects the even \ndata output. The falling edge of DQS_t affects to the falling edge of the odd data output.\nDRAM internal clocks\n(4‐phase)\nDCA Code Increase for QBCLK\nDCA Code Decrease for QBCLK\nLarger odd duty‐cycle ratio\nSmaller odd duty‐cycle ratio\nJEDEC Standard No. 79-5\nPage 269\n4.41\nRefresh Management (RFM)\nPeriods of high DDR5 DRAM activity may require additional refresh commands to protect the integrity of \nthe DRAM data. The DRAM will indicate the requirement for additional Refresh Management (RFM) by \nsetting read only MR58 opcode bit 0 (Table 375). OP[0]=0 indicates no additional refresh is needed \nbeyond the refresh required in the Refresh Operation section of the specification. OP[0]=1 indicates \nadditional DRAM refresh management is required.\nA suggested implementation of Refresh Management by the controller monitors ACT commands issued \nper bank to the DRAM. This activity can be monitored as a Rolling Accumulated ACT (RAA) count. Each \nACT command will increment the RAA count by 1 for the individual bank receiving the ACT command.\nWhen the RAA counter reaches a DRAM vendor specified Initial Management Threshold (RAAIMT), \nwhich is set by the DRAM vendor in the read only MR58 opcode bits 4:1 (Table 376), additional DRAM \nrefresh management is needed. Executing the Refresh Management (RFM) command allows additional \ntime for the DRAM to manage refresh internally. The RFM operation can be initiated to all banks on the \nDRAM with the RFMab command, or to a single bank address (BA[1:0]) in all bank groups with the \nRFMsb command. A DRAM with MR58 OP[0]=0 set will ignore the RFM command.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "initiated to all banks on the \nDRAM with the RFMab command, or to a single bank address (BA[1:0]) in all bank groups with the \nRFMsb command. A DRAM with MR58 OP[0]=0 set will ignore the RFM command.\nThe RFM command bits are the same as the REF command, except for CA9. If the Refresh Management \nRequired bit is “0”, (MR58 OP[0]=0), CA9 is only required to be valid (“V”). If the Refresh Management \nRequired bit is “1”, (MR58 OP[0]=1), CA9=”H” executes the REF command and CA9=”L” executes \neither an RFMab command if CA10=”L” or an RFMsb command if CA10=”H”.\nTable 375 — Mode Register Definition for Refresh Management\nMR58 OP[0]\nRefresh Management (RFM) Requirement\n0\nRefresh Management (RFM) not required\n1\nRefresh Management (RFM) required\nTable 376 — Mode Register Definition for the RAA Initial Management Threshold (RAAIMT)\nMR58 OP[4:1]\nRAAIMT Value\nNormal Refresh Mode\nRAAIMT Value\nFGR Refresh Mode\nJEDEC Standard No. 79-5\nPage 270\n4.41   Refresh Management (RFM) (Cont’d)\nThe duration of the RFMab and RFMsb commands is dependent upon the DRAM being in Normal or FGR \nrefresh mode. tRFM,min is equivalent to tRFC,min. See Table 378.\nWhen an RFM command is issued to the DRAM, the RAA counter in any bank receiving the command \ncan be decremented by the RAAIMT value, down to a minimum RAA value of 0 (no negative or “pull-in” \nof RFM commands is allowed). Issuing an RFMab command allows the RAA count in all banks to be \ndecremented by the RAAIMT value. Issuing an RFMsb command with BA[1:0] allows the RAA count \nonly with that bank address across all bank groups to be decremented by the RAAIMT value",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "n all banks to be \ndecremented by the RAAIMT value. Issuing an RFMsb command with BA[1:0] allows the RAA count \nonly with that bank address across all bank groups to be decremented by the RAAIMT value\nRFM commands are allowed to accumulate or “postpone”, but the RAA counter shall never exceed a \nvendor specified RAA Maximum Management Threshold (RAAMMT), which is set by the DRAM vendor \nin the read only MR58 opcode bits 7:5 (Table 379). If the RAA counter reaches RAAMMT, no additional \nACT commands are allowed to the DRAM bank until one or more REF or RFM commands have been \nissued to reduce the RAA counter below the maximum value.\nTable 377 — RAA Initial Management Threshold (RAAIMT) Command Definition\nFunction \nAbbrevi-\nation\nCS\nNOTES\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13\nRefresh All\nREFab\nL\nH\nH\nL\nL\nH\nCID3\nV\nV\nV\nH\nL\nCID0\nCID1\nCID2/\nDDPID\n1, 3\nRefresh Man-\nagement All\nRFMab\nL\nH\nH\nL\nL\nH\nCID3\nV\nV\nV\nL\nL\nCID0\nCID1\nCID2/\nDDPID\n1\nRefresh Same \nBank\nREFsb\nL\nH\nH\nL\nL\nH\nCID3\nBA0\nBA1\nV\nH\nH\nCID0\nCID1\nCID2/\nDDPID\n2, 3\nRefresh Man-\nagement Same \nBank\nRFMsb\nL\nH\nH\nL\nL\nH\nCID3\nBA0\nBA1\nV\nL\nH\nCID0\nCID1\nCID2/\nDDPID\n2\nNOTE 1\nThe Refresh All and Refresh Management All commands is are applied to all banks in all bank groups. CA6 and CA7 are required to \nbe valid (“V”).\nNOTE 2\nThe Refresh Same Bank and Refresh Management Same Bank commands refresh the same bank in all bank group bits. The bank bits, \nBA0 and BA1 on CA6 and CA7, respectively, specify the bank within each bank group.\nNOTE 3\nIf the Refresh Management Required bit is “0” (MR58 OP[0]=0), CA9 is only required to be valid (“V”).\nTable 378 — tRFM Parameters\nRefresh Operation\nSymbol\nValue\nNotes\nNormal Refresh Management (RFMab)\ntRFM1,min \ntRFC1,min\nFine Granularity Refresh Management (RFMab)\ntRFM2,min\ntRFC2,min\nSame Bank Refresh Management (RFMsb)\ntRFMsb,min\ntRFCsb,min\nTable 379 — Mode Register Definition for RAA Maximum Management Threshold (RAAMMT)\nMR58 OP[7:5]\nRAAMMT Value\nNormal Refresh Mode",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "in\ntRFC2,min\nSame Bank Refresh Management (RFMsb)\ntRFMsb,min\ntRFCsb,min\nTable 379 — Mode Register Definition for RAA Maximum Management Threshold (RAAMMT)\nMR58 OP[7:5]\nRAAMMT Value\nNormal Refresh Mode\nRAAMMT Value\nFGR Refresh Mode\n011B\n3x RAAIMT\n6x RAAIMT\n100B\n4x RAAIMT\n8x RAAIMT\n101B\n5x RAAIMT\n10x RAAIMT\n110B\n6x RAAIMT\n12x RAAIMT\nJEDEC Standard No. 79-5\nPage 271\n4.41   Refresh Management (RFM) (Cont’d)\nRFM command scheduling shall meet the same minimum separation requirements as those for the REF \ncommand (see Table 280).\nAn RFM command does not replace the requirement for the controller to issue periodic REF commands to \nthe DRAM, nor does a RFM command affect internal refresh counters. The RFM commands are bonus \ntime for the DRAM to manage refresh internally. However, issuing a REF command also allows \ndecrementing the RAA counter by the value set by MR59 OP[7:6], as shown in Table 380. Hence, any \nperiodic REF command issued to the DRAM allows the RAA counter of the banks being refreshed to be \ndecremented by the MR59 OP[7:6] setting. Issuing a REFab command allows the RAA count in all banks \nto be decremented. Issuing a REFsb command with BA[1:0] allows the RAA count only with that bank \naddress in all bank groups to be decremented.\nTable 380 — Mode Register Definition for RAA Counter Decrement per REF Command\nNo decrement to the RAA count values is allowed for entering/exiting Self Refresh. The per bank count \nvalues before Self Refresh is entered remain unchanged upon Self Refresh exit.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "nt per REF Command\nNo decrement to the RAA count values is allowed for entering/exiting Self Refresh. The per bank count \nvalues before Self Refresh is entered remain unchanged upon Self Refresh exit.\n4.42\nPackage Output Driver Test Mode (Optional)\nThis optional mode allows for characterization of the DRAM package by allowing the host to individually \nturn on the output driver of a single bit of the DRAM, while all other bits remain terminated. To use this \ntest mode, the host sets MR61:OP[4:0] to select the target DM or DQ Output Driver. The host also sets the \ntarget driver to use the Pull-up Output Driver Impedance of 34 ohms (MR5:OP[2:1] = 00B), while the \ntermination for all the other DMs and DQs in the DRAM are defined by MR34:[2:0] (RTT_PARK).\nThis is only a test mode, no normal functionality is assumed while in this mode or after enabling this mode \nwithout a reset to the DRAM device. Entering into this mode is done by programming any value in MR61 \nother than 0. Since this is an optional function, the discovery bit is located in MR5:OP[3]. A reset of the \nDDR5 SDRAM is required after exiting the package output driver test mode.\nEven though only 5 bits of the MR are needed, the entire MR61 is blocked out to isolate it from normal \noperating modes.\nRAA Counter Decrement\nper REF Command\nTable 381 — MR5 Register – for Reference Only\nSee Section 3.5.7 for details\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nPull-Down             \nOutput Driver Impedance\nDM Enable\nTDQS \nEnable\nPODTM \nSupport\nPull-up         \nOutput Driver Impedance\nData \nOutput \nDisable\nTable 382 — MR61 Register – for Reference Only\nSee Section 3.5.62 for details\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRSVD\nPackage Output Driver Test Mode\nJEDEC Standard No. 79-5\nPage 272\n4.43\nIO Features and Modes",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ter – for Reference Only\nSee Section 3.5.62 for details\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRSVD\nPackage Output Driver Test Mode\nJEDEC Standard No. 79-5\nPage 272\n4.43\nIO Features and Modes\n4.43.1   Data Output Disable\nThe device outputs may be disabled by the Data Output Disable mode register, MR5:OP[0], as shown in \nTable 36. For normal operation, set MR5:OP[0] = 0 (default). Setting MR5:OP[0] = 1 disables the device \noutputs.\n4.43.2   TDQS/DM\nThe DDR5 SDRAM x8 configuration has a package ball that is shared between TDQS_t and DM_n. The \nWrite Data Mask (DM) function is dependent upon Termination Data Strobe (TDQS). If TDQS is enabled, \nDM is disabled. If TDQS is disabled, then DM may be enabled or disabled via mode register setting, as \nnoted in Table 383.\n4.43.2.1   TDQS\nOne pair of Termination Data Strobe (TDQS) pins, TDQS_t/TDQS_c, is supported for the x8 \nconfiguration DDR5 SDRAM. The TDQS function is programmable via Mode Register bit, MR5:OP[4]. \nThe x8 is the only configuration which supports the TDQS function. The x4 and x16 DDR5 SDRAMs do \nnot support this function thus, for these configurations, the TDQS MR setting must be disabled, \nMR5:OP[4] = 0 (default).\nWhen TDQS is enabled, MR5:OP[4] = 1, the same termination resistance function is applied to the \nTDQS_t/TDQS_c pins that is applied to DQS_t/DQS_c pins., except during Read commands where TDQS \ndoes not output any data and will remain at RTT_DQS_PARK.\n4.43.2.2   DM\n(Reference Section 4.8.1 for data mask functionality.)\n4.43.2.3   TDQS/DM Disable\nWhen the TDQS is disabled, MR5:OP[4] = 0, the MR5:OP[5] bit may be used to enable or disable the \nDM_n pin function.\nWhen both TDQS and DM functions are disabled, termination will be turned off and the pins will drive\nHi-Z. The DM_n pin input receiver will be turned-off and does not expect any valid logic level.\nTable 383 — x8 TDQS Function Matrix\n0B: Disabled (default)\nMR5:OP[5]\n1B: Enabled\nDisabled\nJEDEC Standard No. 79-5\nPage 273",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "input receiver will be turned-off and does not expect any valid logic level.\nTable 383 — x8 TDQS Function Matrix\n0B: Disabled (default)\nMR5:OP[5]\n1B: Enabled\nDisabled\nJEDEC Standard No. 79-5\nPage 273\n5\nOn-Die Termination\n5.1\nOn-Die Termination for DQ\nODT (On-Die Termination) is a feature of the DDR5 SDRAM that allows the DRAM to change \ntermination resistance for each DQ, Unlike previous DDR technologies, DDR5 no longer has a physical \nODT pin and all ODT based control is now command & mode register based. DQS_t, DQS_c and DM_n \nfor x4 and x8 configuration (and TDQS_t, TDQS_c for X8 configuration), when enabled via Read (for NT \nODT usage), Write Commands or Default Parking value with MR setting. For x16 configuration, ODT is \napplied to each DQU, DQL, DQSU_t, DQSU_c, DQSL_t, DQSL_c, DMU_n and DML_n signal. The \nODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM \ncontroller to independently change termination resistance for any or all DRAM devices. In addition to the \ncontrol capability of the DQ ODT, the DQS ODT will now be independently programmed via \nMR33:OP[5:3] and held static. All ODT control will be targeted for the DQs. This addition allows for \nadjusting the delay common in an unmatched architecture. DQS RTT offset control mode is enabled via \nMR39:OP[2:0].\nThe ODT feature is turned off and not supported in Self-Refresh mode, but does have an optional mode \nwith in Power Down.   A simple functional representation of the DRAM ODT feature is shown in \nFigure 152.\nFigure 152 — Functional Representation of ODT\nThe switch is enabled by the internal ODT control logic, which uses command decode, Mode Register \nSettings and other control information, as described in this section. The value of RTT is determined by the \nsettings of Mode Register bits.\nRTT\nTo\nother\ncircuity\nlike RCV,\nSwitch\nDQ, DQS, DM, TDQS\nJEDEC Standard No. 79-5\nPage 274\n5.2\nODT Modes, Timing Diagrams and State Table",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ue of RTT is determined by the \nsettings of Mode Register bits.\nRTT\nTo\nother\ncircuity\nlike RCV,\nSwitch\nDQ, DQS, DM, TDQS\nJEDEC Standard No. 79-5\nPage 274\n5.2\nODT Modes, Timing Diagrams and State Table\nThe ODT Mode of DDR5 SDRAM has 5 states, Data Termination Disable, RTT_WR, RTT_NOM_RD, \nRTT_NOM_WR and RTT_PARK. The ODT Mode is enabled based on Mode Registers for each RTT \nlisted below. In this case, the value of RTT is determined by the settings of those bits.\nAfter entering Self-Refresh mode, DRAM automatically disables ODT termination and set Hi-Z as \ntermination state regardless of these setting.\nApplication: Controller can control each RTT condition with WR/RD command and use of ODT Offset \nControl Mode Registers.\n-\nRTT_WR: The rank that is being written to provide termination and adjusts timing based on ODT Control Mode \nRegister settings. \n-\nRTT_NOM_RD: DRAM turns ON RTT_NOM_RD if it sees CS asserted during the second pulse of the READ \ncommand (except when ODT is disabled by MR35:OP[5:3]). \n-\nRTT_NOM_WR: DRAM turns ON RTT_NOM_WR if it sees a CS asserted during the second pulse of the \nWRITE command (except when ODT is disabled by MR35:OP[2:0])\n-\nRTT_PARK: Default parked value set via MR34:OP[2:0] and is to be enabled when a READ or WRITE is not \nactive. \n-\nDQS_RTT_PARK: Default parked value set for DQS via MR33:OP[5:3] and is to be enabled when a READ is \nnot active\n-\nData Termination Disable: DRAM driving data upon receiving READ command disables the termination after \nRL-1 and stays off for a duration of BL/2. \n-\nStrobe Termination Disable: DRAM driving strobe upon receiving READ command disables the termination \nafter RL-1-tRPRE and stays off for a duration of BL/2+tRPST.\nThose RTT values have priority as follows: \n1\nData Termination Disable & Strobe Termination Disable \n2\nRTT_WR \n3\nRTT_NOM_RD\n4\nRTT_NOM_WR\n5\nRTT_PARK",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "-1-tRPRE and stays off for a duration of BL/2+tRPST.\nThose RTT values have priority as follows: \n1\nData Termination Disable & Strobe Termination Disable \n2\nRTT_WR \n3\nRTT_NOM_RD\n4\nRTT_NOM_WR\n5\nRTT_PARK\nThis means that if there is a WRITE command, then the DRAM turns on RTT_WR, not RTT_NOM_WR \nor RTT_NOM_RD, and also if there is a READ command, then the DRAM disables data termination and \ngoes into Driving mode. If during the second pulse of a READ or WRITE command, a CS enable is sent, \nthen Non-Target ODT is enabled and the appropriate RTT_NOM_RD or RTT_NOM_WR is enabled for \nthe non-target rank. This provides additional and potentially different termination options for the other \nranks on the channel.\nJEDEC Standard No. 79-5\nPage 275\n5.2   ODT Modes, Timing Diagrams and State Table (Cont’d)\nOn-Die Termination effective resistance RTT is defined by MR bits.\nODT is applied to the DQ, DM, DQS_T/DQS_C and TDQS_T/TDQS_C (x8 devices only) pins.\nA functional representation of the on-die termination is shown in Figure 153.\nFigure 153 — On Die Termination\nOn die termination effective Rtt values supported are 240,120, 80, 60, 48, 40, 34 ohms.\nTable 384 — Termination State Table\nMode Register Configuration Settings\nResults\nNote\nRTT_PA\nRTT_W\nRTT_NOM_\nRTT_NOM_\nTarget DRAM Term\nNon-Target DRAM\nANY\nDisabled\nHI-Z (ODT OFF)\n3\nAny Non-\nEnabled\nDon’t Care\nRTT_PARK\nRTT_PARK\n4\nHI-Z (ODT OFF)\nHI-Z (ODT OFF)\nDisabled\nEnabled\nHI-Z (ODT OFF)\nRTT_NOM_WR\nDisabled\nEnabled\nDisabled\nRTT_WR\nHI-Z (ODT OFF)\nDon’t \nEnabled \nRTT_WR\nRTT_NOM_WR\n2\nEnabled\nDisabled\nRTT_WR\nHI-Z (ODT OFF)\n2,5\nEnabled\nDis-\nEnabled\nRTT_PARK\nRTT_NOM_WR\nEnabled\nDisabled\nRTT_PARK\nHI-Z (ODT OFF)\n5\nRD/MRR\nEnabled\nDon’t Care\nDisabled\nHI-Z (ODT OFF)\nHI-Z (ODT OFF)\n1,5\nDon’t Care\nEnabled\nHI-Z (ODT OFF)\nRTT_NOM_RD\n1",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Enabled\nDis-\nEnabled\nRTT_PARK\nRTT_NOM_WR\nEnabled\nDisabled\nRTT_PARK\nHI-Z (ODT OFF)\n5\nRD/MRR\nEnabled\nDon’t Care\nDisabled\nHI-Z (ODT OFF)\nHI-Z (ODT OFF)\n1,5\nDon’t Care\nEnabled\nHI-Z (ODT OFF)\nRTT_NOM_RD\n1\nNOTE 1\nWhen read command is executed, DRAM termination state of target rank will be Hi-Z for defined period independent of MR setting of \nRTT_PARK/RTT_NOM_RD/RTT_NOM_WR. \nNOTE 2\nIf RTT_WR is enabled, RTT_WR will be activated by Write command for defined period time independent of MR setting of \nRTT_PARK /RTT_NOM. \nNOTE 3\nIf all RTT configs are disabled, ODT receiver power will be turned off to save power. \nNOTE 4\nIf RTT_PARK is enabled, DRAM RTT_PARK termination will be enabled while WR/RD/MRR are not being executed. \nNOTE 5\nWhen a Non-Target ODT command is executed and the RTT_NOM_WR or RTT_NOM_RD is disabled, the DRAM termination state \nof the non-target rank will be Hi-Z for a defined period, independent of the MR setting of RTT_PARK.\nTo\nother\ncircuity\nlike\nRCV, ...\nChip In Termination Mode\nJEDEC Standard No. 79-5\nPage 276\n5.2   ODT Modes, Timing Diagrams and State Table (Cont’d)\nTable 385 — ODT Electrical Characteristics RZQ=240Ω +/-1% Entire Temperature Operation \nRange; after Proper ZQ Calibration\nRTT\nVout\nMin\nNom\nMax\nUnit\nNOTE\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ \n1,2,3\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ \n1,2,3\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ \n1,2,3\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/2\n1,2,3\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/2\n1,2,3\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/2\n1,2,3\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/3 \n1,2,3\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/3 \n1,2,3\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/3 \n1,2,3\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/4 \n1,2,3\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/4 \n1,2,3\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/4 \n1,2,3\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/5 \n1,2,3\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/5 \n1,2,3\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/5 \n1,2,3\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/6 \n1,2,3\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/6 \n1,2,3\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/6 \n1,2,3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "0.8* VDDQ \n0.9\n1\n1.1\nRZQ/5 \n1,2,3\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/5 \n1,2,3\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/6 \n1,2,3\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/6 \n1,2,3\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/6 \n1,2,3\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/7\n1,2,3\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/7\n1,2,3\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/7\n1,2,3\nDQ-DQ Mismatch \nwithin byte \nVOMdc = 0.8* VDDQ \n0\n-\n8\n% \n1,2,4,5,6\nNOTE 1\nThe tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if \ntemperature or voltage changes after calibration, see Chapter 6. \nNOTE 2\nPull-up ODT resistors are recommended to be calibrated at 0.8*VDDQ. Other calibration schemes may be used to achieve the \nlinearity spec shown in the table, e.g., calibration at 0.5*VDDQ and 0.95*VDDQ. \nNOTE 3\nThe tolerance limits are specified under the condition that VDDQ=VDD and VSSQ=VSS  \nNOTE 4\nDQ to DQ mismatch within byte variation for a given component including DQS_T and DQS_C (characterized) \nNOTE 5\nRTT variance range ratio to RTT Nominal value in a given component, including DQS_t and DQS_c.\nNOTE 6\nThis parameter of x16 device is specified for Upper byte and Lower byte.\nRTTNOM\nDQ-DQ Mismatch in a Device =\nJEDEC Standard No. 79-5\nPage 277\nIn certain application cases and to further enhance signal integrity on the data bus, it is desirable that the \ntermination strength of the DDR5 SDRAM can be changed without issuing an MRW command. This \nrequirement is supported by the “Dynamic ODT” feature as described as follows:",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "us, it is desirable that the \ntermination strength of the DDR5 SDRAM can be changed without issuing an MRW command. This \nrequirement is supported by the “Dynamic ODT” feature as described as follows:\n5.3.1   ODT Functional Description\nThe function is described as follows:\n•\n Five RTT values are available: RTT_NOM_RD, RTT_NOM_WR, RTT_PARK, RTT_WR and \nDQS_RTT_PARK.\n-\nThe value for RTT_NOM_RD is preselected via MR35:OP[5:3]\n-\nThe value for RTT_NOM_WR is preselected via MR35:OP[2:0]\n-\nThe value for RTT_WR is preselected via MR34:OP[5:3]\n-\nThe value for RTT_PARK is preselected via MR34:OP[2:0] - Programmed via MPC command\n-\nThe value for DQS_RTT_PARK is preselected via MR33:OP[5:3] - Programmed via MPC command\n•\n During operation without commands, the termination is controlled as follows;\n-\nNominal termination strength for all types (RTT_NOM_RD, RTT_NOM_WR, RTT_WR, RTT_PARK & \nDQS_RTT_PARK) are selected.\n-\nRTT_NOM_RD & RTT_NOM_WR on/off timings are controlled via the respective NT Read and Write \ncommand and latencies.\n-\nDQS_RTT_PARK is held static and is based on the value programmed in the MR33. \n•\n When a write command (WR) is registered, the termination is controlled as follows:\n-\nA latency ODTLon_WR after the write command, termination strength RTT_WR is selected.\n-\nA latency ODTLoff_WR after the write command, termination strength RTT_WR is de-selected.\n•\n The termination, RTT_NOM_WR, for the non-target Write command is selected and de-selected by latencies \nODTLon_WR_NT and ODTLoff_WR_NT, respectively.\n•\n When a Read command (RD) is registered, the termination is controlled as follows:\n-\nA latency ODTLoff_RD after the Read command, data termination is disabled. Then, ODTLon_RD after the \nRead command, data termination is enabled.\n-\nA latency ODTLoff_RD_DQS after the Read command, strobe termination is disabled. ODTLon_RD_DQS \nafter the Read command, strobe termination is enabled.\n•\n The termination, RTT_NOM_RD, for the non-target Read command is selected and de-selected by latencies \nODTLon_RD_NT and ODTLoff_RD_NT, respectively.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "the Read command, strobe termination is enabled.\n•\n The termination, RTT_NOM_RD, for the non-target Read command is selected and de-selected by latencies \nODTLon_RD_NT and ODTLoff_RD_NT, respectively.\nThe duration of a Write or Read command is a full burst cycle, BL/2. The termination select \n(\"ODTLon_...\") and de-select (\"ODTLoff_...\") latency settings shall not result in an ODT pulse width \nwhich violates a burst cycle (BL/2) minimum duration. The equation \"ODTLoff_X - ODTLon_X >= BL/2” \nmust be met, where X is the termination latency setting associated with a particular command type (WR, \nWR_NT, RD_NT).\nTo achieve the minimum write burst duration, ODTLoff_X and ODTLon_X latencies contain independent \nprogrammable mode register offsets:\n•\nThe values for the Write command ODT control offsets are preselected via MR37.\nMR37:OP[2:0] preselects ODTLon_WR_Offset\nMR37:OP[5:3] preselects ODTLoff_WR_Offset\n•\nThe values for the non-target Write command ODT control offsets are preselected via MR38.\nMR38:OP[2:0] preselects ODTLon_WR_NT_Offset\nMR38:OP[5:3] preselects ODTLoff_WR_NT_Offset\n•\nThe values for the non-target Read command ODT control offsets are preselected via MR39.\nMR39:OP[2:0] preselects ODTLon_RD_NT_Offset\nMR39:OP[5:3] preselects ODTLoff_RD_NT_Offset\nThe combination of allowable ODT offsets are shown in Table :\nJEDEC Standard No. 79-5\nPage 278\n5.3.1   ODT Functional Description (Cont’d)\nSee Table 387 for ODT latency and timing parameter details.\nTable 386 — Allowable ODTL Offset Combinations\nODTLon_WR_Offset, ODTLon_WR_NT_Offset, ODTLon_RD_NT_Offset Setting\nODTLoff_WR_Offset,\nODTLoff_WR_NT_Offset,\nODTLoff_RD_NT_Offset\nSetting\n4\nValid\nValid\nValid\nValid\nValid\nValid\nValid\n3\nValid\nValid\nValid\nValid\nValid\nValid\nValid\n2\nValid\nValid\nValid\nValid\nValid\nValid\nValid\n1\nValid\nValid\nValid\nValid\nValid\nValid\nInvalid\n0\nValid\nValid\nValid\nValid\nValid\nInvalid\nInvalid\n-1\nValid\nValid\nValid\nValid\nInvalid\nInvalid\nInvalid\n-2\nValid\nValid\nValid\nInvalid\nInvalid\nInvalid\nInvalid",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "id\n1\nValid\nValid\nValid\nValid\nValid\nValid\nInvalid\n0\nValid\nValid\nValid\nValid\nValid\nInvalid\nInvalid\n-1\nValid\nValid\nValid\nValid\nInvalid\nInvalid\nInvalid\n-2\nValid\nValid\nValid\nInvalid\nInvalid\nInvalid\nInvalid\nNOTE 1\nThe offset combinations apply to the ODTLon and ODTLoff independently for each command type \n(e.g., ODTLon_WR_Offset and ODTLoff_WR_Offset are subject to these restrictions, but there are no \nrestrictions on the setting of ODTLon_WR_Offset with respect to ODTLoff_WR_NT_Offset and \nODTLoff_RD_NT_Offset).\nNOTE 2\nAlthough shown in the table, not all offset combinations may be valid for ODTL_WR, ODTL_WR_NT \nor ODTL_RD_NT. Reference MR37, MR38 or MR39, respectively, for valid offset settings.\nJEDEC Standard No. 79-5\nPage 279\n5.3.1   ODT Functional Description (Cont’d)\nTable 387 — Latencies and Timing Parameters Relevant for Dynamic ODT and CRC Disabled\nName and \nDescription\nAbbr.\nDefined \nfrom\nDefine to\n DDR5 speed bins \n3200 to 6400\nUnit\nNote\nODT Latency On \nfrom WRITE\ncommand to RTT \nEnable\ntODTLon_WR\nRegistering \nexternal write \ncommand\nChange RTT strength from Previ-\nous State to RTT_WR \ntODTLon_WR = \nWL+ODTLon_WR_offset\nnCK\n1\nODT Latency On \nfrom NT WRITE \ncommand to RTT \nEnable\nRegistering \nexternal write \ncommand\nChange RTT strength from Previ-\nous State to RTT_NOM_WR\ntODTLon_WR_NT = \nWL+ODTLon_WR_NT_off-\nset\n1\nODT Latency Off \nfrom WRITE \ncommand to RTT \nDisable\ntODTLoff_WR\nRegistering \nexternal write \ncommand\nChange RTT strength from \nRTT_WR to RTT_PARK/\nRTT_NOM_RD/RTT_NOM_WR/ \nHi-Z\ntODTLoff_WR = \nWL+BL/2+ \nODTLoff_WR_offset \nnCK\n1\nODT Latency Off \nfrom NT WRITE \ncommand to RTT \nDisable\nRegistering \nexternal write \ncommand\nChange RTT strength from \nRTT_NOM_WR to RTT_PARK/\nRTT_NOM_RD/RTT_WR/ Hi-Z\ntODTLoff_WR_NT = \nWL+BL/2+ \nODTLoff_WR_NT_offset \n1\nData Termination \nDisable\ntODTLoff_RD\nRegistering \nexternal read \ncommand\nDisables the termination upon \ndriving data\nData Termination \nDisable = RL-1\n2",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Loff_WR_NT = \nWL+BL/2+ \nODTLoff_WR_NT_offset \n1\nData Termination \nDisable\ntODTLoff_RD\nRegistering \nexternal read \ncommand\nDisables the termination upon \ndriving data\nData Termination \nDisable = RL-1\n2\nData Termination \nEnable\ntODTLon_RD\nRegistering \nexternal read \ncommand\nRe-enables the termination after \ndriving data\nData Termination Enable = \nRL+BL/2\n2\nStrobe \nTermination Disable\ntODTLoff \n_RD_DQS\nRegistering \nexternal read \ncommand\nDisables the termination upon \ndriving strobe\nStrobe Termination \nDisable = RL-1-tRPRE-\nReadDQSOffset\n2\nStrobe \nTermination Enable\ntODTLon \n_RD_DQS\nRegistering \nexternal read \ncommand\nRe-enables the termination after \ndriving strobe\nStrobe Termination Enable \n= RL+BL/2+tRPST-0.5-\nReadDQSOffset\n2\nODT Latency On \nfrom NT READ \ncommand to RTT \nEnable\nRegistering \nexternal read \ncommand\nChange RTT strength from Previ-\nous State to RTT_NOM_RD\ntODTLon_RD_NT =\nRL+ODTLon_RD_NT_off-\nset\nnCK\n1\nODT Latency Off \nfrom NT READ \ncommand to RTT \nDisable\nRegistering \nexternal read \ncommand\nChange RTT strength from \nRTT_NOM_RD to RTT_PARK/\nRTT_NOM_WR/RTT_WR/ HI-Z\ntODTLoff_RD_NT = \nRL+BL/2+\nODTLoff_RD_NT_offset\n1\nRTT change skew\ntADC\nTransitioning \nfrom one RTT \nState to the \nnext RTT \nState\nRTT valid\ntADC(min) = 0.2\ntADC(max) = 0.8\ntCK(avg)\n3\nNOTE 1\nAll “_offset” parameters refer to the ODT Configuration Mode Registers settings in MR37 to MR39. \nNOTE 2\nFor simplicity, Reads are assigned the same type of timing parameter; however, unlike others, it is a fixed timing and does not have \nan offset mode register to control it. To indicate this, it was named Data (or Strobe) Termination Disable and Enable. \nNOTE 3\nWhen transitioning from a value of RTT equal to RA, to a value of RTT equal to RB, the RTT termination resistance during the \ntransition must be constrained for the minimum of (RA,RB) to the maximum of (RA, RB).\nJEDEC Standard No. 79-5\nPage 280\n5.3.2   ODT tADC Clarifications",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "to RB, the RTT termination resistance during the \ntransition must be constrained for the minimum of (RA,RB) to the maximum of (RA, RB).\nJEDEC Standard No. 79-5\nPage 280\n5.3.2   ODT tADC Clarifications\ntADC is defined as the time it takes for the DRAM to transition from one RTT state to the next RTT state, \nin case of the read, it’s the time from the RTT state to the DRAM Drive state. Unless the RTT is \nspecifically disabled, no High-Z state shall be allowed during tADC. During DRAM Drive state, the \nDRAM RON shall keep the DQ signal high prior to the first DQ transition. The DFE should assume that \n4UI prior to D0 the signal is HIGH.\nFigure 154 provides examples showing the tADC(min), tADC(avg) and tADC(max) with respect to the \nRTT status and effects on the DQ lines prior to the burst.\nNOTE 1\nThe diagram shows a transition from RTT_PARK to Read DRAM Drive state. When tADC transitions from RTT to Read Drive state, \nthe DRAM RON from the driver will keep the DQ signal high prior to the data driven in D0. No High-Z time during tADC is allowed in \nthis example.\nNOTE 2\nIn the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0.\nNOTE 3\nThe DFE should assume that 4UI prior to D0 the signal is HIGH.\nFigure 154 — tADC Clarification - Example 1 - DQ RTT Park to Read\nFigure 155 is an example showing the tADC(min), tADC(avg) and tADC(max) with respect to the RTT \nstatus and effects on the DQS lines prior to the burst.\nNOTE 1\nThe diagram shows a transition from DQS_RTT_PARK to Read DRAM Drive state. When tADC transitions from RTT to Read Drive \nstate, the DRAM RON from the driver will keep the DQS signal high prior to the DQS driven at t5. No High-Z time during tADC is \nallowed in this example.\nFigure 155 — tADC Clarification - Example 2 - DQS RTT Park to Read\nDiagram shows term or driver impact on signal\nRTT_PARK\nRON from driver will pull high prior to data driven in D0\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "2 - DQS RTT Park to Read\nDiagram shows term or driver impact on signal\nRTT_PARK\nRON from driver will pull high prior to data driven in D0\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nt9\nt10\nt14\nt15\nt16\nt11\nt12\nt13\nDiagram shows term or driver impact on signal\ntODTLoff_RD_DQS = RL-1-tRPRE-Read DQS offset\ntODTLon_RD_DQS = RL+BL/2-tRPST-Read DQS offset\nRON from driver will pull high prior to DQS driven\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nta\nta+1\nta+2\nta+6\nta+7\nta+8\nta+3\nta+4\nta+5\nJEDEC Standard No. 79-5\nPage 281\n5.3.3   ODT Timing Diagrams\nThe following pages provide examples of ODT utilization timing diagrams. Examples of write to write, \nread to write and read to read are provided for clarification only. Implementations may vary, including \ntermination on other DIMMS.\nIt is the controller’s responsibility to manage command spacing and the programmable aspect of tODLon/\noff times to ensure that preambles and postambles are included in the RTT ON time.\nWhen there is a 1 tCK ODT control gap for any ODT operation (such as shown in Figure 156), the said \ngap’s RTT value will be the same or smaller (stronger termination) than RTT_PARK.\nNote that all timings shown in Figures 156 through 167 are used as reference.\nNOTE 1\nThe entire range of ODTL control is not shown for simplicity.\nNOTE 2\nExample details - 2tCK tWPRE, 1.5tCK tWPST, 0.5UI tRX_DQS2DQ, ODTLon_WL_offset configured for -1, ODTLoff_WL_offset \nconfigured for 0. Example shows how the host may aggressively adjust the offset of the tODTLon_WR timing to give tADC the min \ntime to settle before data.\nNOTE 3\nSystem designs & margins may vary requiring larger RTT_WR windows.\nFigure 156 — Example 1 of Burst Write Operation ODT Latencies and Control Diagrams\n0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\ntb\ntb+1\ntb+2\ntb+3\ntc\ntc+7\ntc+9\ntd+1\ntd+2\nta+5\ntd+3\ntc+1\ntc+2\nt\ntc+5\ntc+10 td\ntc+6\ntc+8\ntODTLon_WR = WL+ODTLon_WR_offset\ntADC.Min\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "t3\nt4\nta\nta+1\nta+2\nta+3\nta+4\ntb\ntb+1\ntb+2\ntb+3\ntc\ntc+7\ntc+9\ntd+1\ntd+2\nta+5\ntd+3\ntc+1\ntc+2\nt\ntc+5\ntc+10 td\ntc+6\ntc+8\ntODTLon_WR = WL+ODTLon_WR_offset\ntADC.Min\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDQS_RTT_PARK\nDQS RTT\nD0\nD4\nD5\nD3\nD2\nD1\nD6\nD10 D11\nD9\nD8\nD7\nD12\nD15\nD14\nD13\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset 0 used)\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nJEDEC Standard No. 79-5\nPage 282\n5.3.3   ODT Timing Diagrams (Cont’d)\nNOTE 1\nThe entire range of ODTL control is not shown for simplicity.\nNOTE 2\nExample details - 2tCK tWPRE, 1.5tCK tWPST, 1.5UI tRX_DQS2DQ, ODTLon_WL_offset configured for -1, ODTLoff_WL_offset \nconfigured for +1. Example shows how host may want to add an offset to the tODTLoff_WR time so that RTT_WR stays on for the \nactual burst.\nNOTE 3\nSystem designs & margins may vary requiring larger RTT_WR windows.\nFigure 157 — Example 2 of Burst Write Operation ODT Latencies and Control Diagrams\nNOTE 1\nThe entire range of ODTL control is not shown for simplicity.\nNOTE 2\nExample details - 2tCK tWPRE, 1.5tCK tWPST, 3UI tRX_DQS2DQ, ODTLon_WL_offset configured for 0, ODTLoff_WL_offset \nconfigured for +1. Example shows how host could leave the RTT_WR on time to default values with no offset and may want to add an \noffset to the tODTLoff_WR time so that RTT_WR stays on for the actual burst.\nNOTE 3\nSystem designs & margins may vary requiring larger RTT_WR windows.\nFigure 158 — Example 3 of Burst Write Operation ODT Latencies and Control Diagrams\n0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\ntb\ntb+1\ntb+2\ntb+3\ntc\ntc+7\ntc+9\ntd+1\ntd+2\nta+5\ntd+3\ntc+1\ntc+2\nt\ntc+5\ntc+10 td\ntc+6\ntc+8\ntODTLon_WR = WL+ODTLon_WR_offset\ntADC.Min\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "t3\nt4\nta\nta+1\nta+2\nta+3\nta+4\ntb\ntb+1\ntb+2\ntb+3\ntc\ntc+7\ntc+9\ntd+1\ntd+2\nta+5\ntd+3\ntc+1\ntc+2\nt\ntc+5\ntc+10 td\ntc+6\ntc+8\ntODTLon_WR = WL+ODTLon_WR_offset\ntADC.Min\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDQS_RTT_PARK\nDQS RTT\nD0\nD4\nD5\nD3\nD2\nD1\nD6\nD10 D11\nD9\nD8\nD7\nD12\nD15\nD14\nD13\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset +1 used)\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\n0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\ntb\ntb+1\ntb+2\ntb+3\ntc\ntc+7\ntc+9\ntd+1\ntd+2\nta+5\ntd+3\ntc+1\ntc+2\nt\ntc+5\ntc+10 td\ntc+6\ntc+8\ntODTLon_WR = WL+ODTLon_WR_offset\ntADC.Min\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDQS_RTT_PARK\nDQS RTT\nD0\nD4\nD5\nD3\nD2\nD1\nD6\nD10 D11\nD9\nD8\nD7\nD12\nD15\nD14\nD13\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset 0 used)\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset +1 used)\nDiagram shows term or driver impact on signal\nJEDEC Standard No. 79-5\nPage 283\n5.3.3   ODT Timing Diagrams (Cont’d)\nNOTE 1\nThe entire range of ODTL control is not shown for simplicity.\nNOTE 2\nExample details - 2tCK tWPRE, 1.5tCK tWPST, 5UI tRX_DQS2DQ, ODTLon_WL_offset configured for +1, ODTLoff_WL_offset \nconfigured for +2. Example shows an extreme case where data is significantly delayed from DQS and how the host may want to add an \noffset to the tODTLon_WR time so that RTT_WR doesn’t turn on too early and how the host may want to delay the tODTLoff_WR time \nso that it says on for the burst.\nNOTE 3\nSystem designs & margins may vary requiring larger RTT_WR windows.\nFigure 159 — Example 4 of Burst Write Operation ODT Latencies and Control Diagrams",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "_WR time \nso that it says on for the burst.\nNOTE 3\nSystem designs & margins may vary requiring larger RTT_WR windows.\nFigure 159 — Example 4 of Burst Write Operation ODT Latencies and Control Diagrams\nNOTE 1\nODTLon_WR, ODTLon_WR_NT, ODTLoff_WR and ODTLoff_WR_NT are based on Mode Register settings that can push out or \npull in the RTT enable and disable time.\nNOTE 2\nThe entire range of ODTL control is not shown for simplicity.\nFigure 160 — Example of Write to Write Turn Around, Different Ranks\n0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\ntb\ntb+1\ntb+2\ntb+3\ntc\ntc+7\ntc+9\ntd+1\ntd+2\nta+5\ntd+3\ntc+1\ntc+2\nt\ntc+5\ntc+10 td\ntc+6\ntc+8\ntODTLon_WR = WL+ODTLon_WR_offset\ntADC.Min\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDQS_RTT_PARK\nDQS RTT\nD0\nD4\nD5\nD3\nD2\nD1\nD6\nD10 D11\nD9\nD8\nD7\nD12\nD15\nD14\nD13\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset +1 used)\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset +2 used)\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\n0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2\ntb+3\ntc\ntc+1\ntc+2\ntf+2\ntg\ntg+3\ntg+4\nD0\nD1 D12\nD14 D15\nD13\ntb+1\ntf+5\ntd\ntd+1\nt\ntf\ntg+1\ntg+2\nD0\nD1 D10 D11 D12 D13 D14 D15\ntADC.Min\ntODTLoff_WR_NT\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDQS_RTT_PARK\nDQS RTT\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset +1 used)\ntODTLon_WR = WL+ODTLon_WR_offset\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset +1 used)\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nJEDEC Standard No. 79-5\nPage 284",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "w\n(shown with offset +1 used)\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nJEDEC Standard No. 79-5\nPage 284\n5.3.3   ODT Timing Diagrams (Cont’d)\nNOTE 1\nBL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nFigure shown with ODTLon_WR_offset=-1, ODTLoff_WR_offset=0, tRX_DQS2DQ=0.75UI\nNOTE 4\nIn the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0.\nNOTE 5\nThe DFE should assume that 4UI prior to D0 the signal is HIGH.\nFigure 161 — Write (BL16) to Write (BL16), Different Bank, Seamless Bursts\nNOTE 1\nBL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nFigure shown with ODTLon_WR_offset=-1, ODTLoff_WR_offset=0, tRX_DQS2DQ=0.75UI\nNOTE 4\nRead and Green DQS bursts are shown just for clarification purposes and are not part of an actual signal. \nNOTE 5\nIn the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0.\nNOTE 6\nThe DFE should assume that 4UI prior to D0 the signal is HIGH.\nFigure 162 — Write (BL16) to Write (BL16), Different Bank, 1 tCK Gap\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nDQ\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE \nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nta+20 ta+21 ta+22\nta+19\nta+23\nta+25\nta+24\nt11\nt12\nt13\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDue to overlapping ODT, RTT_WR Continues\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "13\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDue to overlapping ODT, RTT_WR Continues\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset 0 used)\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset 0 used)\ntODTLon_WR = WL+ODTLon_WR_offset\ntRx_DQS2DQ  =  0.75UI\n tRx_DQS2DQ  =  0.75UI\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nDQ\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE \nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nta+20 ta+21 ta+22\nta+19\nta+23\nta+25\nta+24\nt11\nt12\nt13\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDue to overlapping tADC which doesn’t change, RTT_WR Continues\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset 0 used)\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset 0 used)\ntODTLon_WR = WL+ODTLon_WR_offset\ntRx_DQS2DQ  =  0.75UI\n tRx_DQS2DQ  =  0.75UI\nExample of DQS for Burst 1\nExample of DQS for Burst 2\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nJEDEC Standard No. 79-5\nPage 285\n5.3.3   ODT Timing Diagrams (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "for Burst 1\nExample of DQS for Burst 2\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nJEDEC Standard No. 79-5\nPage 285\n5.3.3   ODT Timing Diagrams (Cont’d)\nNOTE 1\nBL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nFigure shown with ODTLon_WR_offset=-1, ODTLoff_WR_offset=0, tRX_DQS2DQ=0.75UI\nNOTE 4\nRead and Green DQS bursts are shown just for clarification purposes and are not part of an actual signal. \nNOTE 5\nIn the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0.\nNOTE 6\nThe DFE should assume that 4UI prior to D0 the signal is HIGH.\nNOTE 7\nWhen there is a 1 tCK ODT control gap for any ODT operation (such as shown in Figure 156), the said gap’s RTT value will be the \nsame or smaller (stronger termination) than RTT_PARK.\nFigure 163 — Write (BL16) to Write (BL16), Different Bank, 2 tCK Gap\nNOTE 1\nBL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nFigure shown with ODTLon_WR_offset=-1, ODTLoff_WR_offset=0, tRX_DQS2DQ=0.75UI\nNOTE 4\nRead and Green DQS bursts are shown just for clarification purposes and are not part of an actual signal. \nNOTE 5\nIn the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0.\nNOTE 6\nThe DFE should assume that 4UI prior to D0 the signal is HIGH.\nFigure 164 — Write (BL16) to Write (BL16), Different Bank, 3 tCK Gap\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nDQ\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE \nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nDQ\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE \nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nta+20 ta+21 ta+22\nta+19\nta+23\nta+25\nta+24\nt11\nt12\nt13\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset 0 used)\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset 0 used)\ntODTLon_WR = WL+ODTLon_WR_offset\ntRx_DQS2DQ  =  0.75UI\n tRx_DQS2DQ  =  0.75UI\nRTT_WR for Burst 1\nRTT_WR for Burst 2\nRTT_PARK\nODT\nExample of DQS for Burst 1\nExample of DQS for Burst 2\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nDQ\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE \nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nta+20 ta+21 ta+22\nta+19\nta+23\nta+25\nta+24\nt11\nt12\nt13\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset 0 used)\ntRx_DQS2DQ  =  0.75UI\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset 0 used)\ntODTLon_WR = WL+ODTLon_WR_offset\nRTT_WR for Burst 1\nRTT_WR for Burst 1\ntRx_DQS2DQ  =  0.75UI\nExample of DQS for Burst 2\nExample of DQS for Burst 1\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "R for Burst 1\nRTT_WR for Burst 1\ntRx_DQS2DQ  =  0.75UI\nExample of DQS for Burst 2\nExample of DQS for Burst 1\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nJEDEC Standard No. 79-5\nPage 286\n5.3.3   ODT Timing Diagrams (Cont’d)\nNOTE 1\nODTLon_WR, ODTLon_WR_NT, ODTLoff_WR and ODTLoff_WR_NT are based on Mode Register settings that can push out or \npull in the RTT enable and disable time.\nNOTE 2\nODTLon_RD_NT and ODTLoff_RD_NT are based on Mode Register settings that can push out or pull in the RTT enable and disable \ntime.\nNOTE 3\nODTLon_WR_offset and ODTLoff_WR_offset not shown for simplicity.\nNOTE 4\nExample shown with near ideal timings for termination settings, exact offset configurations will vary based on system designs.\nFigure 165 — Example of Read to Write Turn Around, Different Ranks\nNOTE 1\nThe entire range of ODTL control is not shown for simplicity.\nNOTE 2\nExample shown with NT_ODT overlapping normal read disable by 1tCK on both sides (ODTLon_RD_NT_offset = -2 & \nODTLoff_RD_NT_offset = +1)\nFigure 166 — Example of Burst Read Operation ODT Latencies and Control Diagrams\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nte+2\ntf\ntf+3\ntf+4\nD0\nD1\nD2\nD14 D15\nD13\ntb+1\ntf+5\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nD0\nD1\nD2 D11 D12 D13 D14 D15\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nWR_P,\nCA,BL,\nAP\nBA,BG\nCA,\nBL,AP\nBA,BG\nDQS_RTT_OFF\nDQS_RTT_PARK\nDQS_RTT_PARK\nR1 DQS RTT\nODTLon_RD_NT_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLoff_RD_NT_offset \nMode Register Control Window\n(shown with offset 0 used)\ntODTLon_WR = WL+ODTLon_WR_NT_offset\ntODTLon_RD_NT = RL+ODTLon_RD_NT_offset\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_NT_offset\ntADC.Max\ntADC.Min\ntODTLon_RD_DQS = RL+BL/2-tRPST-Read DQS offset\ntODTLoff_RD_DQS = RL-1-tRPRE-Read DQS offset\ntODTLoff_RD_NT = RL+BL/2+ODTLoff_RD_NT_offset\ntODTLon_RD = RL+BL/2",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "+ ODTLoff_WR_NT_offset\ntADC.Max\ntADC.Min\ntODTLon_RD_DQS = RL+BL/2-tRPST-Read DQS offset\ntODTLoff_RD_DQS = RL-1-tRPRE-Read DQS offset\ntODTLoff_RD_NT = RL+BL/2+ODTLoff_RD_NT_offset\ntODTLon_RD = RL+BL/2\nODTLon_WL_NT_offset \nMode Register Control Window\n(shown with offset 0 used)\nODTLoff_WL_NT_offset \nMode Register Control Window\n(shown with offset 0 used)\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nODTLon_RD_NT_offset \nMode Register Control Window\n(shown with offset -2 used)\nODTLoff_RD_NT_offset \nMode Register Control Window\n(shown with offset +1 used)\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tb+3\ntc\ntc+1\ntc+2\nte+2\ntf\ntf+3\ntf+4\nD0\nD1\nD2\nD14 D15\nD13\ntb+1\ntf+5\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nte+1\nte+3\ntADC.Min\ntODTLoff_RD_NT = RL+BL/2+ODTLoff_RD_NT_offset\ntODTLon_RD_NT = RL+ODTLon_RD_NT_offset\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\ntADC.Min\ntODTLoff_RD = RL-1\ntODTLon_RD = RL+BL/2\ntADC.Min\ntODTLoff_RD_DQS = RL-1-tRPRE-Read DQS offset\ntODTLon_RD_DQS = RL+BL/2-tRPST-Read DQS offset\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nJEDEC Standard No. 79-5\nPage 287\n5.3.3   ODT Timing Diagrams (Cont’d)\nNOTE 1\nThe entire range of ODTL control is not shown for simplicity.\nNOTE 2\nSince the ODTLon_RD_NT_Offset was left at zero offset and tADC still had to be considered, the NT RTT turned on too late for the \nnon-target device. tADC is not instantaneous. \nNOTE 3\nSince the tODTLoff_RD_NT is referenced from the RL, it is not affected by the offset used for the ‘on’ time and would turn off 1 clock \nearlier than the read disable RTT if programed to zero offset. tODTLon_RD_NT and tODTLoff_RD_NT are independently set and \ncalculated from RL.\nFigure 167 — Example of Burst Read Operation with ODTLon_RD_NT_offset Set Incorrectly\nODTLon_RD_NT_offset \nMode Register Control Window\n(shown with offset 0 used)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "endently set and \ncalculated from RL.\nFigure 167 — Example of Burst Read Operation with ODTLon_RD_NT_offset Set Incorrectly\nODTLon_RD_NT_offset \nMode Register Control Window\n(shown with offset 0 used)\nODTLoff_RD_NT_offset \nMode Register Control Window\n(shown with offset 0 used)\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tb+3\ntc\ntc+1\ntc+2\nte+2\ntf\ntf+3\ntf+4\nD0\nD1\nD2\nD14 D15\nD13\ntb+1\ntf+5\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nte+1\nte+3\ntADC.Min\ntODTLoff_RD_NT = RL+BL/2+ODTLoff_RD_NT_offset\ntODTLon_RD_NT = RL+ODTLon_RD_NT_offset\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\ntADC.Min\ntODTLoff_RD = RL-1\ntODTLon_RD = RL+BL/2\ntADC.Min\ntODTLoff_RD_DQS = RL-1-tRPRE-Read DQS offset\ntODTLon_RD_DQS = RL+BL/2-tRPST-Read DQS offset\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nJEDEC Standard No. 79-5\nPage 288\n5.4\nOn-Die Termination for CA, CS, CK_t, CK_c\nThe DDR5 DRAM includes ODT (On-Die Termination) termination resistance for CK_t, CK_c, CS and \nCA signals.\nThe ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM \ncontroller to turn on and off termination resistance for any target DRAM devices via MR setting.\nFigure 168 — A Simple Functional Representation of the DRAM CA ODT Feature\nThe ODT termination resistance during power up will be set to the default values based on MR32 and \nMR33. The ODT resistance values can be configured by those same registers.\nOn-Die Termination effective resistance RTT is define by MRS bits.\nODT is applied to CK_t, CK_c, CS and CA pins\nFigure 169 — A Functional Representation of the On-Die Termination\nRTT\nTo other\ncircuitry\nlike RCV, \n...\nChip in termination mode\nRTT\nTo other\ncircuitry\nlike RCV, \n...\nJEDEC Standard No. 79-5\nPage 289",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Figure 169 — A Functional Representation of the On-Die Termination\nRTT\nTo other\ncircuitry\nlike RCV, \n...\nChip in termination mode\nRTT\nTo other\ncircuitry\nlike RCV, \n...\nJEDEC Standard No. 79-5\nPage 289\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n5.4.1   Supported On-Die Termination Values\nOn-die termination effective Rtt values supported are 480, 240,120, 80, 60, 40 ohms\nTable 388 — ODT Electrical Characteristics RZQ=240Ω +/-1% Entire Temperature Operation \nRange; after Proper ZQ Calibration; VDD=VDDQ\nMR\nRTT\nVout\nMin\nNom\nMax\nUnit\nNote\nMR32 for CK & \nCS\nMR33 for CA \n480\nVOLdc= 0.5* VDDQ\n0.7\n1\n1.4\nRZQ*2\n1,2,3,5\nVOMdc= 0.8* VDDQ\n0.7\n1\n1.3\nRZQ*2\n1,2,3,5\nVOHdc= 0.95* VDDQ\n0.6\n1\n1.3\nRZQ*2\n1,2,3,5\nMR32 for CK & \nCS\nMR33 for CA \n240\nVOLdc= 0.5* VDDQ\n0.9\n1\n1.25\nRZQ\n1,2,3,5\nVOMdc= 0.8* VDDQ\n0.9\n1\n1.1\nRZQ\n1,2,3,5\nVOHdc= 0.95* VDDQ\n0.8\n1\n1.1\nRZQ\n1,2,3,5\nMR32 for CK & \nCS\nMR33 for CA \n120\nVOLdc= 0.5* VDD\n0.9\n1\n1.25\nRZQ/2\n1,2,3,5\nVOMdc= 0.8* VDD\n0.9\n1\n1.1\nRZQ/2\n1,2,3,5\nVOHdc= 0.95* VDD\n0.8\n1\n1.1\nRZQ/2\n1,2,3,5\nMR32 for CK & \nCS\nMR33 for CA \n80\nVOLdc= 0.5* VDDQ\n0.9\n1\n1.25\nRZQ/3\n1,2,3,5\nVOMdc= 0.8* VDDQ\n0.9\n1\n1.1\nRZQ/3\n1,2,3,5\nVOHdc= 0.95* VDDQ\n0.8\n1\n1.1\nRZQ/3\n1,2,3,5\nMR32 for CK & \nCS\nMR33 for CA \n60\nVOLdc= 0.5* VDDQ\n0.9\n1\n1.25\nRZQ/4\n1,2,3,5\nVOMdc= 0.8* VDDQ\n0.9\n1\n1.1\nRZQ/4\n1,2,3,5\nVOHdc= 0.95* VDDQ\n0.8\n1\n1.1\nRZQ/4\n1,2,3,5\nMR32 for CK & \nCS\nMR33 for CA \n40\nVOLdc= 0.5* VDDQ\n0.9\n1\n1.25\nRZQ/6\n1,2,3,5\nVOMdc= 0.8* VDDQ\n0.9\n1\n1.1\nRZQ/6\n1,2,3,5\nVOHdc= 0.95* VDDQ\n0.8\n1\n1.1\nRZQ/6\n1,2,3,5\nMismatch CA-CA within \nDevice\n0.8* VDDQ\n0\n10\n%\n1,2,4,5",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "CS\nMR33 for CA \n40\nVOLdc= 0.5* VDDQ\n0.9\n1\n1.25\nRZQ/6\n1,2,3,5\nVOMdc= 0.8* VDDQ\n0.9\n1\n1.1\nRZQ/6\n1,2,3,5\nVOHdc= 0.95* VDDQ\n0.8\n1\n1.1\nRZQ/6\n1,2,3,5\nMismatch CA-CA within \nDevice\n0.8* VDDQ\n0\n10\n%\n1,2,4,5\nNOTE 1\nThe tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance \nlimits if temperature or voltage changes after calibration, see Chapter 6.\nNOTE 2\nPull-up ODT resistors are recommended to be calibrated at 0.8*VDDQ. Other calibration schemes may be used to achieve \nthe linearity spec shown in the table, e.g., calibration at 0.5*VDDQ and 0.95*VDDQ.\nNOTE 3\nMeasurement definition for RTT:tbd \nNOTE 4\nCA to CA mismatch within device variation for a given component including CS, CK_t and CK_c (characterized)\nNOTE 5\nWithout ZQ calibration ODT effective RTT values have an increased tolerance of +/- 30%\nCA-CA Mismatch in a Device = \nRTTMax- RTTMin\nJEDEC Standard No. 79-5\nPage 290\n5.5\nOn-Die Termination for Loopback Signals\nThe DDR5 DRAM includes ODT (On-Die Termination) termination resistance for the Loopback signals \nLBDQS and LBDQ.\nThe ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM \ncontroller to turn on and off termination resistance for any target DRAM devices via MR setting.\nFigure 170 — Functional Representation of Loopback ODT\nThe ODT termination resistance during power up will be set to the default values based on TBD. The ODT \nresistance values can be configured by MR TBD.\nOn-Die Termination effective resistance RTT is defined by MR bits TBD.\nODT is applied to Loopback signals LBDQS and LBDQ. On die termination effective Rtt values supported \nfor the Loopback pins is 48 ohms.\nTable 389 — ODT Electrical Characteristics RZQ=240Ω +/-1% Entire Temperature Operation \nRange; after Proper ZQ Calibration; VDD=VDDQ–\nRTT\nVout\nMin\nNom\nMax\nUnit\nNOTE\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/5 \n1,2,3\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/5 \n1,2,3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "240Ω +/-1% Entire Temperature Operation \nRange; after Proper ZQ Calibration; VDD=VDDQ–\nRTT\nVout\nMin\nNom\nMax\nUnit\nNOTE\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/5 \n1,2,3\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/5 \n1,2,3\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/5 \n1,2,3\nMismatch LBDQS - LBDQ \nwithin device \nVOMdc = 0.8* VDDQ \n0\n8\n% \n1,2,3,4\nNOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if \ntemperature or voltage changes after calibration, see Chapter 6. \nNOTE 2 Pull-up ODT resistors are recommended to be calibrated at 0.8*VDDQ. Other calibration schemes may be used to achieve the \nlinearity spec shown in the table, e.g., calibration at 0.5*VDDQ and 0.95*VDDQ. \nNOTE 3 Measurement definition for RTT:tbd\nNOTE 4 Loopback ODT mismatch within device variation for a given component including LBDQS and LBDQ\nLBDQS-LBDQ Mismatch in a Device = \nRTTMax- RTTMin\nJEDEC Standard No. 79-5\nPage 291\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n6\nAC & DC Operating Conditions\n6.1\nAbsolute Maximum Ratings\n6.2\nRecommended DC Operating Conditions\nFigure 171 — Zprofile/Z(f) of the System at the DRAM Package Solder Ball (without DRAM\nComponent)\nTable 390 — Absolute Maximum DC Ratings\nSymbol\nParameter \nRating\nUnits\nNOTE\nVDD\nVoltage on VDD pin relative to Vss\n-0.3 ~ 1.4\nV \n1,3\nVDDQ \nVoltage on VDDQ pin relative to Vss\n-0.3 ~ 1.4\nV \n1,3\nVPP\nVoltage on VPP pin relative to Vss\n-0.3 ~ 2.1\nV\n4\nVIN, VOUT \nVoltage on any pin relative to Vss\n-0.3 ~ 1.4\nV \n1,3,5\nTSTG \nStorage Temperature \n-55 to +100\n°C \n1,2",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "relative to Vss\n-0.3 ~ 1.4\nV \n1,3\nVPP\nVoltage on VPP pin relative to Vss\n-0.3 ~ 2.1\nV\n4\nVIN, VOUT \nVoltage on any pin relative to Vss\n-0.3 ~ 1.4\nV \n1,3,5\nTSTG \nStorage Temperature \n-55 to +100\n°C \n1,2\nNOTE 1\nStresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress \nrating only and functional operation of the device at these or any other conditions exceeding those indicated in the operational sections \nof this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability\nNOTE 2\nStorage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please \nrefer to JESD51-2 standard.\nNOTE 3\nVDD and VDDQ must be within 300 mV of each other at all times. When VDD and VDDQ are less than 500 mV\nNOTE 4\nVPP must be equal or greater than VDD/VDDQ at all times.\nNOTE 5\nOvershoot area above 1.5 V is specified in Section 8.3.4, Section 8.3.5, and Section 8.3.6.\nTable 391 — Recommended DC Operating Conditions\nLow Freq Voltage Spec\nFreq: DC to 2MHz\nZ(f) Spec\nFreq: 2Mhz to \n10Mhz\nZ(f) Spec\nFreq: 20Mhz\nNotes\nMin.\nTyp.\nMax.\nUnit\nZmax\nUnit\nZmax\nUnit\nVDD\nDevice Supply Voltage\n1.067   \n(-3%)\n1.1\n1.166 \n(+6%)\nV\n10\nmOhm\n20\nmOhm\n1,2,3\nVDDQ\nSupply Voltage for I/O\n1.067   \n(-3%)\n1.1\n1.166 \n(+6%)\nV\n10\nmOhm\n20\nmOhm\n1,2,3\nVPP\nCore Power Voltage\n1.746\n(-3%)\n1.8\n1.908 \n(+6%)\nV\n10\nmOhm\n20\nmOhm\n3\nNOTE 1\nVDD must be within 66mv of VDDQ\nNOTE 2\nAC parameters are measured with VDD and VDDQ tied together.\nNOTE 3\nThis includes all voltage noise from DC to 2 MHz at the DRAM package ball.\nNOTE 4\nZ(f) is defined for all pins per voltage domain. Z(f) does not include the DRAM package and silicon die.\nJEDEC Standard No. 79-5\nPage 292",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "oltage noise from DC to 2 MHz at the DRAM package ball.\nNOTE 4\nZ(f) is defined for all pins per voltage domain. Z(f) does not include the DRAM package and silicon die.\nJEDEC Standard No. 79-5\nPage 292\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n6.2   Recommended DC Operating Conditions (Cont’d)\nA simplified electrical system load model for Z(F) with the general frequency response is shown in \nFigure 172. The resistance and inductance can be scaled to generalize the spec response to the DRAM pin.\nFigure 172 — Simplified Z(f) Electrical Model And Frequency Response of PDN at the DRAM Pin \nwithout the DRAM Component\n6.3\nDRAM Component Operating Temperature Range\nTable 392 — Recommended DC Operating Temperature Range\nSymbol\nParameter\nRatings\nUnits\nNotes\nTOPER\nNormal Operating Temperature Range\n0 to 85\n°C\n1,2,3\nExtended Operating Temperature Range\n85 to 95\n°C\n1,2,3,4",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "392 — Recommended DC Operating Temperature Range\nSymbol\nParameter\nRatings\nUnits\nNotes\nTOPER\nNormal Operating Temperature Range\n0 to 85\n°C\n1,2,3\nExtended Operating Temperature Range\n85 to 95\n°C\n1,2,3,4\nNOTE 1\nOperating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement condi-\ntions, please refer to JESD51-2 standard. \nNOTE 2\nThe Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During \noperation, the DRAM case temperature must be maintained between 0 to 85°C under all operating conditions.\nNOTE 3\nOperating Temperature for 3DS needs to be derated by the number of DRAM dies as: [TOPER – (2.5°C × log2N)], where \nN is the number of the stacked dies.\nNOTE 4\nSome applications require operation of the DRAM in the Extended Temperature Range between 85°C and 95°C case \ntemperature. Full specifications are supported in this range, but the following additional conditions apply:\na. Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9us. It is also \npossible to specify a component with 1X refresh (tREFI to 7.8us) in the Extended Temperature Range. Please refer to \nsupplier’s datasheet and/or the DIMM SPD for option availability.\nb. If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual \nSelf-Refresh mode with Extended Temperature Range capability (MR2 A6=0b and MR2 A7=1b) or enable the \noptional Auto Self-Refresh mode (MR2 A6=1b and MR2 A7=0b). Please refer to the supplier’s datasheet and/or the \nDIMM SPD for Auto Self-Refresh option availability. Extended Temperature Range support and tREFI requirements \nin the Extended Temperature Range.\nJEDEC Standard No. 79-5\nPage 293\n7\nAC & DC Global Definitions\n7.1\nTransmitter (Tx), Receiver (Rx) and Channel Definitions \nTBD",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Range support and tREFI requirements \nin the Extended Temperature Range.\nJEDEC Standard No. 79-5\nPage 293\n7\nAC & DC Global Definitions\n7.1\nTransmitter (Tx), Receiver (Rx) and Channel Definitions \nTBD\n7.2.1   Introduction\nThis section provides an overview of the Bit Error Rate (BER) and the desired Statistical Level of \nConfidence.\n7.2.2   General Equation\nn = number of bits in a trial\nSLC = statistical level of confidence\nBER = Bit Error Rate\nk = intermediate number of specific errors found in trial\nN = number of errors recorded during trial\nIf no, errors are assumed in a given test period, the second term drops out and the equation becomes:\nJEDEC recommends testing to 99.5% confidence levels; however, one may choose a number that is viable \nfor their own manufacturing levels. To determine how many bits of data should be sent (again, assuming \nzero errors, or N=0), using BER=E-9 and confidence level SLC=99.5%, the result is n=(1/BER)(-ln(1-\n0.995) =5.298x109.\nResults for commonly used confidence levels of 99.5% down to 70% are shown in Table 393.\nn\n1\nBER\n-----------\n\n\n\n\n1\nSLC\n–\n\n\nn BER\n\n\n\nk!\n-----------------------\nk\nN\n\n\n\n\n\n\n\n\n\nln\n+\nln\n–\n=\nn\n1\nBER\n-----------\n\n\n\n\n1\nSLC\n–\n\n\nln\n–\n\n\n=\nJEDEC Standard No. 79-5\nPage 294\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n7.2.2   General Equation (Cont’d)\n7.2.3   Minimum Bit Error Rate (BER) Requirements \nTable 394 specifies the UIavg and Bit Error Rate requirements over which certain receiver and transmitter \ntiming and voltage specifications need to be validated assuming a 99.5% confidence level at BER=E-9.\nTable 393 — Estimated Number of Transmitted Bits (n) for the Confidence Level of 70% to 99.5%\n99.5%\n99%\n95%\n90%\n85%\n80%\n75%\n70%\n0\n5.298/BER\n4.61/BER\n2.99/BER\n2.3/BER\n1.90/BER\n1.61/BER\n1.39/BER\n1.20/BER",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "able 393 — Estimated Number of Transmitted Bits (n) for the Confidence Level of 70% to 99.5%\n99.5%\n99%\n95%\n90%\n85%\n80%\n75%\n70%\n0\n5.298/BER\n4.61/BER\n2.99/BER\n2.3/BER\n1.90/BER\n1.61/BER\n1.39/BER\n1.20/BER\nTable 394 — Minimum BER Requirements for Rx/Tx Timing and Voltage Tests for\nDDR5-3200 to 6400\nDDR5\n5200-6400\nUnit\nNotes\nMin\nNom\nMax\nMin\nNom\nMax\nAverage UI \nUIAVG\n0.999* \nnominal\n1000/f\n1.001* \nnominal\n0.999* \nnominal\n1000/f\n1.001* \nnominal\nps\n1\nNumber of UI (min)\nNMin_UI_Validation\n5.3x109\n-\n-\n5.3x109\n-\n-\nUI\n2\nBit Error Rate\nBERLane\n-\n-\nE-16\n-\n-\nE-16\nEvents\n3,4,5\nNOTE 1 Average UI size, “f” is data rate\nNOTE 2  # of UI over which certain Rx/Tx timing and voltage specifications need to be validated assuming a 99.5% confidence level\nat BER=E-9. \nNOTE 3 This is a system parameter. It is the raw bit error rate for every lane before any logical PHY or link layer based correction. It may not \nbe possible to have a validation methodology for this parameter for a standalone transmitter or standalone receiver, therefore, this \nparameter has to be validated in selected systems using a suitable methodology as deemed by the platform.\nNOTE 4 Bit Error Rate per lane. This is a raw bit error rate before any correction. This parameter is primarily used to determine electrical \nmargins during electrical analysis and measurements that are located between two interconnected devices. \nNOTE 5 This is the minimum BER requirements for testing timing and voltage parameters listed in Input Clock Jitter, Rx DQS & DQ Voltage \nSensitivity, Rx DQS Jitter Sensitivity, Rx DQ Stressed Eye, Tx DQS Jitter, Tx DQ Jitter, and Tx DQ Stressed EH/EW specifications.\nJEDEC Standard No. 79-5\nPage 295\n7.3\nUnit Interval and Jitter Definitions\nThis document describes the UI and NUI Jitter definitions associated with the Jitter parameters specified in \nRx Stressed Eye, Tx DQS Jitter, Tx DQ Jitter and Input Clock Jitter specifications.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "itions\nThis document describes the UI and NUI Jitter definitions associated with the Jitter parameters specified in \nRx Stressed Eye, Tx DQS Jitter, Tx DQ Jitter and Input Clock Jitter specifications.\n7.3.1   Unit Interval (UI)\nThe times at which the differential crossing points of the clock occur are defined at t1, t2, …, tn-1, tn,..., \ntK. The UI at index “n” is defined as shown in <Bold>Figure 173 (with n=1,2,…) from an arbitrary time in \nsteady state, where n=0 is chosen as the starting crossing point.\nMathematical definition of UI is shown in Figure 173 and Figure 174.\nFigure 173 — UI Definition in Terms of Adjacent Edge Timings\nFor the Single-Ended data, the unit interval time starts when the signal crosses a pre-specified reference \nvoltage. For the differential clock, the unit interval time starts when the CK_t and CK_c intersect (see \nFigure 174).\nFigure 174 — UI Definition Using Clock Waveforms\n7.3.2   UI Jitter Definition\nIf a number of UI edges are computed or measured at times t1, t2, …, tn-1, tn,..., tK, where K is the \nmaximum number of samples, then the UI jitter at any instance “n” is defined in Figure 175, where T = the \nideal UI size.\nFigure 175 — UI Jitter for “nth” UI Definition (in Terms of Ideal UI)\nIn a large sample with random Gaussian-like jitter (therefore very close to symmetric distribution), the \naverage of all UI sizes usually turns out to be very close to the ideal UI size.\nThe equation described in Figure 175 assumes starting from an instant steady state, where n=0 is chosen as \nthe starting point.\n1 UI = one bit, which means 2 UI = one full cycle or time period of the forwarded strobe. Example: For 6.4 \nGT/s signaling, the forwarded strobe frequency is 3.2 GHz, or 1 UI = 156.25 ps.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "rting point.\n1 UI = one bit, which means 2 UI = one full cycle or time period of the forwarded strobe. Example: For 6.4 \nGT/s signaling, the forwarded strobe frequency is 3.2 GHz, or 1 UI = 156.25 ps.\nDeterministic jitter is analyzed in terms of the peak-to-peak value and in terms of specific frequency \ncomponents present in the jitter, isolating the causes for each frequency. Random jitter is unbounded and \nanalyzed in terms of statistical distribution to convert to a bit error rate (BER) for the link.\nt0              t1        t2       . . .                     tn-1           tn  \nUI\nUI jit\n\nn\ntn tn\n–\n1\n–\n\nT ,   n=1,2,3,...,K\n–\n=\nJEDEC Standard No. 79-5\nPage 296\n7.3.3   UI-UI Jitter Definition\nUI-UI (read as “UI to UI”) jitter is defined to be the jitter between two consecutive UI as shown in\nFigure 176.\nFigure 176 — UI-UI Jitter Definitions\n7.3.4   Accumulated Jitter (Over “N” UI)\nAccumulated jitter is defined as the jitter accumulated over any consecutive “N” UI as shown in\nFigure 177.\nFigure 177 — Definition of Accumulated Jitter (over “N” UI)\nwhere UI is defined in the equation shown in Figure 178.\nFigure 178 — Definition of UI\nUIn\nUIn\nUIn\n–\n1     n=2,3,...,K\n–\n=\nT    =  (UIp - UI)      m=1,2,...,K-N\nUIp \n                      \np=1\nJEDEC Standard No. 79-5\nPage 297\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8\nAC & DC Input Measurement Levels\n8.1\nOvershoot and Undershoot Specifications for CAC \nTBD\n8.2\nCA Rx Voltage and Timings\nNote that the following spec assumes internal CA VREF. If the VREF is external, the specs will be \nmodified accordingly.\nThe command and address (CA) including CS input receiver compliance mask for voltage and timing is \nshown in Figure 179. All CA, CS signals apply the same compliance mask and operate in single data rate \nmode.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "nd and address (CA) including CS input receiver compliance mask for voltage and timing is \nshown in Figure 179. All CA, CS signals apply the same compliance mask and operate in single data rate \nmode.\nThe CA input receiver mask for voltage and timing is shown in Figure 179 is applied across all CA pins. \nThe receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the \nDRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the \nvalid data-eye.\nFigure 179 — CA Receiver (Rx) Mask\nFigure 180 — Across Pin VREFCA Voltage Variation\nVcent_CA(pin mid) is defined as the midpoint between the largest Vcent_CA voltage level and the \nsmallest Vcent_CA voltage level across all CA and CS pins for a given DRAM component. Each CA \nVcent level is defined by the center, i.e., widest opening, of the cumulative data input eye as depicted in \nFigure 181. This clarifies that any DRAM component level variation must be accounted for within the \nDRAM CA Rx mask. The component level VREF will be set by the system to account for Ron and ODT \nsettings.\nVcent_CAx\nVcent_CAy\nVcent_CAz\nVref variation \n(Component)\nJEDEC Standard No. 79-5\nPage 298\n8.2   CA Rx Voltage and Timings (Cont’d)\nFigure 181 — CA Timings at the DRAM Pins\nAll of the timing terms in Figure 1 are measured from the CK_t/CK_c to the center (midpoint) of the \nTcIVW window taken at the VcIVW_total voltage levels centered around Vcent_CA (pin mid).\nNOTE 1\nSRIN_cIVW=VcIVW_Total/(tr or tf), signal must be monotonic with tr and Tf range.\nFigure 182 — CA TcIPW and SRIN_cIVW Definition (for Each Input Pulse)\nFigure 183 — CA VIHL_AC Definition (for Each Input Pulse)\nMinimum CA Eye center aligned\nCK_t, CK_c Data-in at DRAM Pin\nTcIVW for all CA signals is defined as centered on\nthe CK_t/CK_c crossing at the DRAM pin.\nVcent_CA\nRx Mask\nRx Mask\nRx Mask\nVcIVW\nJEDEC Standard No. 79-5\nPage 299",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ligned\nCK_t, CK_c Data-in at DRAM Pin\nTcIVW for all CA signals is defined as centered on\nthe CK_t/CK_c crossing at the DRAM pin.\nVcent_CA\nRx Mask\nRx Mask\nRx Mask\nVcIVW\nJEDEC Standard No. 79-5\nPage 299\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.2   CA Rx Voltage and Timings (Cont’d)\nTable 395 — DRAM CA, CS Parametric Values for DDR5-3200 to 4800\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nRx Mask voltage - p-p\nVciVW\n-\n140\n-\n140\n-\n140\n-\n130\n-\n130\nmV\n1,2,4\nRx Timing Window\nTcIVW\n-\n0.2\n-\n0.2\n-\n0.2\n-\n0.2\n-\n0.2\nUI*\n1,2,3,4,\n8\nCA Input Pulse Amplitude\nVIHL_AC\n-\n160\n-\n160\n-\n160\n-\n150\n-\n150\nmV\n7\nCA Input Pulse Width\nTcIPW\n0.58\n0.58\n0.58\n0.58\n0.58\nUI*\n5,8\nInput Slew Rate over \nVcIVW\nSRIN_cIVW\n1\n7\n1\n7\n1\n7\n1\n7\n1\n7\nV/ns\n6\nNOTE 1\nCA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.\nNOTE 2\nRx mask voltage VcIVW total(max) must be centered around Vcent_CA(pin mid).\nNOTE 3\n Rx differential CA to CK jitter total timing window at the VcIVW voltage levels.\nNOTE 4\nDefined over the CA internal VREF range. The Rx mask at the pin must be within the internal VREF CA range irrespective of the input \nsignal common mode.\nNOTE 5\nCA only minimum input pulse width defined at the Vcent_CA(pin mid).\nNOTE 6\nInput slew rate over VcIVW Mask centered at Vcent_CA(pin mid).\nNOTE 7\nVIHL_AC does not have to be met when no transitions are occurring.\nNOTE 8\n* UI=tCK(avg)min\nTable 396 — DRAM CA, CS Parametric Values for DDR5-5200 to 6400\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nRx Mask voltage - p-p\nVciVW\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,4\nRx Timing Window\nTcIVW\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI*\n1,2,3,4,\n8\nCA Input Pulse Amplitude\nVIHL_AC\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n7",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Min\nMax\nMin\nMax\nRx Mask voltage - p-p\nVciVW\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,4\nRx Timing Window\nTcIVW\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI*\n1,2,3,4,\n8\nCA Input Pulse Amplitude\nVIHL_AC\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n7\nCA Input Pulse Width\nTcIPW\nTBD\nTBD\nTBD\nTBD\nUI*\n5,8\nInput Slew Rate over \nVcIVW\nSRIN_cIVW\n1\n7\n1\n7\n1\n7\n1\n7\nV/ns\n6\nNOTE 1 1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.\nNOTE 2 Rx mask voltage VcIVW total(max) must be centered around Vcent_CA(pin mid).\nNOTE 3 Rx differential CA to CK jitter total timing window at the VcIVW voltage levels.\nNOTE 4 Defined over the CA internal VREF range. The Rx mask at the pin must be within the internal VREF CA range irrespective of the input \nsignal common mode.\nNOTE 5 CA only minimum input pulse width defined at the Vcent_CA(pin mid).\nNOTE 6 Input slew rate over VcIVW Mask centered at Vcent_CA(pin mid).\nNOTE 7 VIHL_AC does not have to be met when no transitions are occurring.\n* UI=tck(avg)min\nJEDEC Standard No. 79-5\nPage 300\n8.3\nInput Clock Jitter Specification\n8.3.1   Overview\nThe clock is being driven to the DRAM either by the RCD for L/RDIMM modules, or by the host for\nU/SODIMM modules (Figure 184).\nFigure 184 — Host Driving Clock Signals to the DRAM\n8.3.2   Specification for DRAM Input Clock Jitter \nThe Random Jitter (Rj) specified is a random jitter meeting a Gaussian distribution. The Deterministic \nJitter (Dj) specified is bounded. Input clock violating the min/max jitter values may result in malfunction \nof the DDR5 SDRAM device.\nTable 397 — DRAM Input Clock Jitter Specifications for DDR5-3200 to 4400\nBUJ=Bounded Uncorrelated Jitter; DCD=Duty Cycle Distortion; Dj=Deterministic Jitter; Rj=Random Jitter; Tj=Total jitter; pp=Peak-to-Peak\nDDR5-\n4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDRAM Reference \nclock frequency\ntCK\n0.9999*\nf0\n1.0001*\nf0\n0.9999*\nf0\n1.0001*\nf0\n0.9999*\nf0\n1.0001*\nf0\n1.0001*\nf0\n0.9999*\nf0\n1.0001*\nf0\nMHz\n1,11",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDRAM Reference \nclock frequency\ntCK\n0.9999*\nf0\n1.0001*\nf0\n0.9999*\nf0\n1.0001*\nf0\n0.9999*\nf0\n1.0001*\nf0\n1.0001*\nf0\n0.9999*\nf0\n1.0001*\nf0\nMHz\n1,11\nDuty Cycle Error \ntCK_Duty_UI_Error\n-\n0.05\n-\n0.05\n-\n0.05\n-\n0.05\n0.05\nUI\n1,4,11\nRj RMS value of 1-\nUI Jitter\ntCK_1UI_R-\nj_NoBUJ\n-\n0.0037\n-\n0.0037\n-\n0.0037\n-\n0.0037\n-\n0.0037\nUI\n(RMS)\n3,5,11\nDj pp value of 1-UI \nJitter\ntCK_1UI_D-\nj_NoBUJ\n-\n0.030\n-\n0.030\n-\n0.030\n-\n0.030\n-\n0.030\nUI\n3,6,11\nTj value of 1-UI Jitter\ntCK_1UI_T-\nj_NoBUJ\n-\n0.090\n-\n0.090\n-\n0.090\n-\n0.090\n-\n0.090\nUI\n3,6,11\nRj RMS value of N-\nUI Jitter, where \nN=2,3\ntCK_NUI_R-\nj_NoBUJ,\nwhere N=2,3\n-\n0.0040\n-\n0.0040\n-\n0.0040\n-\n0.0040\n-\n0.0040\nUI\n(RMS)\n3,7,11\nDj pp value of N-UI \nJitter, where N=2,3\ntCK_NUI_D-\nj_NoBUJ,\nwhere N=2,3\n-\n0.074\n-\n0.074\n-\n0.074\n-\n0.074\n-\n0.074\nUI\n3,7,11\nTj value of N-UI Jit-\nter, where N=2,3\ntCK_NUI_T-\nj_NoBUJ, where \nN=2,3\n-\n0.140\n-\n0.140\n-\n0.140\n-\n0.140\n-\n0.140\nUI\n3,8,11\nRj RMS value of N-\nUI Jitter, where \nN=4,5,6,...,30\ntCK_NUI_R-\nj_NoBUJ,\nwhere \nN=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n3,9,11, \n12\nJEDEC Standard No. 79-5\nPage 301\nDj pp value of N-UI \nJitter, N=4,5,6,...,30\ntCK_NUI_D-\nj_NoBUJ, where \nN=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,\n12\nTj value of N-UI Jit-\nter, N=4,5,6,...,30\ntCK_NUI_T-\nj_NoBUJ, where \nN=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,\n12",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "BUJ, where \nN=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,\n12\nTj value of N-UI Jit-\nter, N=4,5,6,...,30\ntCK_NUI_T-\nj_NoBUJ, where \nN=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,\n12\nNOTE 1\nf0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600\nNOTE 2\nRise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock \nNOTE 3\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no \nsocket in transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within \ntolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, \nthe contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group \nof selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining Tx lanes send patterns to the \ncorresponding Rx receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when one \nof Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility \nNOTE 4\nDuty Cycle Error defined as absolute difference between average value of all UI with that of average of odd UI, which in magnitude \nwould equal absolute difference between average of all UI and average of all even UI.\nNOTE 5\nRj RMS value of 1-UI jitter without BUJ, but on-die system-like noise present. This extraction is to be done after software correction \nof DCD\nNOTE 6\nDj pp value of 1-UI jitter (after software assisted DCC). Without BUJ, but on-die system like noise present. Dj indicates Djdd of dual-\nDirac fitting, after software correction of DCD\nNOTE 7\nRj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. This extraction is to be done \nafter software correction of DCD\nNOTE 8\nDj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. Dj indicates Djdd of dual-Dirac \nfitting, after software correction of DCD\nNOTE 9\nRj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. This extraction is to be done \nafter software correction of DCD\nNOTE 10\nDj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-\nDirac fitting, after software correction of DCD\nNOTE 11\nThe validation methodology for these parameters will be covered in future ballots",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-\nDirac fitting, after software correction of DCD\nNOTE 11\nThe validation methodology for these parameters will be covered in future ballots\nNOTE 12\nIf the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered\noptional. Tj is defined as Dj + 16.2*Rj for BER of 1E-16\nTable 398 — DRAM Input Clock Jitter Specifications for DDR5-5200 to 6400\nBUJ=Bounded Uncorrelated Jitter; DCD=Duty Cycle Distortion; Dj=Deterministic Jitter; Rj=Random Jitter; Tj=Total jitter; pp=Peak-to-Peak\nDDR5-\n6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDRAM Reference clock \nfrequency\ntCK\n0.9999*\nf0\n1.0001*\nf0\n0.9999*\nf0\n1.0001*\nf0\n0.9999*\nf0\n1.0001*\nf0\n0.9999*\nf0\n1.0001*\nf0\nMHz\n1,11\nDuty Cycle Error \ntCK_Duty_UI_Error\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,4,11\nRj RMS value of 1-UI Jitter\ntCK_1UI_Rj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n3,5,11\nDj pp value of 1-UI Jitter\ntCK_1UI_Dj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,6,11\nTj value of 1-UI Jitter\ntCK_1UI_Tj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,6,11\nRj RMS value of N-UI Jit-\nter, where N=2,3\ntCK_NUI_Rj_NoBUJ,\nwhere N=2,3\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n3,7,11\nDj pp value of N-UI Jitter, \nwhere N=2,3\ntCK_NUI_Dj_NoBUJ,\nwhere N=2,3\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,7,11\nTj value of N-UI Jitter, \nwhere N=2,3\ntCK_NUI_Tj_NoBUJ, \nwhere N=2,3\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,8,11\nRj RMS value of N-UI Jit-\nter, where N=4,5,6,...,30\ntCK_NUI_Rj_NoBUJ,\nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n3,9,11,12\nTable 397 — DRAM Input Clock Jitter Specifications for DDR5-3200 to 4400 (Cont’d)\nBUJ=Bounded Uncorrelated Jitter; DCD=Duty Cycle Distortion; Dj=Deterministic Jitter; Rj=Random Jitter; Tj=Total jitter; pp=Peak-to-Peak\nDDR5-\n4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nJEDEC Standard No. 79-5\nPage 302\nDj pp value of N-UI Jitter, \nN=4,5,6,...,30\ntCK_NUI_Dj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Notes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nJEDEC Standard No. 79-5\nPage 302\nDj pp value of N-UI Jitter, \nN=4,5,6,...,30\ntCK_NUI_Dj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12\nTj value of N-UI Jitter, \nN=4,5,6,...,30\ntCK_NUI_Tj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ",30\ntCK_NUI_Dj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12\nTj value of N-UI Jitter, \nN=4,5,6,...,30\ntCK_NUI_Tj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12\nNOTE 1\nf0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600\nNOTE 2\nRise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock \nNOTE 3\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket \nin transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within \ntolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, \nthe contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group of \nselected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining Tx lanes send patterns to the \ncorresponding Rx receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when one \nof Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility \nNOTE 4\nDuty Cycle Error defined as absolute difference between average value of all UI with that of average of odd UI, which in magnitude \nwould equal absolute difference between average of all UI and average of all even UI.\nNOTE 5\nRj RMS value of 1-UI jitter without BUJ, but on-die system-like noise present. This extraction is to be done after software correction of \nDCD\nNOTE 6\nDj pp value of 1-UI jitter (after software assisted DCC). Without BUJ, but on-die system like noise present. Dj indicates Djdd of dual-\nDirac fitting, after software correction of DCD\nNOTE 7\nRj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. This extraction is to be done \nafter software correction of DCD\nNOTE 8\nDj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. Dj indicates Djdd of dual-Dirac \nfitting, after software correction of DCD\nNOTE 9\nRj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. This extraction is to be done \nafter software correction of DCD\nNOTE 10\nDj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-\nDirac fitting, after software correction of DCD\nNOTE 11\nThe validation methodology for these parameters will be covered in future ballots",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-\nDirac fitting, after software correction of DCD\nNOTE 11\nThe validation methodology for these parameters will be covered in future ballots\nNOTE 12\nIf the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered\noptional. Tj is defined as Dj + 16.2*Rj for BER of 1E-16\nTable 398 — DRAM Input Clock Jitter Specifications for DDR5-5200 to 6400 (Cont’d)\nBUJ=Bounded Uncorrelated Jitter; DCD=Duty Cycle Distortion; Dj=Deterministic Jitter; Rj=Random Jitter; Tj=Total jitter; pp=Peak-to-Peak\nDDR5-\n6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nJEDEC Standard No. 79-5\nPage 303\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.3.2   Specification for DRAM Input Clock Jitter (Cont’d)\nTable 399 — DRAM Input Clock Jitter Specifications for DDR5-6800 to 8400\n[BUJ=Bounded Uncorrelated Jitter; DCD=Duty Cycle Distortion; Dj=Deterministic Jitter; Rj=Random Jitter; Tj=Total jitter; pp=Peak-to-Peak]\nDDR5-\n8400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDRAM Reference clock \nfrequency\ntCK\n0.9999*\nf0\n1.0001*\nf0\n0.9999*\nf0\n1.0001*\nf0\n0.9999*\nf0\n1.0001*\nf0\n0.9999*\nf0\n1.0001*\nf0\n0.9999*\nf0\n1.0001*\nf0\nMHz\n1,11\nDuty Cycle Error \ntCK_Duty_UI_Error\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,4,11\nRj RMS value of 1-UI \nJitter\ntCK_1UI_Rj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n3,5,11\nDj pp value of 1-UI Jitter\ntCK_1UI_Dj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,6,11\nTj value of 1-UI Jitter\ntCK_1UI_Tj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,6,11\nRj RMS value of N-UI \nJitter, where N=2,3\ntCK_NUI_Rj_NoBUJ,\nwhere N=2,3\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n3,7,11\nDj pp value of N-UI Jitter, \nwhere N=2,3\ntCK_NUI_Dj_NoBUJ,\nwhere N=2,3\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,7,11",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ", where N=2,3\ntCK_NUI_Rj_NoBUJ,\nwhere N=2,3\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n3,7,11\nDj pp value of N-UI Jitter, \nwhere N=2,3\ntCK_NUI_Dj_NoBUJ,\nwhere N=2,3\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,7,11\nTj value of N-UI Jitter, \nwhere N=2,3\ntCK_NUI_Tj_NoBUJ, \nwhere N=2,3\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,8,11\nRj RMS value of N-UI \nJitter, where \nN=4,5,6,...,30\ntCK_NUI_Rj_NoBUJ,\nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n3,9,11,12\nDj pp value of N-UI Jitter, \nN=4,5,6,...,30\ntCK_NUI_Dj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12\nTj value of N-UI Jitter, \nN=4,5,6,...,30\ntCK_NUI_Tj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Dj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12\nTj value of N-UI Jitter, \nN=4,5,6,...,30\ntCK_NUI_Tj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12\nNOTE 1\nf0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600\nNOTE 2\nRise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock \nNOTE 3\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter measurement setup, in \nmany cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the transmitter lanes sending patterns. When a socket is \npresent, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small \ngroup of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining Tx lanes send patterns to the corresponding Rx receivers so as \nto excite realistic on-die noise profile from device switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling \nanalysis should be run to determine link feasibility \nNOTE 4\nDuty Cycle Error defined as absolute difference between average value of all UI with that of average of odd UI, which in magnitude would equal absolute difference between \naverage of all UI and average of all even UI.\nNOTE 5\nRj RMS value of 1-UI jitter without BUJ, but on-die system-like noise present. This extraction is to be done after software correction of DCD\nNOTE 6\nDj pp value of 1-UI jitter (after software assisted DCC). Without BUJ, but on-die system like noise present. Dj indicates Djdd of dual-Dirac fitting, after software correction of \nDCD\nNOTE 7\nRj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. This extraction is to be done after software correction of DCD\nNOTE 8\nDj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. Dj indicates Djdd of dual-Dirac fitting, after software correction of DCD\nNOTE 9\nRj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. This extraction is to be done after software correction of DCD\nNOTE 10\nDj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-Dirac fitting, after software correction of \nDCD\nNOTE 11\nThe validation methodology for these parameters will be covered in future ballots",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-Dirac fitting, after software correction of \nDCD\nNOTE 11\nThe validation methodology for these parameters will be covered in future ballots\nNOTE 12\nIf the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered optional. Tj is defined as Dj + 16.2*Rj for\nJEDEC Standard No. 79-5\nPage 304\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.4\nDifferential Input Clock (CK_t, CK_c) Cross Point Voltage (VIX)\nFigure 185 — VIX Definition (CK)\nTable 402 — Crosspoint Voltage (VIX) for Differential Input Clock for DDR5-6800 to 8400\nTable 400 — Crosspoint Voltage (VIX) for Differential Input Clock\nDDR5-3200 - 4800\nDDR5-5200 - 6400\nDDR5-6800 - 8400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nClock differential input\ncrosspoint voltage ratio\nVIX_CK_Ratio\n-\nTBD\n-\nTBD\n-\nTBD\n%\n1,2\nNOTE 1\nThe VIX_CK voltage is referenced to Vswing/2(mean) = (CK_t voltage + CK_c voltage) /2, where the mean is over TBD UI\nNOTE 2\nVIX_CK_Ratio = (VIX_CK / Vdiff)*100%, where Vdiff = |CK_t voltage - CK_c voltage|\nTable 401 — Crosspoint Voltage (VIX) for Differential Input Clock for DDR5-5200 to 6400\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nClock differential input\ncrosspoint voltage ratio\nVIX_CK_Ratio\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n%\n1,2\nNOTE 1\nThe VIX_CK voltage is referenced to Vswing/2(mean) = (CK_t voltage + CK_c voltage) /2, where the mean is over TBD UI\nNOTE 2\nVIX_CK_Ratio = (VIX_CK / Vdiffpk-pk)*100%, where Vdiffpk-pk = |CK_t voltage - CK_c voltage|*2\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nUnit Notes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nClock differential input\ncrosspoint voltage \nratio\nVIX_CK_Ratio\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n%\n1,2",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "DDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nUnit Notes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nClock differential input\ncrosspoint voltage \nratio\nVIX_CK_Ratio\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n%\n1,2\nNOTE 1\nThe VIX_CK voltage is referenced to Vswing/2(mean) = (CK_t voltage + CK_c voltage) /2, where the mean is over TBD UI\nNOTE 2\nVIX_CK_Ratio = (VIX_CK / Vdiffpk-pk)*100%, where Vdiffpk-pk = |CK_t voltage - CK_c voltage|*2\nJEDEC Standard No. 79-5\nPage 305\n8.5\nDifferential Input Clock Voltage Sensitivity\nThe differential input clock voltage sensitivity test provides the methodology for testing the receiver’s \nsensitivity to clock by varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj, \nDj, DCD) and crosstalk noise. This specifies the Rx voltage sensitivity requirement. The system input \nswing to the DRAM must be larger than the DRAM Rx at the specified BER\nFigure 186 — Example of DDR5 Memory Interconnect\n8.5.1   Differential Input Clock Voltage Sensitivity Parameter\nDifferential input clock (CK_t, CK_c) VRx_CK is defined and measured as shown in Table 403. The clock \nreceiver must pass the minimum BER requirements for DDR5.\nTable 403 — Differential Input Clock Voltage Sensitivity Parameter for DDR5-3200 to 4800\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nInput Clock Voltage\nSensitivity (differential pp)\nVRx_CK\n-\n200\n-\n200\n-\n180\n-\n180\n-\n160\nmV\n1,2\nNOTE 1\nRefer to Section 7.2.3 for the minimum BER requirements for DDR5\nNOTE 2\nThe validation methodology for this parameter will be covered in future ballot(s)\nTable 404 — Differential Input Clock Voltage Sensitivity Parameter for DDR5-5200 to 6400\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nInput Clock Voltage Sensitivity \n(differential pp)\nVRx_CK\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ameter for DDR5-5200 to 6400\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nInput Clock Voltage Sensitivity \n(differential pp)\nVRx_CK\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2\nNOTE 1\nRefer to Section 7.2.3 for the minimum BER requirements for DDR5\nNOTE 2\nThe validation methodology for this parameter will be covered in future ballot(s)\nJEDEC Standard No. 79-5\nPage 306\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.5.1   Differential Input Clock Voltage Sensitivity Parameter (Cont’d)\nTable 405 — Differential Input Clock Voltage Sensitivity Parameter for DDR5-6800 to 8400\n8.5.2   Differential Input Voltage Levels for Clock\nTable 407 — Differential Clock (CK_t, CK_c) Input Levels for DDR5-6800 to DDR5-6800\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nInput Clock Voltage \nSensitivity (differential pp)\nVRx_CK\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2\nNOTE 1\nRefer to the minimum BER requirements for DDR5\nNOTE 2\nThe validation methodology for this parameter will be covered in future ballot(s)\nTable 406 — Differential Clock (CK_t, CK_c) Input Levels for DDR5-3200 to DDR5-6400\nFrom\nParameter\nDDR5\n3200-6400\nNote\nVIHdiffCK\nDifferential input high measurement level (CK_t, CK_c)\n0.75 x Vdiffpk-pk\n1,2\nVILdiffCK\nDifferential input low measurement level (CK_t, CK_c)\n0.25 x Vdiffpk-pk\n1,2\nNOTE 1\nVdiffpk-pk defined in Figure 188 \nNOTE 2\nVdiffpk-pk is the mean high voltage minus the mean low voltage over TBD samples\nNOTE 3\nAll parameters are defined over the entire clock common mode range\nFrom\nParameter\nDDR5\n6800-8400\nNote\nVIHdiffCK\nDifferential input high measurement level (CK_t, CK_c)\n0.75 x Vdiffpk-pk\n1,2\nVILdiffCK\nDifferential input low measurement level (CK_t, CK_c)\n0.25 x Vdiffpk-pk\n1,2",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "rameter\nDDR5\n6800-8400\nNote\nVIHdiffCK\nDifferential input high measurement level (CK_t, CK_c)\n0.75 x Vdiffpk-pk\n1,2\nVILdiffCK\nDifferential input low measurement level (CK_t, CK_c)\n0.25 x Vdiffpk-pk\n1,2\nNOTE 1\nVdiffpk-pk defined in Figure 188 \nNOTE 2\nVdiffpk-pk is the mean high voltage minus the mean low voltage over TBD samples\nNOTE 3\nAll parameters are defined over the entire clock common mode range\nDifferential Input Voltage: CK_t, CK_c\nJEDEC Standard No. 79-5\nPage 307\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.5.3   Differential Input Slew Rate Definition for Clock (CK_t, CK_c)\nInput slew rate for differential signals (CK_t, CK_c) are defined and measured as shown in Figure 188 and \nTables 408 through 410.\nFigure 188 — Differential Input Slew Rate Definition for CK_t, CK_c\nTable 411 — Differential Input Slew Rate for CK_t, CK_c for DDR5-6800 to DDR5-8400\nTable 408 — Differential Input Slew Rate Definition for CK_t, CK_c\nDefined by\nNotes\nFrom\nTo\nDifferential Input slew rate for rising edge \n(CK_t - CK_c)\nVILdiffCK\nVIHdiffCK\n(VIHdiffCK - VILdiffCK) /deltaTRdiff\nDifferential Input slew rate for falling edge \n(CK_t - CK_c)\nVIHdiffCK\nVILdiffCK\n(VIHdiffCK - VILdiffCK) /deltaTFdiff\nTable 409 — Differential Input Slew Rate for CK_t, CK_c for DDR5-3200 to DDR5-4800\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDifferential Input Slew \nRate for CK_t, CK_c\nSRIdif-\nf_CK\n2\n14\n2\n14\n2\n14\n2\n14\n2\n14\nV/ns\nTable 410 — Differential Input Slew Rate for CK_t, CK_c for DDR5-5200 to DDR5-6400\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDifferential Input Slew Rate \nfor CK_t, CK_c\nSRIdiff_CK\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nV/ns\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDifferential Input Slew Rate \nfor CK_t, CK_c\nSRIdiff_CK\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nV/ns\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDifferential Input Slew \nRate for CK_t, CK_c\nSRIdiff\n_CK\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nV/\nns\ndelta TRdiff\ndelta TFdiff\nJEDEC Standard No. 79-5\nPage 308\n8.6\nRx DQS Jitter Sensitivity\nThe receiver DQS jitter sensitivity test provides the methodology for testing the receiver’s strobe \nsensitivity to an applied duty cycle distortion (DCD) and/or random jitter (Rj) at the forwarded strobe input \nwithout adding jitter, noise and ISI to the data. The receiver must pass the appropriate BER rate when no \ncross-talk nor ISI is applied, and must pass through the combination of applied DCD and Rj.\nFigure 189 — SDRAM’s Rx Forwarded Strobes for Jitter Sensitivity Testing\n8.6.1   Rx DQS Jitter Sensitivity Specification\nTable 412 provides Rx DQS Jitter Sensitivity Specification for the DDR5 DRAM receivers when \noperating at various possible transfer rates. These parameters are tested on the CTC2 card with neither \nadditive gain nor Rx Equalization set.\nTable 412 — Rx DQS Jitter Sensitivity Specification for DDR5-3200 to 4800\nBER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter\nDDR5-3200\nDDR5-\n3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDQ Timing Width\ntRx_DQ_tMargin\n0.900\n-\n0.875\n-\n0.825\n-\n0.825\n-\n0.825\n-\nUI\n1,2,3,8,\n9,10\nDegradation of timing width \ncompared to tRx_DQ_tMargin, \nwith DCD injection in DQS\ntRx_DQ_tMar-\ngin_DQS_DCD\n-\n0.06\n-\n0.06\n-\n0.06\n-\n0.06\n-\n0.06\nUI\n1,4,8,9,\n10\nDegradation of timing width \ncompared to tRx_DQ _tMargin, \nwith Rj injection in DQS\ntRx_DQ_tMar-\ngin_DQS_Rj\n-\n0.09\n-\n0.09\n-\n0.09\n-\n0.09\n-\n0.09\nUI \n1,5,8,9,\n10\nJEDEC Standard No. 79-5\nPage 309",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "8,9,\n10\nDegradation of timing width \ncompared to tRx_DQ _tMargin, \nwith Rj injection in DQS\ntRx_DQ_tMar-\ngin_DQS_Rj\n-\n0.09\n-\n0.09\n-\n0.09\n-\n0.09\n-\n0.09\nUI \n1,5,8,9,\n10\nJEDEC Standard No. 79-5\nPage 309\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nDegradation of timing width \ncompared to tRx_DQ_tMargin, \nwith both DCD and Rj injection \nin DQS\ntRx_DQ_tMar-\ngin_DQS_DCD_Rj\n-\n0.15\n-\n0.15\n-\n0.15\n-\n0.15\n-\n0.15\nUI\n1,2,6,8,\n9,10\nDelay of any data lane relative \nto the DQS_t/DQS_c crossing\ntRx_DQS2DQ\n1\n3\n1\n3\n1\n3\n1\n3.25\n1\n3.5\nUI\n1,7,8,9,\n10",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "in DQS\ntRx_DQ_tMar-\ngin_DQS_DCD_Rj\n-\n0.15\n-\n0.15\n-\n0.15\n-\n0.15\n-\n0.15\nUI\n1,2,6,8,\n9,10\nDelay of any data lane relative \nto the DQS_t/DQS_c crossing\ntRx_DQS2DQ\n1\n3\n1\n3\n1\n3\n1\n3.25\n1\n3.5\nUI\n1,7,8,9,\n10\nNOTE 1\nValidation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter\nNOTE 2\nEach of tRx_DQ_tMargin_DQS_DCD, tRx_DQ_tMargin_DQS_Rj, and tRx_DQ_tMargin_DQS _DCD_Rj can be relaxed by up \nto 5% if tRx_DQ_tMargin exceeds the spec by 5% or more\nNOTE 3\nDQ Timing Width - timing width for any data lane using repetitive patterns (check note 4 for the pattern) measured at BER=E-9\nNOTE 4\nMagnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD injection in forwarded strobe \nDQS  compared to tRx_DQ_tMargin, measured at BER=E-9. The magnitude of DCD is specified under Test Conditions for Rx DQS \nJitter Sensitivity Testing. Test using clock-like pattern of repeating 3 “1s” and 3 “0s”\nNOTE 5\nMagnitude of degradation of timing width for any data lane using repetitive no ISI patterns with only Rj injection in forwarded strobe \nDQS measured at BER=E-9, compared to tRx_tMargin. The magnitude of Rj is specified under Test Conditions for Rx DQS Jitter \nSensitivity Testing.\nNOTE 6\nMagnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD and Rj injection in forwarded \nstrobe DQS measured at BER=E-9, compared to tRx_tMargin. The magnitudes of DCD and Rj are specified under Test Conditions for \nRx DQS Jitter Sensitivity Testing.\nNOTE 7\nDelay of any data lane relative to the strobe lane, as measured at the end of Tx+Channel. This parameter is a collective sum of effects \nof data clock mismatches in Tx and on the medium connecting Tx and Rx. \nNOTE 8\nAll measurements at BER=E-9\nNOTE 9\nThis test should be done after the DQS and DQ Voltage Sensitivity tests are completed and passing\nNOTE 10\nThe user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The \nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "slew rates for strobe and DQ signals as long as they meet the specification. The \nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nTable 413 — Rx DQS Jitter Sensitivity Specification for DDR5-5200 to 6400\nBER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDQ Timing Width\ntRx_DQ_tMargin\n0.850\n-\n0.850\n-\n0.850\n-\n0.850\n-\nUI\n1,2,3,8,9,\n10\nDegradation of timing width com-\npared to tRx_DQ_tMargin, with \nDCD injection in DQS\ntRx_DQ_tMargin_D-\nQS_DCD\n-\n0.05\n-\n0.05\n-\n0.05\n-\n0.05\nUI\n1,4,8,9, \n10\nDegradation of timing width com-\npared to tRx_DQ _tMargin, with Rj \ninjection in DQS\ntRx_DQ_tMargin_D-\nQS_Rj\n-\n0.075\n-\n0.075\n-\n0.075\n-\n0.075\nUI \n1,5,8,9, \n10\nTable 412 — Rx DQS Jitter Sensitivity Specification for DDR5-3200 to 4800 (Cont’d)\nBER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter\nDDR5-3200\nDDR5-\n3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nJEDEC Standard No. 79-5\nPage 310\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nDegradation of timing width com-\npared to tRx_DQ_tMargin, with \nboth DCD and Rj injection in DQS\ntRx_DQ_tMargin_D-\nQS_DCD_Rj\n-\n0.125\n-\n0.125\n-\n0.125\n-\n0.125\nUI\n1,2,6,8,9,\n10\nDelay of any data lane relative to \nthe DQS_t/DQS_c crossing\ntRx_DQS2DQ\n1\n3\n1\n3\n1\n3\n1\n3\nUI\n1,7,8,9, \n10",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "j injection in DQS\ntRx_DQ_tMargin_D-\nQS_DCD_Rj\n-\n0.125\n-\n0.125\n-\n0.125\n-\n0.125\nUI\n1,2,6,8,9,\n10\nDelay of any data lane relative to \nthe DQS_t/DQS_c crossing\ntRx_DQS2DQ\n1\n3\n1\n3\n1\n3\n1\n3\nUI\n1,7,8,9, \n10\nNOTE 1\nValidation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter\nNOTE 2\nEach of tRx_DQ_tMargin_DQS_DCD, tRx_DQ_tMargin_DQS_Rj, and tRx_DQ_tMargin_DQS _DCD_Rj can be relaxed by up \nto 5% if tRx_DQ_tMargin exceeds the spec by 5% or more\nNOTE 3\nDQ Timing Width - timing width for any data lane using repetitive patterns (check note 4 for the pattern) measured at BER=E-9\nNOTE 4\nMagnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD injection in forwarded strobe \nDQS compared to tRx_DQ_tMargin, measured at BER=E-9. The magnitude of DCD is specified under Test Conditions for Rx DQS \nJitter Sensitivity Testing. Test using clock-like pattern of repeating 3 “1s” and 3 “0s”\nNOTE 5\nMagnitude of degradation of timing width for any data lane using repetitive no ISI patterns with only Rj injection in forwarded strobe \nDQS measured at BER=E-9, compared to tRx_tMargin. The magnitude of Rj is specified under Test Conditions for Rx DQS Jitter \nSensitivity Testing.\nNOTE 6\nMagnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD and Rj injection in forwarded \nstrobe DQS measured at BER=E-9, compared to tRx_tMargin. The magnitudes of DCD and Rj are specified under Test Conditions for \nRx DQS Jitter Sensitivity Testing.\nNOTE 7\nDelay of any data lane relative to the strobe lane, as measured at the end of Tx+Channel. This parameter is a collective sum of effects \nof data clock mismatches in Tx and on the medium connecting Tx and Rx. \nNOTE 8\nAll measurements at BER=E-9\nNOTE 9\nThis test should be done after the DQS and DQ Voltage Sensitivity tests are completed and passing\nNOTE 10\nThe user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The \nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "slew rates for strobe and DQ signals as long as they meet the specification. The \nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nTable 413 — Rx DQS Jitter Sensitivity Specification for DDR5-5200 to 6400 (Cont’d)\nBER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nJEDEC Standard No. 79-5\nPage 311\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.6.1   Rx DQS Jitter Sensitivity Specification (Cont’d)\nTable 414 — Rx DQS Jitter Sensitivity Specification for DDR5-6800 to 8400\n[BER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter]\n8.6.2   Test Conditions for Rx DQS Jitter Sensitivity Tests\nTable 415 lists the amount of Duty Cycle Distortion (DCD) and/or Random Jitter (Rj) that must be applied \nto the forwarded strobe when measuring the Rx DQS Jitter Sensitivity parameters specified in Table 412 \nand Table 413.\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDQ Timing Width\ntRx_DQ_tMargin\n0.850\n-\n0.850\n-\n0.850\n-\n0.850\n-\n0.850\n-\nUI\n1,2,3,8,\n9,10\nDegradation of timing width \ncompared to tRx_DQ_tMargin, \nwith DCD injection in DQS\ntRx_DQ_tMargin_\nDQS_DCD\n-\n0.05\n-\n0.05\n-\n0.05\n-\n0.05\n-\n0.05\nUI\n1,4,8,9,\n10\nDegradation of timing width \ncompared to tRx_DQ \n_tMargin, with Rj injection in \nDQS\ntRx_DQ_tMargin_\nDQS_Rj\n-\n0.07\n5\n-\n0.07\n5\n-\n0.075\n-\n0.075\n-\n0.075\nUI \n1,5,8,9,\n10\nDegradation of timing width \ncompared to tRx_DQ_tMargin, \nwith both DCD and Rj injection \nin DQS\ntRx_DQ_tMargin_\nDQS_DCD_Rj\n-\n0.12\n5\n-\n0.12\n5\n-\n0.125\n-\n0.125\n-\n0.125\nUI\n1,2,6,8,\n9,10\nDelay of any data lane relative \nto the DQS_t/DQS_c crossing\ntRx_DQS2DQ_ske\nw\n1\n3\n1\n3\n1\n3\n1\n3\n1\n3\nUI\n1,7,8,9,\n10",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "tRx_DQ_tMargin_\nDQS_DCD_Rj\n-\n0.12\n5\n-\n0.12\n5\n-\n0.125\n-\n0.125\n-\n0.125\nUI\n1,2,6,8,\n9,10\nDelay of any data lane relative \nto the DQS_t/DQS_c crossing\ntRx_DQS2DQ_ske\nw\n1\n3\n1\n3\n1\n3\n1\n3\n1\n3\nUI\n1,7,8,9,\n10\nNOTE 1\n1. Validation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter\nNOTE 1\n2. Each of tRx_DQ_tMargin_DQS_DCD, tRx_DQ_tMargin_DQS_Rj, and tRx_DQ_tMargin_DQS _DCD_Rj can be relaxed by up to 5% if \ntRx_DQ_tMargin exceeds the spec by 5% or more\nNOTE 1\n3. DQ Timing Width - timing width for any data lane using repetitive patterns (check note 4 for the pattern) measured at BER=E-9\nNOTE 1\n4. Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD injection in forwarded strobe DQS  compared to \ntRx_DQ_tMargin, measured at BER=E-9. The magnitude of DCD is specified under Test Conditions for Rx DQS Jitter Sensitivity Testing. Test using \nclock-like pattern of repeating 3 “1s” and 3 “0s”\nNOTE 1\n5. Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with only Rj injection in forwarded strobe DQS measured at \nBER=E-9, compared to tRx_tMargin. The magnitude of Rj is specified under Test Conditions for Rx DQS Jitter Sensitivity Testing.\nNOTE 1\n6. Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD and Rj injection in forwarded strobe DQS \nmeasured at BER=E-9, compared to tRx_tMargin. The magnitudes of DCD and Rj are specified under Test Conditions for Rx DQS Jitter Sensitivity \nTesting.\nNOTE 1\n7. Delay of any data lane relative to the strobe lane, as measured at the end of Tx+Channel. This parameter is a collective sum of effects of data clock \nmismatches in Tx and on the medium connecting Tx and Rx. \nNOTE 1\n8. All measurements at BER=E-9\nNOTE 1\n9. This test should be done after the DQS and DQ Voltage Sensitivity tests are completed and passing\nNOTE 2\n10. The user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ \ninput voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ \ninput voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nJEDEC Standard No. 79-5\nPage 312\n8.6.2   Test Conditions for Rx DQS Jitter Sensitivity Tests (Cont’d)\nTable 415 — Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-3200 to 4800\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nApplied DCD to \nthe DQS\ntRx_DQS_DCD\n-\n0.045\n-\n0.045\n-\n0.045\n-\n0.045\n-\n0.045\nUI\n1,2,3,6, \n7,10\nApplied Rj RMS to \nthe DQS\ntRx_DQS_Rj\n-\n0.0075\n-\n0.0075\n-\n0.0075\n-\n0.0075\n-\n0.0075\nUI\n(RMS)\n1,2,,4,6,\n8,10\nApplied DCD and \nRj RMS to the \nDQS\ntRx_DQS_DCD_Rj\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\nUI\n1,2,5,6, \n7,9, 10",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "D_Rj\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\nUI\n1,2,5,6, \n7,9, 10\nNOTE 1\nWhile imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The \nspecified voltages are at the Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding \nthe specifications, for this test.\nNOTE 2\nThe jitter response of the forwarded strobe channel will depend on the input voltage, primarily due to bandwidth limitations of the \nclock receiver. For this revision, no separate specification of jitter as a function of input amplitude is specified, instead the response \ncharacterization done at the specified clock amplitude only. The specified voltages are at the Rx input pin\nNOTE 3\nVarious DCD values should be tested, complying within the maximum limits\nNOTE 4\nVarious Rj values should be tested, complying within the maximum limits\nNOTE 5\nVarious combinations of DCD and Rj should be tested, complying within the maximum limits. The maximum timing margin \ndegradation as a result of these injected jitter is specified in Tables 412 and 413.\nNOTE 6\nAlthough DDR5 has bursty traffic, current available BERTs that can be used for this test do not support burst traffic patterns. A \ncontinuous strobe and continuous DQ are used for this parameter. The clock like pattern repeating 3 “1s” and 3 “0s” is used for this \ntest.\nNOTE 7\nDuty Cycle Distortion (in UI DCD) as applied to the input forwarded DQS from BERT (UI)\nNOTE 8\nRMS value of Rj (specified as Edge jitter) applied to the input forwarded DQS from BERT (values of the edge jitter RMS values \nspecified as % of UI)\nNOTE 9\nDuty cycle distortion (specified as UI DCD) and rms values of Rj (specified as edge jitter) applied to the input forwarded DQS from \nBERT (values of the edge jitter RMS values specified as % of UI) \nNOTE 10\nThe user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The \nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "slew rates for strobe and DQ signals as long as they meet the specification. The \nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nJEDEC Standard No. 79-5\nPage 313\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.6.2   Test Conditions for Rx DQS Jitter Sensitivity Tests (Cont’d)\nTable 416 — Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-5200 to 6400\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nApplied DCD to the \nDQS\ntRx_DQS_DCD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,6,7,10\nApplied Rj RMS to the \nDQS\ntRx_DQS_Rj\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n1,2,4,6,8,10\nApplied DCD and Rj \nRMS to the DQS\ntRx_DQS_DCD_Rj\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,5,6,7,9,10",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "BD\n-\nTBD\nUI\n1,2,3,6,7,10\nApplied Rj RMS to the \nDQS\ntRx_DQS_Rj\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n1,2,4,6,8,10\nApplied DCD and Rj \nRMS to the DQS\ntRx_DQS_DCD_Rj\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,5,6,7,9,10\nNOTE 1\nWhile imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The \nspecified voltages are at the Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding \nthe specifications, for this test.\nNOTE 2\nThe jitter response of the forwarded strobe channel will depend on the input voltage, primarily due to bandwidth limitations of the \nclock receiver. For this revision, no separate specification of jitter as a function of input amplitude is specified, instead the response \ncharacterization done at the specified clock amplitude only. The specified voltages are at the Rx input pin\nNOTE 3\nVarious DCD values should be tested, complying within the maximum limits\nNOTE 4\nVarious Rj values should be tested, complying within the maximum limits\nNOTE 5\nVarious combinations of DCD and Rj should be tested, complying within the maximum limits. The maximum timing margin \ndegradation as a result of these injected jitter is specified in a separate table\nNOTE 6\nAlthough DDR5 has bursty traffic, current available BERTs that can be used for this test do not support burst traffic patterns.  A \ncontinuous strobe and continuous DQ are used for this parameter.  The clock like pattern repeating 3 “1s” and 3 “0s” is used for this \ntest.\nNOTE 7\nDuty Cycle Distortion (in UI DCD) as applied to the input forwarded DQS from BERT (UI)\nNOTE 8\nRMS value of Rj (specified as Edge jitter) applied to the input forwarded DQS from BERT (values of the edge jitter RMS values \nspecified as % of UI)\nNOTE 9\nDuty cycle distortion (specified as UI DCD) and rms values of Rj (specified as edge jitter) applied to the input forwarded DQS from \nBERT (values of the edge jitter RMS values specified as % of UI) \nNOTE 10\nThe user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The \nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "slew rates for strobe and DQ signals as long as they meet the specification. The \nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nJEDEC Standard No. 79-5\nPage 314\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.6.2   Test Conditions for Rx DQS Jitter Sensitivity Tests (Cont’d)\nTable 417 — Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-6800 to 8400\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nApplied DCD to the \nDQS\ntRx_DQS_DCD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,6,7,10\nApplied Rj RMS to \nthe DQS\ntRx_DQS_Rj\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS\n)\n4,6,8,10\nApplied DCD and \nRj RMS to the DQS\ntRx_DQS_DCD_\nRj\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n5,6,7,9,10",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "-\nTBD\nUI\n3,6,7,10\nApplied Rj RMS to \nthe DQS\ntRx_DQS_Rj\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS\n)\n4,6,8,10\nApplied DCD and \nRj RMS to the DQS\ntRx_DQS_DCD_\nRj\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n5,6,7,9,10\nNOTE 1\nWhile imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The specified voltages are at \nthe Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nNOTE 2\nThe jitter response of the forwarded strobe channel will depend on the input voltage, primarily due to bandwidth limitations of the clock receiver. For this \nrevision, no separate specification of jitter as a function of input amplitude is specified, instead the response characterization done at the specified clock \namplitude only. The specified voltages are at the Rx input pin\nNOTE 3\nVarious DCD values should be tested, complying within the maximum limits\nNOTE 4\nVarious Rj values should be tested, complying within the maximum limits\nNOTE 5\nVarious combinations of DCD and Rj should be tested, complying within the maximum limits. The maximum timing margin degradation as a result of \nthese injected jitter is specified in a separate table\nNOTE 6\nAlthough DDR5 has bursty traffic, current available BERTs that can be used for this test do not support burst traffic patterns.  A continuous strobe and \ncontinuous DQ are used for this parameter.  The clock like pattern repeating 3 “1s” and 3 “0s” is used for this test.\nNOTE 7\nDuty Cycle Distortion (in UI DCD) as applied to the input forwarded DQS from BERT (UI)\nNOTE 8\nRMS value of Rj (specified as Edge jitter) applied to the input forwarded DQS from BERT (values of the edge jitter RMS values specified as % of UI)\nNOTE 9\nDuty cycle distortion (specified as UI DCD) and rms values of Rj (specified as edge jitter) applied to the input forwarded DQS from BERT (values of the \nedge jitter RMS values specified as % of UI) \nNOTE 10\nThe user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ input \nvoltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ input \nvoltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nJEDEC Standard No. 79-5\nPage 315\n8.7\nRx DQS Voltage Sensitivity\nThe receiver DQS (strobe) input voltage sensitivity test provides the methodology for testing the receiver’s \nsensitivity to varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj, Dj, DCD) \nand crosstalk noise.\nFigure 190 — Example of DDR5 Memory Interconnect\n8.7.2   Receiver DQS Voltage Sensitivity Parameter\nInput differential (DQS_t, DQS_c) VRx_DQS is defined and measured as shown in Tables 418 and 419, \nand Figure 191. The receiver must pass the minimum BER requirements for DDR5 (see Section 7.2.3). \nThese parameters are tested on the CTC2 card with neither additive gain nor Rx Equalization set.\nTable 418 — Rx DQS Input Voltage Sensitivity Parameter for DDR5-3200 to 4800\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDQS Rx Input Voltage Sensi-\ntivity (differential pp)\nVRx_DQS\n-\n130\n-\n115\n-\n105\n-\n100\n-\n100\nmV\n1,2,3\nNOTE 1\nRefer to Section 7.2.3 for the minimum BER requirements for DDR5\nNOTE 2\nThe validation methodology for this parameter will be covered in future ballot(s)\nNOTE 3\nTest using clock like pattern of repeating 3 “1s” and 3 “0s”\nTable 419 — Rx DQS Input Voltage Sensitivity Parameter for DDR5-5200 to 6400\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDQS Rx Input Voltage Sensitiv-\nity (differential pp)\nVRx_DQS\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3\nNOTE 1\nRefer to Section 7.2.3 for the minimum BER requirements for DDR5\nNOTE 2\nThe validation methodology for this parameter will be covered in future ballot(s)\nNOTE 3\nTest using clock like pattern of repeating 3 “1s” and 3 “0s”\nJEDEC Standard No. 79-5\nPage 316",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "s for DDR5\nNOTE 2\nThe validation methodology for this parameter will be covered in future ballot(s)\nNOTE 3\nTest using clock like pattern of repeating 3 “1s” and 3 “0s”\nJEDEC Standard No. 79-5\nPage 316\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.7.2   Receiver DQS Voltage Sensitivity Parameter (Cont’d)\nTable 420 — Rx DQS Input Voltage Sensitivity Parameter for DDR5-6800 to 8400\nFigure 191 — VRx_DQS\n8.8\nDifferential Strobe (DQS_t, DQS_c) Input Cross Point Voltage (VIX)\nFigure 192 — VIX Definition (DQS)\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDQS Rx Input Voltage \nSensitivity (differential pp)\nVRx_DQS\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3\nNOTE 1\nRefer to the minimum BER requirements for DDR5\nNOTE 2\nThe validation methodology for this parameter will be covered in future ballot(s)\nNOTE 3\nTest using clock like pattern of repeating 3 “1s” and 3 “0s”\nTable 421 — Crosspoint Voltage (VIX) for DQS Differential Input Signals\nDDR5-3200 - 4800\nDDR5-5200 - 6400\nDDR5-6800 - 8400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nDQS differential input\ncrosspoint voltage ratio\nVIX_DQS_Ratio\n-\nTBD\n-\nTBD\n-\nTBD\n%\n1,2\nNOTE 1\nThe VIX_DQS voltage is referenced to Vswing/2(mean) = (DQS_t voltage + DQS_c voltage) /2, where the mean is over TBD UI\nNOTE 2\nVIX_DQS_Ratio = (VIX_DQS / Vdiff)*100%, where Vdiff = |DQS_t voltage - DQS_c voltage|\nDifferential  Input Voltage: DQS_t - DQS_c\nJEDEC Standard No. 79-5\nPage 317\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.8.1   Differential Input Levels for DQS\nTable 423 — Differential Input Levels for DQS (DQS_t, DQS_c) for DDR5-6800 to DDR5-8400",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "has not yet been reviewed or determined to be the working assumption.\n8.8.1   Differential Input Levels for DQS\nTable 423 — Differential Input Levels for DQS (DQS_t, DQS_c) for DDR5-6800 to DDR5-8400\n8.8.2   Differential Input Slew Rate for DQS_t, DQS_c\nInput slew rate for differential signals are defined and measured as shown in Figure 193 and Tables 424 \nthrough 426.\nFigure 193 — Differential Input Slew Rate Definition for DQS_t, DQS_c\nTable 422 — Differential Input Levels for DQS (DQS_t, DQS_c) for DDR5-3200 to DDR5-6400\nFrom\nParameter\nDDR5\n3200-6400\nNote\nVIHdiffDQS\nDifferential input high measurement level (DQS_t, DQS_c)\n0.75 x Vdiffpk-pk\n1,2,3\nVILdiffDQS\nDifferential input low measurement level (DQS_t, DQS_c)\n0.25 x Vdiffpk-pk\n1,2,3\nNOTE 1\nVdiffpk-pk defined in Figure 193 \nNOTE 2\nVdiffpk-pk is the mean high voltage minus the mean low voltage over TBD samples\nNOTE 3\nAll parameters are defined over the entire clock common mode range\nFrom\nParameter\nDDR5\n6800-8400\nNote\nVIHdiffDQS\nDifferential input high measurement level (DQS_t, DQS_c)\n0.75 x Vdiffpk-pk\n1,2,3\nVILdiffDQS\nDifferential input low measurement level (DQS_t, DQS_c)\n0.25 x Vdiffpk-pk\n1,2,3\nNOTE 1\nVdiffpk-pk defined in Figure 193 \nNOTE 2\nVdiffpk-pk is the mean high voltage minus the mean low voltage over TBD samples\nNOTE 3\nAll parameters are defined over the entire clock common mode range\nTable 424 — Differential Input Slew Rate Definition for DQS_t, DQS_c\nDefined by\nNotes\nFrom\nTo\nDifferential Input slew rate for rising edge (DQS_t, \nDQS_c)\nVILdiffDQS\nVIHdiffDQS\n(VIHdiffDQS - VILdiffDQS) /deltaTRdiff\n1,2,3\nDifferential Input slew rate for falling edge (DQS_t, \nDQS_c)\nVIHdiffDQS\nVILdiffDQS\n(VIHdiffDQS - VILdiffDQS) /deltaTFdiff\n1,2,3\ndelta TRdiff\ndelta TFdiff\nJEDEC Standard No. 79-5\nPage 318",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "TRdiff\n1,2,3\nDifferential Input slew rate for falling edge (DQS_t, \nDQS_c)\nVIHdiffDQS\nVILdiffDQS\n(VIHdiffDQS - VILdiffDQS) /deltaTFdiff\n1,2,3\ndelta TRdiff\ndelta TFdiff\nJEDEC Standard No. 79-5\nPage 318\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.8.2   Differential Input Slew Rate for DQS_t, DQS_c (Cont’d)\nTable 427 — Differential Input Slew Rate for DQS_t, DQS_c for DDR5-6800 to 8400\nTable 425 — Differential Input Slew Rate for DQS_t, DQS_c for DDR5-3200 to 4800\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDifferential Input Slew Rate for \nDQS_t, DQS_c\nSRIdif-\nf_DQS\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nV/ns\n1\nNOTE 1\nOnly applies when both DQS_t and DQS_c are transitioning.\nTable 426 — Differential Input Slew Rate for DQS_t, DQS_c for DDR5-5200 to 6400\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDifferential Input Slew Rate for \nDQS_t, DQS_c\nSRIdiff_DQS\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nV/ns\n1\nNOTE 1\nOnly applies when both DQS_t and DQS_c are transitioning.\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDifferential Input Slew \nRate for DQS_t, DQS_c\nSRIdiff\n_DQS\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nV/\nns\n1\nNOTE 1\n1. Only applies when both DQS_t and DQS_c are transitioning.\nJEDEC Standard No. 79-5\nPage 319\n8.9\nRx DQ Voltage Sensitivity\n8.9.1   Overview\nThe receiver data input voltage sensitivity test provides the methodology for testing the receiver’s \nsensitivity to varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj, Dj, DCD) \nand crosstalk noise.\nFigure 194 — Example of DDR5 Memory Interconnect",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ting the receiver’s \nsensitivity to varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj, Dj, DCD) \nand crosstalk noise.\nFigure 194 — Example of DDR5 Memory Interconnect\n8.9.2   Receiver DQ Input Voltage Sensitivity Parameters\nInput single-ended VRx_DQ is defined and measured as shown in Tables 428 and 429, and Figure 195. \nThe receiver must pass the minimum BER requirements for DDR5 (see Section 7.2.3). These parameters \nare tested on the CTC2 card with neither additive gain nor Rx Equalization set.\nTable 428 — Rx DQ Input Voltage Sensitivity Parameters for DDR5-3200 to 4800\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMinimum DQ Rx input voltage sen-\nsitivity applied around Vref\nVRx_DQ\n-\n85\n-\n75\n-\n70\n-\n65\n-\n65\nmV\n1,2,3\nNOTE 1\nRefer to Section 7.2.3 for the minimum BER requirements for DDR5\nNOTE 2\nThe validation methodology for this parameter will be covered in future ballot(s)\nNOTE 3\nRecommend testing using clock like pattern such as repeating 3 “1s” and 3 “0s”\nTable 429 — Rx DQ Input Voltage Sensitivity Parameters for DDR5-5200 to 6400\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMinimum DQ Rx input voltage sensi-\ntivity applied around Vref\nVRx_DQ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3\nNOTE 1\nRefer to Section 7.2.3 for the minimum BER requirements for DDR5\nNOTE 2\nThe validation methodology for this parameter will be covered in future ballot(s)\nNOTE 3\nRecommend testing using clock like pattern such as repeating 3 “1s” and 3 “0s”\nJEDEC Standard No. 79-5\nPage 320\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.9.2   Receiver DQ Input Voltage Sensitivity Parameters (Cont’d)\nTable 430 — Rx DQ Input Voltage Sensitivity Parameters for DDR5-6800 to 8400",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "been reviewed or determined to be the working assumption.\n8.9.2   Receiver DQ Input Voltage Sensitivity Parameters (Cont’d)\nTable 430 — Rx DQ Input Voltage Sensitivity Parameters for DDR5-6800 to 8400\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMinimum DQ Rx input voltage \nsensitivity applied around Vref\nVRx_DQ\n-\n85\n-\n75\n-\n70\n-\n65\n-\n65\nmV\n1,2,3\nNOTE 1\n1. Refer to the minimum BER requirements for DDR5\nNOTE 2\n2. The validation methodology for this parameter will be covered in future ballot(s)\nNOTE 3\n3. Recommend testing using clock like pattern such as repeating 3 “1s” and 3 “0s”\nSingle-Ended Input Voltage: DQ\nJEDEC Standard No. 79-5\nPage 321\n8.10\nRx Stressed Eye\nThe stressed eye tests provide the methodology for creating the appropriate stress for the DRAM’s receiver \nwith the combination of ISI (both loss and reflective), jitter (Rj, Dj, DCD), and crosstalk noise. The \nreceiver must pass the appropriate BER rate when the equivalent stressed eye is applied through the \ncombination of ISI, jitter and crosstalk.\nFigure 196 — Example of Rx Stressed Test Setup in the Presence of ISI, Jitter and Crosstalk\nFigure 197 — Example of Rx Stressed Eye Height and Eye Width\n8.10.1   Parameters for DDR5 Rx Stressed Eye Tests\nTable 431 — Test Conditions for Rx Stressed Eye Tests for DDR5-3200 to 4800\nBER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak\nDDR5-3200\nDDR5-\n3600\nDDR5-\n4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nEye height of stressed eye \nfor Golden Reference \nChannel 1\nRxEH_Stressed_Eye_-\nGolden_Ref_Channel_1\n-\n95\n-\n85\n-\n80\n-\n75\n-\n70\nmV\n1,2,3,\n4,5,6,\n7,8\nEye width of stressed eye \nGolden Reference\nChannel 1\nRxEW_Stressed_Eye_-\nGolden_Ref_Channel_1\n-\n0.25\n-\n0.25\n-\n0.25\n-\n0.25\n-\n0.25\nUI\n1,2,3,\n4,5,6,\n7,8\nVswing stress to meet the \ndata eye\nVswing_Stressed_Eye_-\nGolden_Ref_Channel_1\n-\n600\n-\n600\n-\n600\n-\n600\n-\n600\nmV\n1.2",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "d_Eye_-\nGolden_Ref_Channel_1\n-\n0.25\n-\n0.25\n-\n0.25\n-\n0.25\n-\n0.25\nUI\n1,2,3,\n4,5,6,\n7,8\nVswing stress to meet the \ndata eye\nVswing_Stressed_Eye_-\nGolden_Ref_Channel_1\n-\n600\n-\n600\n-\n600\n-\n600\n-\n600\nmV\n1.2\nInjected sinusoidal jitter at \n200 MHz to meet the data \neye\nSj_Stressed_Eye_Gold-\nen_Ref_Channel_1\n0\n0.45\n0\n0.45\n0\n0.45\n0\n0.45\n0\n0.45\nUI\np-p\n1,2\nInjected Random wide band \n(10 MHz-1 GHz) Jitter to \nmeet the data eye\nRj_Stressed_Eye_Gold-\nen_Ref_Channel_1\n0\n0.04\n0\n0.04\n0\n0.04\n0\n0.04\n0\n0.04\nUI\nRMS\n1,2\nInjected voltage noise as \nPRBS23, or \nInjected voltage noise at 2.1 \nGHz\nVnoise_Stressed_Eye_-\nGolden_Ref_Channel_1\n0\n125\n0\n125\n0\n125\n0\n125\n0\n125\nmV p-p\n1,2\nGolden Reference Channel \n1 Characteristics as\nmeasured at TBD\nGolden_Ref_Chan-\nnel_1_Characteristics\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\ndB\n3\nInterconnect (ISI, Jitter, Xtalk)\nDQS\nDQS#\nInterconnect\nEye Height\nEye Width\nJEDEC Standard No. 79-5\nPage 322\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nNOTE 1\nMust meet minimum BER requirement with eye at receiver after equalization\nNOTE 2\nThese parameters are applied on the defined golden reference channel with parameters TBD.\nNOTE 3\nDFE tap range limits apply: sum of absolute values of Tap-2, Tap-3, and Tap-4 shall be less than 60mV (|Tap-2| + |Tap-3| + |Tap-4| < \n60mV).\nNOTE 4\nEvaluated with no DC supply voltage drift.\nNOTE 5\nEvaluated with no temperature drift.\nNOTE 6\nSupply voltage noise limited according to DC bandwidth spec, see Section 6.2\nNOTE 7\nThe stressed eye is to be assumed to have a diamond shape\nNOTE 8\nThe VREFDQ, DFE Gain Bias Step, and DFE Taps 1,2,3,4 Bias Step can be adjusted as needed, without exceeding the specifications, \nfor this test, including the limits placed in Note 3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "amond shape\nNOTE 8\nThe VREFDQ, DFE Gain Bias Step, and DFE Taps 1,2,3,4 Bias Step can be adjusted as needed, without exceeding the specifications, \nfor this test, including the limits placed in Note 3\nTable 432 — Test Conditions for Rx Stressed Eye Tests for DDR5-5200 to 6400\nBER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nEye height of stressed eye for \nGolden Reference Channel 1\nRxEH_Stressed_Eye_Gold-\nen_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,\n4,5,6, \n7,8\nEye width of stressed eye \nGolden Reference Channel 1\nRxEW_Stressed_Eye_Gold-\nen_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,\n4,5,6, \n7,8\nVswing stress to meet the data \neye\nVswing_Stressed_Eye_Gold-\nen_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1.2\nInjected sinusoidal jitter at \n200 MHz to meet the data eye\nSj_Stressed_Eye_Gold-\nen_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\np-p\n1,2\nInjected Random wide band \n(10 MHz-1 GHz) Jitter to meet \nthe data eye\nRj_Stressed_Eye_Gold-\nen_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI RMS\n1,2\nInjected voltage noise as \nPRBS23, or \nInjected voltage noise\nat 2.1 GHz\nVnoise_Stressed_Eye_Gold-\nen_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV \np-p\n1,2\nGolden Reference Channel 1 \nCharacteristics as measured at \nTBD\nGolden_Ref_Chan-\nnel_1_Characteristics\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\ndB\n3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "e_Gold-\nen_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV \np-p\n1,2\nGolden Reference Channel 1 \nCharacteristics as measured at \nTBD\nGolden_Ref_Chan-\nnel_1_Characteristics\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\ndB\n3\nNOTE 1\nMust meet minimum BER requirement with eye at receiver after equalization\nNOTE 2\nThese parameters are applied on the defined golden reference channel with parameters TBD.\nNOTE 3\nDFE tap range limits apply: sum of absolute values of Tap-2, Tap-3, and Tap-4 shall be less than 60mV (|Tap-2| + |Tap-3| + |Tap-4| < \n60mV).\nNOTE 4\nEvaluated with no DC supply voltage drift.\nNOTE 5\nEvaluated with no temperature drift.\nNOTE 6\nSupply voltage noise limited according to DC bandwidth spec, see Section 6.2\nNOTE 7\nThe stressed eye is to be assumed to have a diamond shape\nNOTE 8\nThe VREFDQ, DFE Gain Bias Step, and DFE Taps 1,2,3,4 Bias Step can be adjusted as needed, without exceeding the specifications, \nfor this test, including the limits placed in Note 3\nTable 431 — Test Conditions for Rx Stressed Eye Tests for DDR5-3200 to 4800 (Cont’d)\nBER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak\nDDR5-3200\nDDR5-\n3600\nDDR5-\n4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nJEDEC Standard No. 79-5\nPage 323\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.10.1   Parameters for DDR5 Rx Stressed Eye Tests (Cont’d)\nTable 433 — Test Conditions for Rx Stressed Eye Tests for DDR5-6800 to 8400\nBER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak\nDDR5-6800\nDDR5-\n7200\nDDR5-\n8400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nEye height of stressed eye \nfor Golden Reference \nChannel 1\nRxEH_Stressed_Eye_-\nGolden_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,\n4,5,6, \n7,8",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "t\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nEye height of stressed eye \nfor Golden Reference \nChannel 1\nRxEH_Stressed_Eye_-\nGolden_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,\n4,5,6, \n7,8\nEye width of stressed eye \nGolden Reference\nChannel 1\nRxEW_Stressed_Eye_-\nGolden_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,\n4,5,6,\n7,8\nVswing stress to meet the \ndata eye\nVswing_Stressed_Eye_-\nGolden_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1.2\nInjected sinusoidal jitter at \n200 MHz to meet the data \neye\nSj_Stressed_Eye_Gold-\nen_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\np-p\n1,2\nInjected Random wide band \n(10 MHz-1 GHz) Jitter to \nmeet the data eye\nRj_Stressed_Eye_Gold-\nen_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI \nRMS\n1,2\nInjected voltage noise as \nPRBS23, or \nInjected voltage noise\nat 2.1 GHz\nVnoise_Stressed_Eye_-\nGolden_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV \np-p\n1,2\nGolden Reference Channel \n1 Characteristics as\nmeasured at TBD\nGolden_Ref_Chan-\nnel_1_Characteristics\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\ndB\n3\nNOTE 1\n1. Must meet minimum BER requirement with eye at receiver after equalization\nNOTE 2\nThese parameters are applied on the defined golden reference channel with parameters TBD.\nNOTE 3\nDFE tap range limits apply: sum of absolute values of Tap-2, Tap-3, and Tap-4 shall be less than 60mV (|Tap-2| + |Tap-3| + |Tap-4| < \n60mV).\nNOTE 4\nEvaluated with no DC supply voltage drift.\nNOTE 5\nEvaluated with no temperature drift.\nNOTE 6\nSupply voltage noise limited according to DC bandwidth spec, see Section 6.2.\nNOTE 7\nThe stressed eye is to be assumed to have a diamond shape\nNOTE 8\nThe VREFDQ, DFE Gain Bias Step, and DFE Taps 1,2,3,4 Bias Step can be adjusted as needed, without exceeding the specifications, \nfor this test, including the limits placed in Note 3\nJEDEC Standard No. 79-5\nPage 324\n8.11\nConnectivity Test Mode - Input level and Timing Requirement",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "as needed, without exceeding the specifications, \nfor this test, including the limits placed in Note 3\nJEDEC Standard No. 79-5\nPage 324\n8.11\nConnectivity Test Mode - Input level and Timing Requirement\nDuring CT Mode, input levels are defined as follows. \nTEN pin: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ\nCS_n: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ. \nTest Input pins: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ.\nRESET_n: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ.\nPrior to the assertion of the TEN pin, all voltage supplies must be valid and stable.\nUpon the assertion of the TEN pin, the CK_t and CK_c signals will be ignored and the DDR5 memory \ndevice will enter into the CT mode after time tCT_Enable. In the CT mode, no refresh activities in the \nmemory arrays, initiated either externally (i.e., auto-refresh) or internally (i.e., self-refresh), will be \nmaintained.\nThe TEN pin may be asserted after the DRAM has completed power-on, after RESET_n has de-asserted, \nthe wait time after the RESET_n de-assertion has elapsed, and prior to starting clocks (CK_t, CK_c).\nThe TEN pin may be de-asserted at any time in the CT mode. Upon exiting the CT mode, the states of the \nDDR5 memory device are unknown and the integrity of the original content of the memory array is not \nguaranteed; therefore, the reset initialization sequence is required.\nAll output signals at the test output pins will be stable within tCT_valid after the test inputs have been \napplied to the test input pins with TEN input and CS_n input maintained High and Low respectively.\nFigure 198 — Timing Diagram for Connectivity Test (CT) Mode\nTable 434 — AC Parameters for Connectivity Test (CT) Mode\nVALID Input\nVALID Input\nVALID Input\nVALID Input\nJEDEC Standard No. 79-5\nPage 325\n8.11.1   Connectivity Test (CT) Mode Input Levels\nThe input parameters in Table 435 will be applied for DDR5 SDRAM Input Signals during Connectivity \nTest Mode.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Input\nJEDEC Standard No. 79-5\nPage 325\n8.11.1   Connectivity Test (CT) Mode Input Levels\nThe input parameters in Table 435 will be applied for DDR5 SDRAM Input Signals during Connectivity \nTest Mode.\nFigure 199 — TEN Input Slew Rate Definition\nTable 435 — CMOS Rail to Rail Input Levels for TEN, CS_n and Test Inputs\nParameter \nSymbol\nMin\nMax\nUnit\nNotes\nTEN AC Input High Voltage \nVIH(AC)_TEN \n0.8 * VDDQ \nVDDQ \nV\n1\nTEN DC Input High Voltage \nVIH(DC)_TEN \n0.7 * VDDQ \nVDDQ \nV\nTEN DC Input Low Voltage \nVIL(DC)_TEN \nVSS \n0.3 * VDDQ \nV\nTEN AC Input Low Voltage \nVIL(AC)_TEN \nVSS \n0.2 * VDDQ\nV\n2\nTEN Input signal Falling time \nTF_input_TEN \n-\n10\nns\nTEN Input signal Rising time \nTR_input_TEN \n-\n10\nns\nNOTE 1\nOvershoot might occur. It should be limited by the Absolute Maximum DC Ratings (see Table 390).\nNOTE 2\nUndershoot might occur. It should be limited by Absolute Maximum DC Ratings (see Table 390).\nTF_input_TEN\nTR_input_TEN\nJEDEC Standard No. 79-5\nPage 326\n8.11.2   CMOS Rail to Rail Input Levels for RESET_n\nFigure 200 — RESET_n Input Slew Rate Definition\nTable 436 — CMOS Rail to Rail Input Levels for RESET_n\nParameter\nSymbol\nMin\nMax\nUnit\nNOTE\nAC Input High Voltage \nVIH(AC)_RESET \n0.8*VDDQ\nVDDQ\nV\n5\nDC Input High Voltage \nVIH(DC)_RESET \n0.7*VDDQ\nVDDQ\nV\n2\nDC Input Low Voltage \nVIL(DC)_RESET \nVSS\n0.3*VDDQ\nV\n1\nAC Input Low Voltage \nVIL(AC)_RESET \nVSS\n0.2*VDDQ\nV\n6\nRising time \nTR_RESET \n-\n1.0\nus\nRESET pulse width \ntPW_RESET \n1.0\n-\nus\n3,4",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "0.7*VDDQ\nVDDQ\nV\n2\nDC Input Low Voltage \nVIL(DC)_RESET \nVSS\n0.3*VDDQ\nV\n1\nAC Input Low Voltage \nVIL(AC)_RESET \nVSS\n0.2*VDDQ\nV\n6\nRising time \nTR_RESET \n-\n1.0\nus\nRESET pulse width \ntPW_RESET \n1.0\n-\nus\n3,4\nNOTE 1\nAfter RESET_n is registered LOW, RESET_n level shall be maintained below VIL(DC)_RESET during tPW_RESET, otherwise, \nSDRAM may not be reset.\nNOTE 2\nOnce RESET_n is registered HIGH, RESET_n level must be maintained above VIH(DC)_RESET, otherwise, SDRAM operation will \nnot be guaranteed until it is reset asserting RESET_n signal LOW.\nNOTE 3\nRESET is destructive to data contents.\nNOTE 4\nThis definition is applied only for “Reset Procedure at Power Stable”.\nNOTE 5\nOvershoot might occur. It should be limited by the Absolute Maximum DC Ratings (see Table 390).\nNOTE 6\nUndershoot might occur. It should be limited by Absolute Maximum DC Ratings (see Table 390).\nJEDEC Standard No. 79-5\nPage 327\n9\nAC & DC Output Measurement Levels and Timing\n9.1\nOutput Driver DC Electrical Characteristics for DQS and DQ\nThe DDR5 driver supports two different Ron values. These Ron values are referred as strong (low Ron) \nand weak mode (high Ron). A functional representation of the output buffer is shown in Figure 201.\nOutput driver impedance RON is defined as follows:\nThe individual pull-up and pull-down resistors (RONPu and RONPd) are defined as follows:\nFigure 201 — Output Drive, Chip In Drive Mode\n \nTable 437 — Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm; Entire \nOperating Temperature Range; after Proper ZQ Calibration\nRONNOM \nResistor \nVout\nMin\nNom\nMax\nUnit\nNOTE\nVOLdc= 0.5*VDDQ  \n0.8\n1\n1.1\nRZQ/7\n1,2\nVOMdc= 0.8* VDDQ  \n0.9\n1\n1.1\nRZQ/7\n1,2\nVOHdc= 0.95* VDDQ \n0.9\n1\n1.25\nRZQ/7\n1,2\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/7\n1,2\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/7\n1,2\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/7\n1,2\nVOLdc= 0.5*VDDQ  \n0.8\n1\n1.1\nRZQ/5\n1,2\nVOMdc= 0.8* VDDQ  \n0.9\n1\n1.1\nRZQ/5\n1,2\nVOHdc= 0.95* VDDQ \n0.9\n1\n1.25\nRZQ/5\n1,2\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/5\n1,2",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "7\n1,2\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/7\n1,2\nVOLdc= 0.5*VDDQ  \n0.8\n1\n1.1\nRZQ/5\n1,2\nVOMdc= 0.8* VDDQ  \n0.9\n1\n1.1\nRZQ/5\n1,2\nVOHdc= 0.95* VDDQ \n0.9\n1\n1.25\nRZQ/5\n1,2\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/5\n1,2\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/5\n1,2\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/5\n1,2\nI out\nunder the condition that RONPd is off\nI out\nunder the condition that RONPu is off\nTo\nother\ncircuity\nlike\nRCV, ...\nJEDEC Standard No. 79-5\nPage 328\n9.2\nOutput Driver DC Electrical Characteristics for Loopback Signals LBDQS, LBDQ\nThe DDR5 Loopback driver supports 34 ohms. A functional representation of the output buffer is shown in \nFigure 202.\nFigure 202 — Output Driver for Loopback Signals\nMismatch between pull-up and \npull-down, MMPuPd \nVOMdc= 0.8* VDDQ \n-10\n10\n% \n1,2,3,4\nMismatch DQ-DQ within byte \nvariation pull-up, MMPudd \nVOMdc= 0.8* VDDQ \n10\n% \n1,2,4\nMismatch DQ-DQ within byte \nvariation pull-dn, MMPddd \nVOMdc= 0.8* VDDQ \n10\n% \n1,2,4\nNOTE 1\nThe tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if \ntemperature or voltage changes after calibration, see following section on voltage and temperature sensitivity (TBD). \nNOTE 2\nPull-up and pull-dn output driver impedances are recommended to be calibrated at 0.8 * VDDQ. Other calibration schemes may be \nused to achieve the linearity spec shown here, e.g., calibration at 0.5 * VDDQ and 0.95  * VDDQ. \nNOTE 3\nMeasurement definition for mismatch between pull-up and pull-down, MMPuPd : Measure RONPu and RONPD both at 0.8*VDD \nseparately; Ronnom is the nominal Ron value\nNOTE 4\nRON variance range ratio to RON Nominal value in a given component, including DQS_t and DQS_c.\nNOTE 5\nThis parameter of x16 device is specified for Upper byte and Lower byte.\nTable 437 — Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm; Entire \nOperating Temperature Range; after Proper ZQ Calibration (Cont’d)\nRONNOM \nResistor \nVout\nMin\nNom\nMax\nUnit\nNOTE\nMMPuPd = \nRONPu -RONPd",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "iver DC Electrical Characteristics, Assuming RZQ = 240ohm; Entire \nOperating Temperature Range; after Proper ZQ Calibration (Cont’d)\nRONNOM \nResistor \nVout\nMin\nNom\nMax\nUnit\nNOTE\nMMPuPd = \nRONPu -RONPd\nMMPudd = \nRONPuMax -RONPuMin\nMMPddd = \nRONPdMax -RONPdMin\nI out\nunder the condition that RONPd is off\nI out\nunder the condition that RONPu is off\nTo\nother\ncircuity\nlike\nRCV, ...\nJEDEC Standard No. 79-5\nPage 329\n9.2   Output Driver DC Electrical Characteristics for Loopback Signals LBDQS, LBDQ (Cont’d)\nTable 438 — Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm Entire \nOperating Temperature Range; after Proper ZQ Calibration\nRONNOM \nResistor \nVout\nMin\nNom\nMax\nUnit\nNotes\nVOLdc= 0.5*VDDQ\n0.8\n1\n1.1\nRZQ/7\n1,2\nVOMdc= 0.8* VDDQ\n0.9\n1\n1.1\nRZQ/7\n1,2\nVOHdc= 0.95* VDDQ \n0.9\n1\n1.25\nRZQ/7\n1,2\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/7\n1,2\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/7\n1,2\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/7\n1,2\nMismatch between pull-up and \npull-down, MMPuPd \nVOMdc= 0.8* VDDQ \n-10\n10\n%\n1,2,3,4\nMismatch LBDQS-LBDQ within \ndevice variation pull-up, MMPudd \nVOMdc= 0.8* VDDQ \n10\n%\n1,2,4\nMismatch LBDQS-LBDQ within \ndevice variation pull-dn, MMPddd \nVOMdc= 0.8* VDDQ \n10\n%\n1,2,4\nNOTE 1\nThe tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if \ntemperature or voltage changes after calibration, see following section on voltage and temperature sensitivity (TBD). \nNOTE 2\nPull-up and pull-dn output driver impedances are recommended to be calibrated at 0.8 * VDDQ. Other calibration schemes may be \nused to achieve the linearity spec shown , e.g., calibration at 0.5 * VDDQ and 0.95 * VDDQ. \nNOTE 3\nMeasurement definition for mismatch between pull-up and pull-down, MMPuPd : Measure RONPu and RONPD both at 0.8*VDD \nseparately; Ronnom is the nominal Ron value\nNOTE 4\nRON variance range ratio to RON Nominal value in a given component, including LBDQS and LBDQ.\nMMPuPd = \nRONPu -RONPd\nMMPudd = \nRONPuMax -RONPuMin",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "DD \nseparately; Ronnom is the nominal Ron value\nNOTE 4\nRON variance range ratio to RON Nominal value in a given component, including LBDQS and LBDQ.\nMMPuPd = \nRONPu -RONPd\nMMPudd = \nRONPuMax -RONPuMin\nMMPddd = \nRONPdMax -RONPdMin\nJEDEC Standard No. 79-5\nPage 330\n9.3\nLoopback Output Timing\nLoopback strobe LBDQS to Loopback data LBDQ relationship is illustrated in Figure 203.\n-\ntLBQSH describes the single-ended LBDQS strobe high pulse width\n-\ntLBQSL describes the single-ended LBDQS strobe low pulse width\n-\ntLBDQSQ describes the latest valid transition of LBDQ measured at both rising and falling edges of LBDQS\n-\ntLBQH describes the earliest invalid transition of LBDQ measured at both rising and falling edges of LBDQS\n-\ntLBDVW describes the data valid window per device per UI and is derived from (tLBQH-tLBDQSQ) of each UI \non a given DRAM\nTable 439 — Loopback Output Timing Parameters for DDR5-3200 to 4800\nSpeed\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nLoopback LBDQS Output Low Time\ntLBQSL\n0.7\n-\n0.7\n-\n0.7\n-\n0.7\n-\n0.7\n-\ntCK\n1\nLoopback LBDQS Output High Time\ntLBQSH\n0.7\n-\n0.7\n-\n0.7\n-\n0.7\n-\n0.7\n-\ntCK\n1\nLoopback LBDQS to LBDQ Skew\ntLBDQSQ\n0.2\n-\n0.2\n-\n0.2\n-\n0.2\n-\n0.2\n-\ntCK/2\n1\nLoopback LBDQ Output Time from \nLBDQS\ntLBQH\n3.6\n-\n3.6\n-\n3.6\n-\n3.6\n-\n3.6\n-\ntCK/2\n1\nLoopback Data valid window (tLBQH-\ntLBDQSQ) of each UI per DRAM\ntLBDVW\n3.4\n-\n3.4\n-\n3.4\n-\n3.4\n-\n3.4\n-\ntCK/2\n1\nNOTE 1\nBased on Loopback 4-way interleave setting (see Section 3.5.54)\nTable 440 — Loopback Output Timing Parameters for DDR5-5200 to 6400\nSpeed\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nLoopback LBDQS Output Low Time\ntLBQSL\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK\n1\nLoopback LBDQS Output High Time\ntLBQSH\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK\n1\nLoopback LBDQS to LBDQ Skew\ntLBDQSQ\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK/2\n1\nLoopback LBDQ Output Time from LBDQS\ntLBQH\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK/2\n1",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "DQS Output High Time\ntLBQSH\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK\n1\nLoopback LBDQS to LBDQ Skew\ntLBDQSQ\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK/2\n1\nLoopback LBDQ Output Time from LBDQS\ntLBQH\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK/2\n1\nLoopback Data valid window (tLBQH-tLBD-\nQSQ) of each UI per DRAM\ntLBDVW\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK/2\n1\nNOTE 1\nBased on Loopback 4-way interleave setting (see Section 3.5.54)\nJEDEC Standard No. 79-5\nPage 331\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.3   Loopback Output Timing (Cont’d)\nTable 441 — Loopback Output Timing Parameters for DDR5-6800 to 8400\nNote(s):\n1: Based on Loopback 4-way interleave setting (see MR53)\nFigure 203 — Loopback Strobe to Data Relationship\nSpeed\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nUnits\nNOT\nE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nLoopback LBDQS Output Low Time\ntLBQSL\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK\n1\nLoopback LBDQS Output High Time\ntLBQSH\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK\n1\nLoopback LBDQS to LBDQ Skew\ntLBDQSQ\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK/2\n1\nLoopback LBDQ Output Time from LB-\nDQS\ntLBQH\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK/2\n1\nLoopback Data valid window (tLBQH-\ntLBDQSQ) of each UI per DRAM\ntLBDVW\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK/2\n1\ntLBQSL\ntLBQSH\ntLBQSL\nJEDEC Standard No. 79-5\nPage 332\n9.3.1   Alert_n Output Drive Characteristic\nA functional representation of the output buffer is shown in Figure 204. Output driver impedance RON is \ndefined as follows:\nFigure 204 — Output Buffer Function\nTable 442 — RONPd Vout Values\nResistor\nVout\nMin\nMax\nUnit\nNOTE\nVOLdc= 0.1* VDDQ \n0.3\n1.1\nRZQ/7\nVOMdc = 0.8* VDDQ\n0.4\n1.1\nRZQ/7\nVOHdc = 0.95* VDDQ\n0.4\n1.25\nRZQ/7\nl  Iout  l\nunder the condition that RONPu is off\nJEDEC Standard No. 79-5\nPage 333\n9.3.2   Output Driver Characteristic of Connectivity Test (CT) Mode",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "DQ\n0.4\n1.1\nRZQ/7\nVOHdc = 0.95* VDDQ\n0.4\n1.25\nRZQ/7\nl  Iout  l\nunder the condition that RONPu is off\nJEDEC Standard No. 79-5\nPage 333\n9.3.2   Output Driver Characteristic of Connectivity Test (CT) Mode\nFollowing Output driver impedance RON will be applied to the Test Output Pin during Connectivity Test \n(CT) Mode.\nThe individual pull-up and pull-down resistors (RONPu_CT and RONPd_CT) are defined as follows:\nFigure 205 — Output Driver\nTable 443 — RONNOM_CT Vout Values\nRONNOM_CT\nResistor\nVout\nMax\nUnits\nNOTE\nVOBdc = 0.2 x VDDQ\n1.9\nRZQ/7\n1,2\nVOLdc = 0.5 x VDDQ\n2.0\nRZQ/7\n1,2\nVOMdc = 0.8 x VDDQ\n2.2\nRZQ/7\n1,2\nVOHdc = 0.95 x VDDQ\n2.5\nRZQ/7\n1,2\nVOBdc = 0.2 x VDDQ\n1.9\nRZQ/7\n1,2\nVOLdc = 0.5 x VDDQ\n2.0\nRZQ/7\n1,2\nVOMdc = 0.8 x VDDQ\n2.2\nRZQ/7\n1,2\nVOHdc = 0.95 x VDDQ\n2.5\nRZQ/7\n1,2\nNOTE 1\nConnectivity test mode uses un-calibrated drivers, showing the full range over PVT. No mismatch between pull up and pull down is \ndefined. \nNOTE 2\nUncalibrated drive strength tolerance is specified at +/- 30%\nRONPu_CT =\nVDDQ-VOUT\nTo\nother\ncircuity\nlike\nRCV,...\nJEDEC Standard No. 79-5\nPage 334\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.4\nSingle-Ended Output Levels - VOL/VOH\nTable 445 — Single-Ended Output Levels for DDR5-6800 to DDR5-8400\n9.5\nSingle-Ended Output Levels - VOL/VOH for Loopback Signals\nTable 447 — Single-Ended Output Levels for Loopback Signals DDR5-6800 to DDR5-6800\nTable 444 — Single-Ended Output Levels for DDR5-3200 to DDR5-6400\nSymbol\nParameter\nDDR5-3200-6400\nUnits\nNote\ns\nVOH\nOutput high measurement level (for output SR)\n0.75 x Vpk-pk\nV\n1\nVOL\nOutput low measurement level (for output SR)\n0.25 x Vpk-pk\nV\n1\nNOTE 1\nVpk-pkis the mean high voltage minus the mean low voltage over TBD samples.\nSymbol\nParameter\nDDR5-6800-8400\nUnits Notes\nVOH\nOutput high measurement level (for output SR)\n0.75 x Vpk-pk\nV\n1",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "k\nV\n1\nNOTE 1\nVpk-pkis the mean high voltage minus the mean low voltage over TBD samples.\nSymbol\nParameter\nDDR5-6800-8400\nUnits Notes\nVOH\nOutput high measurement level (for output SR)\n0.75 x Vpk-pk\nV\n1\nVOL\nOutput low measurement level (for output SR)\n0.25 x Vpk-pk\nV\n1\nNOTE 1\nVpk-pkis the mean high voltage minus the mean low voltage over TBD samples.\nTable 446 — Single-Ended Output Levels for Loopback Signals DDR5-3200 to DDR5-6400\nSymbol\nParameter\nDDR5-3200-6400\nUnits\nNotes\nVOH\nOutput high measurement level (for output SR)\n0.75 x Vpk-pk\nV\n1\nVOL\nOutput low measurement level (for output SR)\n0.25 x Vpk-pk\nV\n1\nNOTE 1\nVpk-pkis the mean high voltage minus the mean low voltage over TBD samples.\nSymbol\nParameter\nDDR5-3200-6400\nUnits Notes\nVOH\nOutput high measurement level (for output SR)\n0.75 x Vpk-pk\nV\n1\nVOL\nOutput low measurement level (for output SR)\n0.25 x Vpk-pk\nV\n1\nNOTE 1\nVpk-pkis the mean high voltage minus the mean low voltage over TBD samples.\nJEDEC Standard No. 79-5\nPage 335\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.6\nSingle-Ended Output Slew Rate\nWith the reference load for timing measurements, output slew rate for falling and rising edges is defined \nand measured between VOL and VOH for single ended signals as shown in Table 448 and Figure 206.\nFigure 206 — Single-Ended Output Slew Rate Definition\nTable 451 — Single-Ended Output Slew Rate for DDR5-6800 to DDR5-8400\nTable 448 — Single-Ended Output Slew Rate Definition\nSingle ended output slew rate for rising edge \nVOL\nVOH\n[VOH-VOL] / delta TRse\nSingle ended output slew rate for falling edge \nVOH\nVOL\n[VOH-VOL] / delta TFse\nNOTE 1\nOutput slew rate is verified by design and characterization, and may not be subject to production test.\nTable 449 — Single-Ended Output Slew Rate for DDR5-3200 to DDR5-4800",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "OH-VOL] / delta TFse\nNOTE 1\nOutput slew rate is verified by design and characterization, and may not be subject to production test.\nTable 449 — Single-Ended Output Slew Rate for DDR5-3200 to DDR5-4800\nSpeed\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nSingle ended output slew rate\nSRQse\n8\n18\n8\n18\n8\n18\n8\n18\n8\n18\nV/ns\nTable 450 — Single-Ended Output Slew Rate for DDR5-5200 to DDR5-6400\nSpeed\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nSingle ended output slew rate\nSRQse\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nV/ns\nSpeed\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nSingle ended output slew rate\nSRQse\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nV/ns\ndelta TRdiff\ndelta TFdiff\nJEDEC Standard No. 79-5\nPage 336\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.7\nDifferential Output Levels\nTable 453 — Differential AC & DC Output Levels for DDR5-6800 to DDR5-8400\n9.8\nDifferential Output Slew Rate\nWith the reference load for timing measurements, output slew rate for falling and rising edges is defined \nand measured between VOLdiff and VOHdiff for differential signals as shown in Table 454 and Figure 207\nFigure 207 — Differential Output Slew Rate Definition\nTable 452 — Differential Output Levels for DDR5-3200 to DDR5-6400\nSymbol\nParameter\nDDR5-3200-6400\nUnits\nNotes\nVOHdiff\nDifferential output high measurement level (for output SR)\n0.75 x Vdiffpk-pk\nV\n1\nVOLdiff\nDifferential output low measurement level (for output SR)\n0.25 x Vdiffpk-pk\nV\n1\nNOTE 1\nVdiffpk-pkis the mean high voltage minus the mean low voltage over TBD samples.\nSymbol\nParameter\nDDR5-6800-8400\nUnits\nNotes",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "al output low measurement level (for output SR)\n0.25 x Vdiffpk-pk\nV\n1\nNOTE 1\nVdiffpk-pkis the mean high voltage minus the mean low voltage over TBD samples.\nSymbol\nParameter\nDDR5-6800-8400\nUnits\nNotes\nVOHdiff\nDifferential output high measurement level (for output SR)\n0.7 x Vpeak2peak\nV\n1\nVOLdiff\nDifferential output low measurement level (for output SR)\n0.3 x Vpeak2peak\nV\n1\nNOTE 1\nVdiffpk-pkis the mean high voltage minus the mean low voltage over TBD samples.\nTable 454 — Differential Output Slew Rate Definition\nDifferential output slew rate for rising edge \nVOLdiff\nVOHdiff\n[VOHdiff-VOLdiff] / delta TRdiff\nDifferential output slew rate for falling edge \nVOHdiff\nVOLdiff\n[VOHdiff-VOLdiff] / delta TFdiff\nNOTE\nOutput slew rate is verified by design and characterization, and may not be subject to production test.\ndelta TRdiff\ndelta TFdiff\nJEDEC Standard No. 79-5\nPage 337\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.8   Differential Output Slew Rate (Cont’d)\nTable 457 — Differential Output Slew Rate for DDR5-6800 to DDR5-8400\n9.9\nTx DQS Jitter\nThe Random Jitter (Rj) specified is a random jitter meeting a Gaussian distribution. The Deterministic \nJitter (Dj) specified is bounded. The DDR5 device output jitter must not exceed maximum values specified \nin Table 458.\nFigure 208 — Example of DDR5 Memory Interconnect – Tx DQS Jitter\nTable 455 — Differential Output Slew Rate for DDR5-3200 to DDR5-4800\nSpeed\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nDifferential output slew rate\nSRQdiff\n16\n36\n16\n36\n16\n36\n16\n36\n16\n36\nV/ns\nTable 456 — Differential Output Slew Rate for DDR5-5200 to DDR5-6400\nSpeed\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "36\n16\n36\n16\n36\n16\n36\nV/ns\nTable 456 — Differential Output Slew Rate for DDR5-5200 to DDR5-6400\nSpeed\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nDifferential output slew rate\nSRQdiff\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nV/ns\nSpeed\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nDifferential output slew rate\nSRQdiff\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nV/ns\nJEDEC Standard No. 79-5\nPage 338\n9.9   Tx DQS Jitter (Cont’d)\nTable 458 — Tx DQS Jitter Parameters for DDR5-3200 to 4800\nDj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nRj RMS Value of 1-UI \nJitter without BUJ\ntTx_D-\nQS_1UI_R-\nj_NoBUJ\n-\ntCK_\n1UI_Rj\n_\nNoBUJ\n+\n0.002\ntCK_\n1UI_Rj_\nNoBUJ\n+\n0.002\n-\ntCK_\n1UI_Rj_\nNoBUJ\n+\n0.002\n-\ntCK_\n1UI_Rj_\nNoBUJ\n+\n0.002\n-\ntCK_\n1UI_Rj_\nNoBUJ\n+\n0.002\n1,2,3,4, \n5,6,7,8,9, \n10,11,12\nDj pp Value of 1-UI Jit-\nter without BUJ\ntTx_D-\nQS_1UI_D-\nj_NoBUJ\n-\n0.150\n-\n0.150\n-\n0.150\n-\n0.150\n-\n0.150\nUI\n1,2,3,5,6, \n7,8,9,10, \n11\nRj RMS Value of N-UI \njitter without BUJ, \nwhere 1<N< 4\ntTx_D-\nQS_NUI_R-\nj_NoBUJ\n-\ntCK_\nNUI_Rj\n_\nNoBUJ\n+\n0.002\ntCK_\nNUI_Rj\n_\nNoBUJ\n+\n0.002\ntCK_\nNUI_Rj_\nNoBUJ\n+\n0.002\ntCK_\nNUI_Rj_\nNoBUJ\n+\n0.002\ntCK_\nNUI_Rj_\nNoBUJ\n+\n0.002\n1,2,3,5,6, \n7,8,9,10, \n11,12\nDj pp Value of N-UI Jit-\nter without BUJ, \nwhere 1<N < 4\ntTx_D-\nQS_NUI_D-\nj_NoBUJ\n-\n0.150\n-\n0.150\n-\n0.150\n-\n0.150\n-\n0.150\nUI\n1,2,3,5,6, \n7,8,9,10, \n11",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "UI_Rj_\nNoBUJ\n+\n0.002\n1,2,3,5,6, \n7,8,9,10, \n11,12\nDj pp Value of N-UI Jit-\nter without BUJ, \nwhere 1<N < 4\ntTx_D-\nQS_NUI_D-\nj_NoBUJ\n-\n0.150\n-\n0.150\n-\n0.150\n-\n0.150\n-\n0.150\nUI\n1,2,3,5,6, \n7,8,9,10, \n11\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no \nsocket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated \nwithin tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM \ncomponent, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a \nsmall group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send \npatterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be \ncases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link \nfeasibility\nNOTE 2\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no \nsocket in the transmitter measurement setup, in many cases the contribution of BUJ is not significant or can be estimated within \ntolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, \nthe contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group \nof selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send patterns to \nthe corresponding RX receivers, so as to excite realistic on-die noise profile from device switching. Note that there may be cases when \none of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility\nNOTE 3\nThe validation methodology for these parameters will be covered in future ballots\nNOTE 4\nRj RMS value of 1-UI jitter. Without BUJ, but on-die system like noise present. This extraction is to be done after software correction \nof DCD\nNOTE 5\nSee Section 7.2 for details on the minimum BER requirements\nNOTE 6\nSee Section 7.3 for details on UI, NUI and Jitter definitions\nNOTE 7\nDuty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature \nprior to running the Tx DQ Jitter test\nNOTE 8\nThe Mode Registers for the Duty Cycle Adjuster are MR43 and MR44, and the Mode Registers for the Per Pin DCA of DQS are \nMR103 - MR110. \nNOTE 9\nSpread Spectrum Clocking (SSC) must be disabled while running the Tx DQ Jitter test\nNOTE 10\nThese parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending \nout continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 11\nTested on the CTC2 card only\nNOTE 12\nThe max value of tTx_DQS_Rj_1UI_NoBUJ and tTx_DQS_Rj_NUI_NoBUJ can be 6mUI RMS",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ntinuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 11\nTested on the CTC2 card only\nNOTE 12\nThe max value of tTx_DQS_Rj_1UI_NoBUJ and tTx_DQS_Rj_NUI_NoBUJ can be 6mUI RMS\nJEDEC Standard No. 79-5\nPage 339\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.9   Tx DQS Jitter (Cont’d)\nTable 459 — Tx DQS Jitter Parameters for DDR5-5200 to 6400\nDj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nStrobe Duty Cycle Error\ntTx_DQS_Duty_UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4, \n5,6,7,8,9, \n10,11,12\nStrobe Duty Cycle Error\ntTx_DQS_Duty_UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,5,6, \n7,8,9,10, \n11\nStrobe Duty Cycle Error\ntTx_DQS_Duty_UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,5,6, \n7,8,9,10, \n11,12\nStrobe Duty Cycle Error\ntTx_DQS_Duty_UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,5,6, \n7,8,9,10, \n11",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "8,9,10, \n11\nStrobe Duty Cycle Error\ntTx_DQS_Duty_UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,5,6, \n7,8,9,10, \n11,12\nStrobe Duty Cycle Error\ntTx_DQS_Duty_UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,5,6, \n7,8,9,10, \n11\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no \nsocket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated \nwithin tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM \ncomponent, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a \nsmall group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send \npatterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be \ncases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link \nfeasibility\nNOTE 2\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no \nsocket in the transmitter measurement setup, in many cases the contribution of BUJ is not significant or can be estimated within \ntolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, \nthe contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group \nof selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send patterns to \nthe corresponding RX receivers, so as to excite realistic on-die noise profile from device switching. Note that there may be cases when \none of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility\nNOTE 3\nThe validation methodology for these parameters will be covered in future ballots\nNOTE 4\nRj RMS value of 1-UI jitter. Without BUJ, but on-die system like noise present. This extraction is to be done after software correction \nof DCD\nNOTE 5\nSee Section 7.2 for details on the minimum BER requirements\nNOTE 6\nSee Section 7.3 for details on UI, NUI and Jitter definitions\nNOTE 7\nDuty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature \nprior to running the Tx DQ Jitter test\nNOTE 8\nThe Mode Registers for the Duty Cycle Adjuster are MR43 and MR44, the Mode Register for the Per Pin DCA of DQS are MR103 - \nMR110. \nNOTE 9\nSpread Spectrum Clocking (SSC) must be disabled while running the Tx DQ Jitter test\nNOTE 10\nThese parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending \nout continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 11\nTested on the CTC2 card only\nNOTE 12\nThe max value of tTx_DQS_Rj_1UI_NoBUJ and tTx_DQS_Rj_NUI_NoBUJ can be 6mUI RMS",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ntinuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 11\nTested on the CTC2 card only\nNOTE 12\nThe max value of tTx_DQS_Rj_1UI_NoBUJ and tTx_DQS_Rj_NUI_NoBUJ can be 6mUI RMS\nJEDEC Standard No. 79-5\nPage 340\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.9   Tx DQS Jitter (Cont’d)\nTable 460 — Tx DQS Jitter Parameters for DDR5-6800 to 8400\n[Dj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak]\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nRj RMS Value of 1-UI \nJitter without BUJ\ntTx_DQS_1UI_\nRj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS\n)\n1,2,3,4\n, \n5,6,7,8\n,9, \n10,11,\n12\nDj pp Value of 1-UI \nJitter without BUJ\ntTx_DQS_1UI_\nDj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,5\n,6,7,8,\n9,10,1\n1\nRj RMS Value of N-UI \njitter without BUJ, \nwhere 1<N< 4\ntTx_DQS_NUI_\nRj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS\n)\n1,2,3,5\n,6,7,8,\n9,10,1\n1,12\nDj pp Value of N-UI \nJitter without BUJ, \nwhere 1<N < 4\ntTx_DQS_NUI_\nDj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,5\n,6,7,8,\n9,10,1\n1",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "BD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS\n)\n1,2,3,5\n,6,7,8,\n9,10,1\n1,12\nDj pp Value of N-UI \nJitter without BUJ, \nwhere 1<N < 4\ntTx_DQS_NUI_\nDj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,5\n,6,7,8,\n9,10,1\n1\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter \nmeasurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the \ntransmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. \nTo minimize the impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off \n(sending DC), while the remaining TX lanes send patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device \nswitching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to \ndetermine link feasibility\nNOTE 2\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter \nmeasurement setup, in many cases the contribution of BUJ is not significant or can be estimated within tolerable error even with all the transmitter lanes \nsending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the \nimpact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while \nthe remaining TX lanes send patterns to the corresponding RX receivers, so as to excite realistic on-die noise profile from device switching. Note that \nthere may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility\nNOTE 3\nThe validation methodology for these parameters will be covered in future ballots\nNOTE 4\nRj RMS value of 1-UI jitter. Without BUJ, but on-die system like noise present. This extraction is to be done after software correction of DCD\nNOTE 5\nSee Section 7.2 for details on the minimum BER requirements\nNOTE 6\nSee Section 7.3 for details on UI, NUI and Jitter definitions\nNOTE 7\nDuty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Duty Cycle Adjuster feature prior to running the Tx DQ Jitter test\nNOTE 8\nThe Mode Registers for the Duty Cycle Adjuster are MR43 and MR44 \nNOTE 9\nSpread Spectrum Clocking (SSC) must be disabled while running the Tx DQ Jitter test\nNOTE 10\nThese parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending out continuous \nMRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 11\nTested on the CTC2 card only\nNOTE 12\nThe max value of tTx_DQS_Rj_1UI_NoBUJ and tTx_DQS_Rj_NUI_NoBUJ can be 6mUI RMS",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "tinuous \nMRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 11\nTested on the CTC2 card only\nNOTE 12\nThe max value of tTx_DQS_Rj_1UI_NoBUJ and tTx_DQS_Rj_NUI_NoBUJ can be 6mUI RMS\nJEDEC Standard No. 79-5\nPage 341\nThe Random Jitter (Rj) specified is a random jitter meeting a Gaussian distribution. The Deterministic \nJitter (Dj) specified is bounded. The DDR5 device output jitter must not exceed maximum values specified \nin Table 461.\nFigure 209 — Example of DDR5 Memory Interconnect – Tx DQ Jitter\nJEDEC Standard No. 79-5\nPage 342\n9.10.2   Tx DQ Jitter Parameters\nTable 461 — Tx DQ Jitter Parameters for DDR5-3200 to 4800\nDj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nRj RMS of 1-UI jit-\nter without BUJ\ntTx_D-\nQ_1UI_R-\nj_NoBUJ\n-\ntCK_ \n1UI_Rj_ \nNoBUJ \n+ \n0.002\ntCK_ \n1UI_Rj_ \nNoBUJ \n+ \n0.002\ntCK_ \n1UI_Rj_ \nNoBUJ \n+ \n0.002\ntCK_ \n1UI_Rj_ \nNoBUJ \n+ \n0.002\ntCK_ \n1UI_Rj_ \nNoBUJ \n+ \n0.002\n1,3,4,5,7,\n8,9,10, \n11,12,13,\n14\nDj pp 1-UI jitter \nwithout BUJ\ntTx_D-\nQ_1UI_D-\nj_NoBUJ\n-\n0.150\n-\n0.150\n-\n0.150\n-\n0.150\n-\n0.150\nUI\n3,5,7,\n8,9,10, \n11,12,13\nRj RMS of N-UI jit-\nter without BUJ, \nwhere 1<N<4\ntTx_D-\nQ_NUI_R-\nj_NoBUJ\n-\ntCK_ \nNUI_Rj_ \nNoBUJ \n+ \n0.002\ntCK_ \nNUI_Rj_ \nNoBUJ \n+ \n0.002\ntCK_ \nNUI_Rj_ \nNoBUJ \n+ \n0.002\ntCK_ \nNUI_Rj_ \nNoBUJ \n+ \n0.002\ntCK_ \nNUI_Rj_ \nNoBUJ \n+ \n0.002\n3,5,7,\n8,9,10, \n11,12,13,\n14\nDj pp N-UI jitter \nwithout BUJ, where \n1<N<4\ntTx_D-\nQ_NUI_D-\nj_NoBUJ\n-\n0.150\n-\n0.150\n-\n0.150\n-\n0.150\n-\n0.150\nUI\n3,6,7, \n8,9,10, \n11,12,13\nDelay of any data \nlane relative to \nstrobe lane\ntTx_D-\nQS2DQ\n-0.100\n0.100\n-0.100\n0.100\n-0.100\n0.100\n-0.100\n0.100\n-0.100\n0.100\nUI\n3,5,6,7,9,\n10,11,12,\n13",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "0\n-\n0.150\n-\n0.150\nUI\n3,6,7, \n8,9,10, \n11,12,13\nDelay of any data \nlane relative to \nstrobe lane\ntTx_D-\nQS2DQ\n-0.100\n0.100\n-0.100\n0.100\n-0.100\n0.100\n-0.100\n0.100\n-0.100\n0.100\nUI\n3,5,6,7,9,\n10,11,12,\n13\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no \nsocket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated \nwithin tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM \ncomponent, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a \nsmall group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send \npatterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be \ncases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link \nfeasibility.\nNOTE 2\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no \nsocket in the transmitter measurement setup, in many cases, the contribution of BUJ is not significant or can be estimated within \ntolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, \nthe contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group \nof selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send patterns to \nthe corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when \none of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility\nNOTE 3\nThe validation methodology for these parameters will be covered in future ballots\nNOTE 4\nRj RMS value of 1-UI jitter without BUJ, but on-die system like noise present. This extraction is to be done after software correction \nof DCD\nNOTE 5\nDelay of any data lane relative to strobe lane, as measured at Tx output\nNOTE 6\nVref noise level to DQ jitter should be adjusted to minimize DCD\nNOTE 7\nSee Section 7.2 for details on the minimum BER requirements \nNOTE 8\nSee Section 7.3 for details on UI, NUI and Jitter definitions\nNOTE 9\nDuty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature \nprior to running this test\nNOTE 10\nThe Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQLx are \nMR(133+8x) and MR(134+8x), where 0≤x≤7, and the Mode Registers for the Per Pin DCA of DQUy are MR(197+8y) and \nMR(198+8y), where 0≤y≤7.\nNOTE 11\nSpread Spectrum Clocking (SSC) must be disabled while running this test\nNOTE 12\nThese parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending \nout continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 13\nTested on the CTC2 card only\nNOTE 14\nThe max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NUI_NoBUJ can be 6mUI RMS",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 13\nTested on the CTC2 card only\nNOTE 14\nThe max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NUI_NoBUJ can be 6mUI RMS\nJEDEC Standard No. 79-5\nPage 343\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.10.2   Tx DQ Jitter Parameters (Cont’d)\nTable 462 — Tx DQ Jitter Parameters for DDR5-5200 to 6400\nDj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDQ Duty Cycle Error \ntTx_DQ_Du-\nty_UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,4,10,11, \n12,13,14,15, \n16,17\nRj RMS of 1-UI jitter \nwithout BUJ\ntTx_D-\nQ_1UI_R-\nj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n1,3,5,9,11,12,\n13,14, 15, \n16,17,18\nDj pp 1-UI jitter with-\nout BUJ\ntTx_D-\nQ_1UI_D-\nj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,6,9,11,\n12,13,14, \n15,16,17\nRj RMS of N-UI jitter \nwithout BUJ, where \n1<N<4\ntTx_D-\nQ_NUI_R-\nj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n3,7,9,11,\n12,13,14, \n15,16,17,18\nDj pp N-UI jitter with-\nout BUJ, where \n1<N<4\ntTx_D-\nQ_NUI_D-\nj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,8,10,11, \n12,13,14, \n15,16,17\nDelay of any data \nlane relative to strobe \nlane\ntTx_DQS2DQ\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\nUI\n3,9,10,11,13,\n14, 15,16,17",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "_NUI_D-\nj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,8,10,11, \n12,13,14, \n15,16,17\nDelay of any data \nlane relative to strobe \nlane\ntTx_DQS2DQ\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\nUI\n3,9,10,11,13,\n14, 15,16,17\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no \nsocket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated \nwithin tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM \ncomponent, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a \nsmall group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send \npatterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be \ncases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link \nfeasibility.\nNOTE 2\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no \nsocket in the transmitter measurement setup, in many cases, the contribution of BUJ is not significant or can be estimated within \ntolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, \nthe contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group \nof selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send patterns to \nthe corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases \nwhen one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link \nfeasibility\nNOTE 3\nThe validation methodology for these parameters will be covered in future ballots\nNOTE 4\nRj RMS value of 1-UI jitter without BUJ, but on-die system like noise present. This extraction is to be done after software correction \nof DCD\nNOTE 5\nDelay of any data lane relative to strobe lane, as measured at Tx output\nNOTE 6\nVref noise level to DQ jitter should be adjusted to minimize DCD\nNOTE 7\nSee Section 7.2 for details on the minimum BER requirements \nNOTE 8\nSee Section 7.3 for details on UI, NUI and Jitter definitions\nNOTE 9\nDuty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature \nprior to running this test\nNOTE 10\nThe Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQLx are \nMR(133+8x) and MR(134+8x), where 0≤x≤7, and the Mode Registers for the Per Pin DCA of DQUy are MR(197+8y) and \nMR(198+8y), where 0≤y≤7. \nNOTE 11\nSpread Spectrum Clocking (SSC) must be disabled while running this test\nNOTE 12\nThese parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for \nsending out continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 13\nTested on the CTC2 card only\nNOTE 14\nThe max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NUI_NoBUJ can be 6mUI RMS",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 13\nTested on the CTC2 card only\nNOTE 14\nThe max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NUI_NoBUJ can be 6mUI RMS\nJEDEC Standard No. 79-5\nPage 344\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.10.2   Tx DQ Jitter Parameters (Cont’d)\nTable 463 — Tx DQ Jitter Parameters for DDR5-6800 to 8400\n[Dj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak]\nDDR5-6800\nDDR5-7200\nDDR5-766000\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDQ Duty Cycle \nError \ntTx_DQ_Dut\ny_UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,4,10, \n11,12,13,1\n4,15,16,17\nRj RMS of 1-UI \njitter without BUJ\ntTx_DQ_1UI\n_Rj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS\n)\n1,3,5,9,11,\n12,13,14, \n15, \n16,17,18\nDj pp 1-UI jitter \nwithout BUJ\ntTx_DQ_1UI\n_Dj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,6,9,11,\n12,13,14, \n15,16,17\nRj RMS of N-UI \njitter without BUJ, \nwhere 1<N<4\ntTx_DQ_NUI\n_Rj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS\n)\n3,7,9,11,1\n2,13,14, \n15,16,17,1\n8\nDj pp N-UI jitter \nwithout BUJ, \nwhere 1<N<4\ntTx_DQ_NUI\n_Dj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,8,10,11, \n12,13,14, \n15,16,17\nDelay of any data \nlane relative to \nstrobe lane\ntTx_DQS2D\nQ\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\nUI\n3,9,10, \n11,13,14, \n15,16,17",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "TBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,8,10,11, \n12,13,14, \n15,16,17\nDelay of any data \nlane relative to \nstrobe lane\ntTx_DQS2D\nQ\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\nUI\n3,9,10, \n11,13,14, \n15,16,17\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter \nmeasurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the \ntransmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. \nTo minimize the impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off \n(sending DC), while the remaining TX lanes send patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device \nswitching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to \ndetermine link feasibility.\nNOTE 2\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter \nmeasurement setup, in many cases, the contribution of BUJ is not significant or can be estimated within tolerable error even with all the transmitter lanes \nsending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the \nimpact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while \nthe remaining TX lanes send patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there \nmay be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility\nNOTE 3\nThe validation methodology for these parameters will be covered in future ballots\nNOTE 4\nRj RMS value of 1-UI jitter without BUJ, but on-die system like noise present. This extraction is to be done after software correction of DCD\nNOTE 5\nDelay of any data lane relative to strobe lane, as measured at Tx output\nNOTE 6\nVref noise level to DQ jitter should be adjusted to minimize DCD\nNOTE 7\nSee Chapter 7 for details on the minimum BER requirements \nNOTE 8\nSee Chapter 7 for details on UI, NUI and Jitter definitions\nNOTE 9\nDuty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Duty Cycle Adjuster feature prior to running this test\nNOTE 10\nThe Mode Registers for the Duty Cycle Adjuster are MR43 and MR44 \nNOTE 11\nSpread Spectrum Clocking (SSC) must be disabled while running this test\nNOTE 12\nThese parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending out continuous \nMRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 13\nTested on the CTC2 card only\nNOTE 14\nThe max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NU_NoBUJ can be 6mUI RMS",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "continuous \nMRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 13\nTested on the CTC2 card only\nNOTE 14\nThe max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NU_NoBUJ can be 6mUI RMS\nJEDEC Standard No. 79-5\nPage 345\n9.11\nTx DQ Stressed Eye\nTx DQ stressed eye height and eye width must meet minimum specification values at BER=E-9 and \nconfidence level 99.5%. Tx DQ Stressed Eye shows the DQS to DQ skew for both Eye Width and Eye \nHeight. In order to support different Host Receiver (Rx) designs, it is the responsibility of the Host to \nensure the advanced DQS edges are adjusted accordingly via the Read DQS Offset Timing mode register \nsettings (MR40 OP[3:0]).\nFigure 210 — Example of DDR5 Memory Interconnect – Tx DQ Stressed Eye\nFigure 211 — Read Burst Example for pin DQx Depicting Bit 0 and 5 Relative to the DQS Edge for \n0 UI Skew\nFigure 212 — Read Burst Example for Pin DQx Depicting Bit 0 and 5 Relative to the DQS Edge for \n2 UI Skew with Read DQS Offset Timing set to 1 Clock (2UI)\nD0\nD4\nD5\nD3\nD2\nD1\nD6\nD10 D11\nD9\nD8\nD7\nD12\nD15\nD14\nD13\n0UI \nDQS to DQ \nSkew\n0UI \nDQS to DQ \nSkew\nt0\nt1\nt4\nt5\nt6\nt-1\nt-2\nt-3\nt-4\nt2\nt3\nt7\nt8\nt9\nt10\nD0\nD4\nD5\nD3\nD2\nD1\nD6\nD10 D11\nD9\nD8\nD7\nD12\nD15\nD14\nD13\nt0\nt1\nt4\nt5\nt6\nt-1\nt-2\nt-3\nt-4\nt2\nt3\nt7\nt8\nt9\nt10\nJEDEC Standard No. 79-5\nPage 346\n9.11.1   Tx DQ Stressed Eye Parameters\nTable 464 — Tx DQ Stressed Eye Parameters for DDR5-3200 to 4800\nEH=Eye Height, EW=Eye Width; BER=Bit Error Rate, SES=Stressed Eye Skew\nDDR5-\n4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nEye Height specified at \nthe transmitter with a \nskew between DQ and \nDQS of 1UI\nTxEH_DQ_SES_1UI\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nmV\n1,2,3,4,\n6,7,8,9,\n10\nEye Width specified at the \ntransmitter with a skew \nbetween DQ and DQS of \n1UI\nTxEW_DQ_SES_1UI\n0.72\n-\n0.72\n-\n0.72\n-\n0.72\n-\n0.72\n-\nUI\n1,2,3,4,\n6,7,8,9,\n10\nEye Height specified at \nthe transmitter with a \nskew between DQ and \nDQS of 2UI\nTxEH_DQ_SES_2UI\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nmV\n1,2,3,4,\n6,7,8,9,\n10",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "72\n-\n0.72\n-\n0.72\n-\n0.72\n-\nUI\n1,2,3,4,\n6,7,8,9,\n10\nEye Height specified at \nthe transmitter with a \nskew between DQ and \nDQS of 2UI\nTxEH_DQ_SES_2UI\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nmV\n1,2,3,4,\n6,7,8,9,\n10\nEye Width specified at the \ntransmitter with a skew \nbetween DQ and DQS of \n2UI\n-\n0.72\n-\n0.72\n-\n0.72\n-\n0.72\n-\nUI\n1,2,3,4,\n6,7,8,9,\n10\nEye Height specified at \nthe transmitter with a \nskew between DQ and \nDQS of 3UI\nTxEH_DQ_SES_3UI\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nmV\n1,2,3,4,\n6,7,8,9,\n10\nEye Width specified at the \ntransmitter with a skew \nbetween DQ and DQS of \n3UI\nTxEW_DQ_SES_3UI\n0.72\n-\n0.72\n-\n0.72\n-\n0.72\n-\n0.72\n-\nUI\n1,2,3,4,\n6,7,8,9,\n10\nEye Height specified at \nthe transmitter with a \nskew between DQ and \nDQS of 4UI\nTxEH_DQ_SES_4UI\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nmV\n1,2,3,4,\n5,6,7,8,\n9,10\nEye Width specified at the \ntransmitter with a skew \nbetween DQ and DQS of \n4UI\nTxEW_DQ_SES_4UI\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nUI\n1,2,3,4,\n5,6,7,8,\n9,10\nEye Height specified at \nthe transmitter with a \nskew between DQ and \nDQS of 5UI\nTxEH_DQ_SES_5UI\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nmV\n1,2,3,4,\n5,6,7,8,\n9,10\nJEDEC Standard No. 79-5\nPage 347\nEye Width specified at the \ntransmitter with a skew \nbetween DQ and DQS of \n5UI\nTxEW_DQ_SES_5UI\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nUI\n1,2,3,4,\n5,6,7,8,\n9,10",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ",\n5,6,7,8,\n9,10\nJEDEC Standard No. 79-5\nPage 347\nEye Width specified at the \ntransmitter with a skew \nbetween DQ and DQS of \n5UI\nTxEW_DQ_SES_5UI\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nUI\n1,2,3,4,\n5,6,7,8,\n9,10\nNOTE 1\nMinimum BER E-9 and Confidence Level of 99.5% per pin\nNOTE 2\nRefer to Section 7.2.3\nNOTE 3\nThe validation methodology for these parameters will be covered in future ballot(s)\nNOTE 4\nMismatch is defined as DQS to DQ mismatch, in UI increments\nNOTE 5\nThe number of UI’s accumulated will depend on the speed of the link. For higher speeds, higher UI accumulation may be specified. \nFor lower speeds, N=4,5 UI may not be applicable\nNOTE 6\nDuty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature \nprior to running this test\nNOTE 7\nThe Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQS are \nMR103-MR110, the Mode Registers for the Per Pin DCA of DQLx are MR(133+8x) and MR(134+8x), where 0≤x≤7, and the Mode \nRegisters for the Per Pin DCA of DQUy are MR(197+8y) and MR(198+8y), where 0≤y≤7. \nNOTE 8\nSpread Spectrum Clocking (SSC) must be disabled while running this test\nNOTE 9\nThese parameters are tested using the continuous PRBS8 LFSR training pattern which are sent out on all DQ lanes off the dram device \nwithout the need for sending out continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 10\nTested on the CTC2 card only\nNOTE 11\nMatched DQS to DQ would require the DQs to be adjusted by 0.5UI to place it in the center of the DQ eye. 1UI mismatch would \nrequire the DQS to be adjusted 1.5UI. Generally, for XUI mismatch the DQ must be adjusted XUI + 0.5UI to be placed in the center \nof the eye.\nTable 464 — Tx DQ Stressed Eye Parameters for DDR5-3200 to 4800 (Cont’d)\nEH=Eye Height, EW=Eye Width; BER=Bit Error Rate, SES=Stressed Eye Skew\nDDR5-\n4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "464 — Tx DQ Stressed Eye Parameters for DDR5-3200 to 4800 (Cont’d)\nEH=Eye Height, EW=Eye Width; BER=Bit Error Rate, SES=Stressed Eye Skew\nDDR5-\n4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nJEDEC Standard No. 79-5\nPage 348\n9.11.1   Tx DQ Stressed Eye Parameters (Cont’d)\nTable 465 — Tx DQ Stressed Eye Parameters for DDR5-5200 to 6400\nEH=Eye Height, EW=Eye Width; BER=Bit Error Rate\nDDR5-\n6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nEye Height specified at the transmitter \nwith a skew between DQ and DQS of \n1UI\nTxEH_DQ_SES_1UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4, \n6,7,8,9, \n10\nEye Width specified at the transmitter \nwith a skew between DQ and DQS of \n1UI\nTxEW_DQ_SES_1UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4, \n6,7,8,9, \n10\nEye Height specified at the transmitter \nwith a skew between DQ and DQS of \n2UI\nTxEH_DQ_SES_2UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4, \n6,7,8,9 \n,10\nEye Width specified at the transmitter \nwith a skew between DQ and DQS of \n2UI\nTxEW_DQ_SES_2UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4, \n6,7,8,9, \n10\nEye Height specified at the transmitter \nwith a skew between DQ and DQS of \n3UI\nTxEH_DQ_SES_3UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4, \n6,7,8,9, \n10\nEye Width specified at the transmitter \nwith a skew between DQ and DQS of \n3UI\nTxEW_DQ_SES_3UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4, \n6,7,8,9, \n10\nEye Height specified at the transmitter \nwith a skew between DQ and DQS of \n4UI\nTxEH_DQ_SES_4UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4, \n5,6,7,8, \n9,10\nEye Width specified at the transmitter \nwith a skew between DQ and DQS of \n4UI\nTxEW_DQ_SES_4UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4, \n5,6,7,8, \n9,10\nEye Height specified at the transmitter \nwith a skew between DQ and DQS of \n5UI\nTxEH_DQ_SES_5UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4, \n5,6,7,8, \n9,10\nEye Width specified at the transmitter \nwith a skew between DQ and DQS of \n5UI\nTxEW_DQ_SES_5UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4, \n5,6,7,8, \n9,10",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "I\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4, \n5,6,7,8, \n9,10\nEye Width specified at the transmitter \nwith a skew between DQ and DQS of \n5UI\nTxEW_DQ_SES_5UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4, \n5,6,7,8, \n9,10\nNOTE 1\nMinimum BER E-9 and Confidence Level of 99.5% per pin\nNOTE 2\nRefer to Section 7.2.3\nNOTE 3\nThe validation methodology for these parameters will be covered in future ballot(s)\nNOTE 4\nMismatch is defined as DQS to DQ mismatch, in UI increments\nNOTE 5\nThe number of UI’s accumulated will depend on the speed of the link. For higher speeds, higher UI accumulation may be specified. \nFor lower speeds, N=4,5 UI may not be applicable\nNOTE 6\nDuty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature prior \nto running this test\nNOTE 7\nThe Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQS are \nMR103-MR110, the Mode Registers for the Per Pin DCA of DQLx are MR(133+8x) and MR(134+8x), where 0≤x≤7, and the Mode \nRegisters for the Per Pin DCA of DQUy are MR(197+8y) and MR(198+8y), where 0≤y≤7 \nNOTE 8\nSpread Spectrum Clocking (SSC) must be disabled while running this test\nNOTE 9\nThese parameters are tested using the continuous PRBS8 LFSR training pattern which are sent out on all DQ lanes off the dram device \nwithout the need for sending out continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature.\nNOTE 10\nTested on the CTC2 card only\nJEDEC Standard No. 79-5\nPage 349\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.11.1   Tx DQ Stressed Eye Parameters (Cont’d)\nTable 466 — Tx DQ Stressed Eye Parameters for DDR5-6800 to 8400\n[EH=Eye Height, EW=Eye Width; BER=Bit Error Rate]\nDDR5-\n8400\nUni\nt\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Eye Parameters (Cont’d)\nTable 466 — Tx DQ Stressed Eye Parameters for DDR5-6800 to 8400\n[EH=Eye Height, EW=Eye Width; BER=Bit Error Rate]\nDDR5-\n8400\nUni\nt\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nEye Height specified at the transmit-\nter with a skew between DQ and \nDQS of 1UI\nTxEH_DQ_SES_1UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4\n,6,7,8,\n9,10\nEye Width specified at the transmit-\nter with a skew between DQ and \nDQS of 1UI\nTxEW_DQ_SES_1U\nI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4\n,6,7,8,\n9,10\nEye Height specified at the transmit-\nter with a skew between DQ and \nDQS of 2UI\nTxEH_DQ_SES_2UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4\n,6,7,8,\n9,10\nEye Width specified at the transmit-\nter with a skew between DQ and \nDQS of 2UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4\n,6,7,8,\n9,10\nEye Height specified at the transmit-\nter with a skew between DQ and \nDQS of 3UI\nTxEH_DQ_SES_3UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4\n,6,7,8,\n9,10\nEye Width specified at the transmit-\nter with a skew between DQ and \nDQS of 3UI\nTxEW_DQ_SES_3U\nI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4\n,6,7,8,\n9,10\nEye Height specified at the transmit-\nter with a skew between DQ and \nDQS of 4UI\nTxEH_DQ_SES_4UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4\n,5,6,7,\n8,9,10\nEye Width specified at the transmit-\nter with a skew between DQ and \nDQS of 4UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4\n,5,6,7,\n8,9,10\nEye Height specified at the transmit-\nter with a skew between DQ and \nDQS of 5UI\nTxEH_DQ_SES_5UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4\n,5,6,7,\n8,9,10\nEye Width specified at the transmit-\nter with a skew between DQ and \nDQS of 5UI\nTxEW_DQ_SES_5U\nI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4\n,5,6,7,\n8,9,10",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "TBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4\n,5,6,7,\n8,9,10\nEye Width specified at the transmit-\nter with a skew between DQ and \nDQS of 5UI\nTxEW_DQ_SES_5U\nI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4\n,5,6,7,\n8,9,10\nNOTE 1\nMinimum BER E-9 and Confidence Level of 99.5% per pin\nNOTE 2\nRefer to the minimum Bit Error Rate (BER) requirements for DDR5\nNOTE 3\nThe validation methodology for these parameters will be covered in future ballot(s)\nNOTE 4\nMismatch is defined as DQS to DQ mismatch, in UI increments\nNOTE 5\nThe number of UI’s accumulated will depend on the speed of the link. For higher speeds, higher UI accumulation may be specified. For lower speeds, N=4,5 \nUI may not be applicable\nNOTE 6\nDuty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Duty Cycle Adjuster feature prior to running this test\nNOTE 7\nThe Mode Registers for the Duty Cycle Adjuster are MR43 and MR44 \nNOTE 8\nSpread Spectrum Clocking (SSC) must be disabled while running this test\nNOTE 9\nThese parameters are tested using the continuous PRBS8 LFSR training pattern which are sent out on all DQ lanes off the dram device without the need for \nsending out continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 10\nTested on the CTC2 card only\nJEDEC Standard No. 79-5\nPage 350\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nDDR5 Standard Speed Bins are defined as:\n3200 / 3600 / 4000 / 4400 / 4800 / 5200 / 5600 / 6000 / 6400\nFuture Speed Bins, (which are just placeholders) are defined as:\n6800 / 7200 / 7600 / 8000 / 8400\n10.1\nDDR5-3200 Speed Bins and Operations\nTable 467 — DDR5-3200 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-3200A\nDDR5-3200B\nDDR5-3200C\nUnit\nNOTE\nCL-nRCD-nRP\n22-22-22\n26-26-26\n28-28-28\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "d Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-3200A\nDDR5-3200B\nDDR5-3200C\nUnit\nNOTE\nCL-nRCD-nRP\n22-22-22\n26-26-26\n28-28-28\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n13.750\n16.250\n17.500\nns\n7\nACT to internal read or \nwrite delay time \ntRCD\n13.750\n16.250\n17.500\nns\n7\nRow Precharge Time \ntRP\n13.750\n16.250\n17.500\nns\n7\nACT to PRE command \nperiod \ntRAS\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\n32.00\n5 x \ntREFI1\nns\n7\nACT to ACT or REF com-\nmand period \ntRC\n45.750\n48.250\n49.500\nns\n7\nCAS Write Latency\nCWL\nCWL=CL-2\n(20)\nCWL=CL-2 \n(24)\nCWL=CL-2 \n(26)\nns\nRead CL \nWrite CWL\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK(AVG)\n0.952 (2100)\n<= 1.010 \n(1980)\n0.952 (2100)\n<= 1.010 \n(1980)\n0.952 (2100)\n<= 1.010 \n(1980)\nns\n1,2,3,6,9\n13.750\nCL=22, \nCWL=20\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.250\nCL=26 \nCWL=24\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n17.500\nCL=28 \nCWL=26\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\nSupported CL\n22,26,28\n22,26,28\n22,28\nnCK\n8\nJEDEC Standard No. 79-5\nPage 351\n10.2\nDDR5-3600 Speed Bins and Operations\nTable 468 — DDR5-3600 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-3600A\nDDR5-3600B\nDDR5-3600C\nUnit\nNOTE\nCL-nRCD-nRP\n26-26-26\n30-30-30\n32-32-32\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n14.430\n16.650 \n(16.250)5,7\n17.760 \n(17.500)5,7\nns\n7\nACT to internal read or \nwrite delay time \ntRCD\n14.430\n16.650 \n(16.250)5,7\n17.760 \n(17.500)5,7\nns\n7\nRow Precharge Time \ntRP\n14.430\n16.650 \n(16.250)5,7\n17.760 \n(17.500)5,7\nns\n7\nACT to PRE command \nperiod \ntRAS\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\nns\n7\nACT to ACT or REF com-\nmand period \ntRC\n46.430\n48.650 \n(48.250)5,7\n49.760 \n(49.500)5,7\nns\n7\nCAS Write Latency\nCWL\nCWL=CL-2\n(24)\nCWL=CL-2\n(28)\nCWL=CL-2\n(30)\nns",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "I1\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\nns\n7\nACT to ACT or REF com-\nmand period \ntRC\n46.430\n48.650 \n(48.250)5,7\n49.760 \n(49.500)5,7\nns\n7\nCAS Write Latency\nCWL\nCWL=CL-2\n(24)\nCWL=CL-2\n(28)\nCWL=CL-2\n(30)\nns\ntAAmin (ns)\nRead CL \nWrite CWL\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK(AVG)\n0.952 (2100)\n<= 1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n13.750\nCL=22, \nCWL=20\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.250\nCL=26 \nCWL=24\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n17.500\nCL=28 \nCWL=26\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n(Optional)5,7\n20.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n14.430\nCL=26 \nCWL=24\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.650 \nCL=30, \nCWL=28\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n17.760 \nCL=32, \nCWL=30\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\nSupported CL\n22,26,28,30,32\n22,(26),28,30,32\n22,(28),32\nnCK\n8\nJEDEC Standard No. 79-5\nPage 352\n10.3\nDDR5-4000 Speed Bins and Operations\nTable 469 — DDR5-4000 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-4000A\nDDR5-4000B\nDDR5-4000C\nUnit\nNOTE\nCL-nRCD-nRP\n28-28-28\n32-32-32\n36-36-36\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n14.000\n16.000\n18.000\n(17.500)5,7\nns\n7\nACT to internal read or \nwrite delay time \ntRCD\n14.000\n16.000\n18.000\n(17.500)5,7\nns\n7\nRow Precharge Time \ntRP\n14.000\n16.000\n18.000\n(17.500)5,7\nns\n7\nACT to PRE command \nperiod \ntRAS\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\nns\n7\nACT to ACT or REF com-\nmand period \ntRC\n46.000\n48.000\n50.000\n(49.500)5,7\nns\n7\nCAS Write Latency\nCWL\nCWL=CL-2\n(26)\nCWL=CL-2\n(30)\nCWL=CL-2\n(34)\nns",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\nns\n7\nACT to ACT or REF com-\nmand period \ntRC\n46.000\n48.000\n50.000\n(49.500)5,7\nns\n7\nCAS Write Latency\nCWL\nCWL=CL-2\n(26)\nCWL=CL-2\n(30)\nCWL=CL-2\n(34)\nns\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK(AVG)\n0.952 (2100)\n<= 1.010 \n(980)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<= 1.010 \n(1980)\nns\n1,2,3,6,9\n13.750\nCL=22, \nCWL=20\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.250\nCL=26 \nCWL=24\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n17.500\nCL=28 \nCWL=26\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n20.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n14.430\nCL=26 \nCWL=24\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.650\nCL=30, \nCWL=28\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n17.760\nCL=32, \nCWL=30\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n19.980\nCL=36, \nCWL=34\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n14.000\nCL=28 \nCWL=26\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n18.000\nCL=36, \nCWL=34\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\nSupported CL\n22,26,28,30,32,36\n22,26,28,30,32,36\n22,(28),(32),36\nnCK\n8\nJEDEC Standard No. 79-5\nPage 353\n10.4\nDDR5-4400 Speed Bins and Operations\nTable 470 — DDR5-4400 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-4400A\nDDR5-4400B\nDDR5-4400C\nUnit\nNOTE\nCL-nRCD-nRP\n32-32-32\n36-36-36\n40-40-40\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n14.528\n16.344\n(16.000)5,7\n18.160\n(17.500)5,7\nns\n7",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "5-4400B\nDDR5-4400C\nUnit\nNOTE\nCL-nRCD-nRP\n32-32-32\n36-36-36\n40-40-40\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n14.528\n16.344\n(16.000)5,7\n18.160\n(17.500)5,7\nns\n7\nACT to internal read or \nwrite delay time \ntRCD\n14.528\n16.344\n(16.000)5,7\n18.160\n(17.500)5,7\nns\n7\nRow Precharge Time \ntRP\n14.528\n16.344\n(16.000)5,7\n18.160\n(17.500)5,7\nns\n7\nACT to PRE command \nperiod \ntRAS\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\nns\n7\nACT to ACT or REF com-\nmand period \ntRC\n46.528\n48.344\n(48.000)5,7\n50.160\n(49.500)5,7\nns\n7\nCAS Write Latency\nCWL\nCWL=CL-2\n(30)\nCWL=CL-2\n(34)\nCWL=CL-2\n(38)\nns\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK(AVG)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n13.750\nCL=22, \nCWL=20\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.250\nCL=26 \nCWL=24\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n17.500\nCL=28 \nCWL=26\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n(Optional)5,7\n20.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n14.430\nCL=26 \nCWL=24\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.650\nCL=30, \nCWL=28\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n17.760\nCL=32, \nCWL=30\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n(Optional)5,7\n19.980\nCL=36, \nCWL=34\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n14.000\nCL=28 \nCWL=26\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n18.000\nCL=36, \nCWL=34\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n(Optional)5,7",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n18.000\nCL=36, \nCWL=34\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n(Optional)5,7\n20.000\nCL=40, \nCWL=38\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n14.528\nCL=32, \nCWL=30\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.344\nCL=36, \nCWL=34\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4\n18.160\nCL=40, \nCWL=38\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\nSupported CL\n22,26,28,30,32,36,40\n22,(26),28,30,(32),36,40\n22,(28),(32),(36),40\nnCK\n8\nJEDEC Standard No. 79-5\nPage 354\n10.5\nDDR5-4800 Speed Bins and Operations\nTable 471 — DDR5-4800 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-4800A\nDDR5-4800B\nDDR5-4800C\nUnit\nNOTE\nCL-nRCD-nRP\n34-34-34\n40-40-40\n42-42-42\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n14.144\n16.640\n(16.000)5,7\n17.472\nns\n7\nACT to internal read or \nwrite delay time \ntRCD\n14.144\n16.640\n(16.000)5,7\n17.472\nns\n7\nRow Precharge Time \ntRP\n14.144\n16.640\n(16.000)5,7\n17.472\nns\n7\nACT to PRE command \nperiod \ntRAS\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\nns\n7\nACT to ACT or REF com-\nmand period \ntRC\n46.144\n48.640\n(48.000)5,7\n49.472\nns\n7\nCAS Write Latency, \nCWL\nCWL=CL-2\n(32)\nCWL=CL-2\n(38)\nCWL=CL-2\n(40)\nns\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK(AVG)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n13.750\nCL=22, \nCWL=20\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.250\nCL=26 \nCWL=24\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n17.500\nCL=28 \nCWL=26\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n17.500\nCL=28 \nCWL=26\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n14.430\nCL=26 \nCWL=24\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.650\nCL=30, \nCWL=28\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n17.760\nCL=32, \nCWL=30\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n14.000\nCL=28 \nCWL=26\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n18.000\nCL=36, \nCWL=34\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n14.528\nCL=32, \nCWL=30\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.344\nCL=36, \nCWL=34\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n18.160\nCL=40, \nCWL=38\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\n14.144\nCL=34, \nCWL=32\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.640\nCL=40, \nCWL=38\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nns\n1,2,3,4\n17.472\nCL=42, \nCWL=40\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\nSupported CL\n22,26,28,30,32,34,36,40,42\n22,(26),28,30,(32),(36),40, \n42\n22,28,32,36,40,42\nnCK\n8\nJEDEC Standard No. 79-5\nPage 355\n10.6\nDDR5-5200 Speed Bins and Operations\nTable 472 — DDR5-5200 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-5200A\nDDR5-5200B\nDDR5-5200C\nUnit\nNOTE\nCL-nRCD-nRP\n38-38-38\n42-42-42\n46-46-46\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n14.592\n16.128\n(16.000)5,7\n17.664\n(17.472)5,7\nns\n7",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "5-5200B\nDDR5-5200C\nUnit\nNOTE\nCL-nRCD-nRP\n38-38-38\n42-42-42\n46-46-46\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n14.592\n16.128\n(16.000)5,7\n17.664\n(17.472)5,7\nns\n7\nACT to internal read or \nwrite delay time \ntRCD\n14.592\n16.128\n(16.000)5,7\n17.664\n(17.472)5,7\nns\n7\nRow Precharge Time \ntRP\n14.592\n16.128\n(16.000)5,7\n17.664\n(17.472)5,7\nns\n7\nACT to PRE command \nperiod \ntRAS\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\nns\n7\nACT to ACT or REF com-\nmand period \ntRC\n46.592\n48.128\n(48.000)5,7\n49.664\n(49.472)5,7\nns\n7\nCAS Write Latency, \nCWL\nCWL=CL-2\n(36)\nCWL=CL-2\n(40)\nCWL=CL-2\n(44)\nns\nSupported Frequency Table\n20.944\nCL=22, \nCWL=20\ntCK(AVG)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<= 1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n13.750\nCL=22, \nCWL=20\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.250\nCL=26 \nCWL=24\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n17.500\nCL=28 \nCWL=26\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n(Optional)5,7\n20.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n14.430\nCL=26 \nCWL=24\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.650\nCL=30, \nCWL=28\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n17.760\nCL=32, \nCWL=30\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n14.000\nCL=28 \nCWL=26\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n18.000\nCL=36, \nCWL=34\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n14.528\nCL=32, \nCWL=30\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.344\nCL=36, \nCWL=34\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "(4000)\n<0.555 \n(3600)\nns\n1,2,3\n14.528\nCL=32, \nCWL=30\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.344\nCL=36, \nCWL=34\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4\n18.160\nCL=40, \nCWL=38\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\n14.144\nCL=34, \nCWL=32\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.640\nCL=40, \nCWL=38\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nns\n1,2,3,4\n17.472\nCL=42, \nCWL=40\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n(Optional)5,7\n19.968\nCL=48, \nCWL=46\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n14.592\nCL=38, \nCWL=36\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\nRESERVED\nRESERVED\nns\n1,2,3,4\nJEDEC Standard No. 79-5\nPage 356\n16.128\nCL=42, \nCWL=40\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nRESERVED\nns\n1,2,3,4\n17.664\nCL=46, \nCWL=44\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nns\n1,2,3\nSupported CL\n22,26,28,30,32,36,38,40, \n42,46,48\n22,26,28,30,(32),36,40,42, \n46,48\n22,(28),32,36,40,(42),46,48\nnCK\n8\nTable 472 — DDR5-5200 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-5200A\nDDR5-5200B\nDDR5-5200C\nUnit\nNOTE\nCL-nRCD-nRP\n38-38-38\n42-42-42\n46-46-46\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nJEDEC Standard No. 79-5\nPage 357\n10.7\nDDR5-5600 Speed Bins and Operations\nTable 473 — DDR5-5600 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-5600A\nDDR5-5600B\nDDR5-5600C\nUnit\nNOTE\nCL-nRCD-nRP\n40-40-40\n46-46-46\n50-50-50\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n14.280\n16.422\n(16.000)5,7\n17.850\n(17.472)5,7\nns\n7\nACT to internal read or \nwrite delay time \ntRCD\n14.280\n16.422\n(16.000)5,7\n17.850\n(17.472)5,7\nns\n7",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n14.280\n16.422\n(16.000)5,7\n17.850\n(17.472)5,7\nns\n7\nACT to internal read or \nwrite delay time \ntRCD\n14.280\n16.422\n(16.000)5,7\n17.850\n(17.472)5,7\nns\n7\nRow Precharge Time \ntRP\n14.280\n16.422\n(16.000)5,7\n17.850\n(17.472)5,7\nns\n7\nACT to PRE command \nperiod \ntRAS\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\nns\n7\nACT to ACT or REF com-\nmand period \ntRC\n46.280\n48.422\n(48.000)5,7\n49.850\n(49.472)5,7\nns\n7\nCAS Write Latency, \nCWL\nCWL=CL-2\n(38)\nCWL=CL-2\n(44)\nCWL=CL-2\n(48)\nns\nSupported Frequency Table\n20.944\nCL=22, \nCWL=20\ntCK(AVG)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n13.750\nCL=22, \nCWL=20\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.250\nCL=26 \nCWL=24\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n17.500\nCL=28 \nCWL=26\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n(Optional)5,7\n20.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n14.430\nCL=26 \nCWL=24\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.650\nCL=30, \nCWL=28\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n17.760\nCL=32, \nCWL=30\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n(Optional)5,7\n19.980\nCL=36, \nCWL=34\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n14.000\nCL=28 \nCWL=26\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n18.000\nCL=36, \nCWL=34\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n14.528\nCL=32, \nCWL=30\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nRESERVED\nns\n1,2,3,4",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "6, \nCWL=34\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n14.528\nCL=32, \nCWL=30\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.344\nCL=36, \nCWL=34\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n18.160\nCL=40, \nCWL=38\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\n14.144\nCL=34, \nCWL=32\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.640\nCL=40, \nCWL=38\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nns\n1,2,3,4\nJEDEC Standard No. 79-5\nPage 358\n17.472\nCL=42, \nCWL=40\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n(Optional)5,7\n19.968\nCL=48, \nCWL=46\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n14.592\nCL=38, \nCWL=36\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.128\nCL=42, \nCWL=40\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n17.664\nCL=46, \nCWL=44\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nns\n1,2,3\n(Optional)5,7\n19.968\nCL=52, \nCWL=50\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nns\n1,2,3\n14.280\nCL=40, \nCWL=38\ntCK(AVG)\n0.357 (5600)\n<0.384 \n(5200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.422\nCL=46, \nCWL=44\ntCK(AVG)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nRESERVED\nns\n1,2,3,4\n17.850\nCL=50, \nCWL=48\ntCK(AVG)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nns\n1,2,3\nSupported CL\n22,26,28,30,32,36,38,40, \n42,46,48,50,52\n22,(26),28,30,(32),(36),40,(\n42),46,48,50,52\n22,(28),(32),36,40,(42),(46),\n48,50,52\nnCK\n8\nTable 473 — DDR5-5600 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-5600A\nDDR5-5600B\nDDR5-5600C",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ",48,50,52\n22,(28),(32),36,40,(42),(46),\n48,50,52\nnCK\n8\nTable 473 — DDR5-5600 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-5600A\nDDR5-5600B\nDDR5-5600C\nUnit\nNOTE\nCL-nRCD-nRP\n40-40-40\n46-46-46\n50-50-50\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nJEDEC Standard No. 79-5\nPage 359\n10.8\nDDR5-6000 Speed Bins and Operations\nTable 474 — DDR5-6000 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-6000A\nDDR5-6000B\nDDR5-6000C\nUnit\nNOTE\nCL-nRCD-nRP\n42-42-42\n50-50-50\n54-54-54\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n13.986\n16.650\n(16.000)5,7\n17.982\n(17.472)5,7\nns\n7\nACT to internal read or \nwrite delay time \ntRCD\n13.986\n16.650\n(16.000)5,7\n17.982\n(17.472)5,7\nns\n7\nRow Precharge Time \ntRP\n13.986\n16.650\n(16.000)5,7\n17.982\n(17.472)5,7\nns\n7\nACT to PRE command \nperiod \ntRAS\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\nns\n7\nACT to ACT or REF com-\nmand period \ntRC\n45.986\n48.650\n(48.000)5,7\n49.982\n(49.472)5,7\nns\n7\nCAS Write Latency, \nCWL\nCWL=CL-2\n(40)\nCWL=CL-2\n(48)\nCWL=CL-2\n(52)\nns\nSupported Frequency Table\n20.944\nCL=22, \nCWL=20\ntCK(AVG)\n0.952 (2100)\n<= 1.010 \n(1980)\n0.952 (2100)\n<= 1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(980)\nns\n1,2,3,6,9\n13.750\nCL=22, \nCWL=20\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.250\nCL=26 \nCWL=24\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n17.500\nCL=28 \nCWL=26\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n(Optional)5,7\n20.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n14.430\nCL=26 \nCWL=24\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.650\nCL=30, \nCWL=28\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n17.760\nCL=32, \nCWL=30\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ",2,3,4\n16.650\nCL=30, \nCWL=28\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n17.760\nCL=32, \nCWL=30\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n(Optional)5,7\n19.980\nCL=36, \nCWL=34\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n14.000\nCL=28 \nCWL=26\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n18.000\nCL=36, \nCWL=34\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n14.528\nCL=32, \nCWL=30\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.344\nCL=36, \nCWL=34\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n18.160\nCL=40, \nCWL=38\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\n14.144\nCL=34, \nCWL=32\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.640\nCL=40, \nCWL=38\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\nJEDEC Standard No. 79-5\nPage 360\n17.472\nCL=42, \nCWL=40\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n(Optional)5,7\n19.968\nCL=48, \nCWL=46\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n14.592\nCL=38, \nCWL=36\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.128\nCL=42, \nCWL=40\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n17.664\nCL=46, \nCWL=44\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nns\n1,2,3\n(Optional)5,7",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "0.384 (5200)\n<0.416 \n(4800)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n17.664\nCL=46, \nCWL=44\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nns\n1,2,3\n(Optional)5,7\n19.968\nCL=52, \nCWL=50\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nns\n1,2,3\n14.280\nCL=40, \nCWL=38\ntCK(AVG)\n0.357 (5600)\n<0.384 \n(5200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.422\nCL=46, \nCWL=44\ntCK(AVG)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n17.850\nCL=50, \nCWL=48\ntCK(AVG)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nns\n1,2,3\n(Optional)5,7\n19.992\nCL=56, \nCWL=54\ntCK(AVG)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nns\n1,2,3\n13.986\nCL=42, \nCWL=40\ntCK(AVG)\n0.333 (6000)\n<0.357 \n(5600)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.650\nCL=50, \nCWL=48\ntCK(AVG)\n0.333 (6000)\n<0.357 \n(5600)\n0.333 (6000)\n<0.357 \n(5600)\nRESERVED\nns\n1,2,3,4\n17.982\nCL=54, \nCWL=52\ntCK(AVG)\n0.333 (6000)\n<0.357 \n(5600)\n0.333 (6000)\n<0.357 \n(5600)\n0.333 (6000)\n<0.357 \n(5600)\nns\n1,2,3\nSupported CL\n22,26,28,30,32,34,36,38, \n40,42,46,48,50,52,54,56\n22,(26),28,30,(32),(36), \n(40),(42),(46),48,50,52,54,5\n6\n22,(28),(32),36,40,(42), \n(46),48,(50),52,54,56\nnCK\n8\nTable 474 — DDR5-6000 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-6000A\nDDR5-6000B\nDDR5-6000C\nUnit\nNOTE\nCL-nRCD-nRP\n42-42-42\n50-50-50\n54-54-54\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nJEDEC Standard No. 79-5\nPage 361\n10.9\nDDR5-6400 Speed Bins and Operations\nTable 475 — DDR5-6400 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-6400A\nDDR5-6400B\nDDR5-6400C\nUnit\nNOTE\nCL-nRCD-nRP\n46-46-46\n52-52-52\n56-56-56\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n14.352\n16.224\n(16.000)5,7\n17.472\nns\n7\nACT to internal read or \nwrite delay time \ntRCD\n14.352\n16.224\n(16.000)5,7\n17.472\nns\n7",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n14.352\n16.224\n(16.000)5,7\n17.472\nns\n7\nACT to internal read or \nwrite delay time \ntRCD\n14.352\n16.224\n(16.000)5,7\n17.472\nns\n7\nRow Precharge Time \ntRP\n14.352\n16.224\n(16.000)5,7\n17.472\nns\n7\nACT to PRE command \nperiod \ntRAS\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\nns\n7\nACT to ACT or REF com-\nmand period \ntRC\n46.352\n48.224\n(48.000)5,7\n49.472\nns\n7\nCAS Write Latency, \nCWL\nCWL=CL-2\n(44)\nCWL=CL-2\n(50)\nCWL=CL-2\n(54)\nns\nSupported Frequency Table\n20.944\nCL=22, \nCWL=20\ntCK(AVG)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n13.750\nCL=22, \nCWL=20\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.250\nCL=26 \nCWL=24\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n17.500\nCL=28 \nCWL=26\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n14.430\nCL=26 \nCWL=24\ntCK(AVG)\n0.555 (4400)\n<0.625 \n(4000)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.650\nCL=30, \nCWL=28\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n17.760\nCL=32, \nCWL=30\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n14.000\nCL=28 \nCWL=26\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n18.000\nCL=36, \nCWL=34\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n14.528\nCL=32, \nCWL=30\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.344\nCL=36, \nCWL=34\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4\n18.160\nCL=40, \nCWL=38\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\n14.144\nCL=34, \nCWL=32\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ED\nns\n1,2,3,4\n18.160\nCL=40, \nCWL=38\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\n14.144\nCL=34, \nCWL=32\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.640\nCL=40, \nCWL=38\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nns\n1,2,3,4\n17.472\nCL=42, \nCWL=40\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n14.592\nCL=38, \nCWL=36\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.128\nCL=42, \nCWL=40\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n17.664\nCL=46, \nCWL=44\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nns\n1,2,3\n14.280\nCL=40, \nCWL=38\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.422\nCL=46, \nCWL=44\ntCK(AVG)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nRESERVED\nns\n1,2,3,4\nJEDEC Standard No. 79-5\nPage 362\n17.850\nCL=50, \nCWL=48\ntCK(AVG)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nns\n1,2,3\n13.986\nCL=42, \nCWL=40\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.650\nCL=50, \nCWL=48\ntCK(AVG)\n0.333 (6000)\n<0.357 \n(5600)\n0.333 (6000)\n<0.357 \n(5600)\nRESERVED\nns\n1,2,3,4\n17.982\nCL=54, \nCWL=52\ntCK(AVG)\n0.333 (6000)\n<0.357 \n(5600)\n0.333 (6000)\n<0.357 \n(5600)\n0.333 (6000)\n<0.357 \n(5600)\nns\n1,2,3\n14.352\nCL=46, \nCWL=44\ntCK(AVG)\n0.312 (6400)\n<0.333 \n(6000)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.224\nCL=52, \nCWL=50\ntCK(AVG)\n0.312 (6400)\n<0.333 \n(6000)\n0.312 (6400)\n<0.333 \n(6000)\nRESERVED\nns\n1,2,3,4\n17.472\nCL=56, \nCWL=54\ntCK(AVG)\n0.312 (6400)\n<0.333 \n(6000)\n0.312 (6400)\n<0.333 \n(6000)\n0.312 (6400)\n<0.333 \n(6000)\nns\n1,2,3\nSupported CL\n22,26,28,30,32,36,40,42, \n46,48,50,52,54,56\n22,26,28,30,(32),36,40, \n(42),46,50,52,54,56\n22,28,32,36,40,42,46,50,54,\n56\nnCK\n8\nTable 475 — DDR5-6400 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-6400A\nDDR5-6400B\nDDR5-6400C",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "2),46,50,52,54,56\n22,28,32,36,40,42,46,50,54,\n56\nnCK\n8\nTable 475 — DDR5-6400 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-6400A\nDDR5-6400B\nDDR5-6400C\nUnit\nNOTE\nCL-nRCD-nRP\n46-46-46\n52-52-52\n56-56-56\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nJEDEC Standard No. 79-5\nPage 363\n10.10 DDR5 Speed Bin Table Notes for Tables 467 through 475",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "-6400B\nDDR5-6400C\nUnit\nNOTE\nCL-nRCD-nRP\n46-46-46\n52-52-52\n56-56-56\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nJEDEC Standard No. 79-5\nPage 363\n10.10 DDR5 Speed Bin Table Notes for Tables 467 through 475\nNOTE 1\ntCK(AVG) parameters are defined by rounding down or truncating to the nearest 1ps of accuracy.\nNOTE 2\nThe CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When making \na selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as requirements \nfrom CWL setting.\nNOTE 3\ntCK(avg).MIN limits: Since CAS Latency is not purely analog - data and strobe output are synchronized \nby the DLL - all possible intermediate frequencies may not be guaranteed. CL in clock cycle is calculated \nfrom tAA following rounding algorithm defined in Section 13.2.\nNOTE 4\n‘Reserved’ settings are not allowed. User must program a different value.\nNOTE 5\n'Optional' settings allow certain devices in the industry to support this setting, however, it is not a \nmandatory feature. Any combination of the ‘optional’ CL’s is supported. The associated ‘optional’ tAA, \ntRCD, tRP, and tRC values must be adjusted based upon the CL combination supported.Refer to supplier's \ndata sheet and/or the DIMM SPD information if and how this setting is supported.\nNOTE 6\nDDR5-3200 AC timing apply if DRAM operates at lower than 3200 MT/s data rate.\nNOTE 7\nParameters apply from tCK(avg)min to tCK(avg)max at all standard JEDEC clock period values as stated \nin the Speed Bin Tables.\nNOTE 8\nCL number in parentheses, it means that these numbers are optional.\nNOTE 9\nfCK(min) of 1980Mbps defined to allow for 1% SSC down-spreading at a fCK(avg) of 2000Mbps.\nNOTE 10\nEach speed bin lists the timing requirements that need to be supported in order for a given DRAM to be \nJEDEC compliant. JEDEC compliance does not require support for all speed bins within a given speed. \nJEDEC compliance requires meeting the parameters for a least one of the listed speed bins.\nNOTE 11\nAny DDR5-3600 speed bin also supports functional operation at lower frequencies as shown in the table \nwhich are not subject to Production Tests but verified by Design/Characterization.\nNOTE 12\nAny DDR5-4000 speed bin also supports functional operation at lower frequencies as shown in the table \nwhich are not subject to Production Tests but verified by Design/Characterization.\nNOTE 13\nAny DDR5-4400 speed bin also supports functional operation at lower frequencies as shown in the table \nwhich are not subject to Production Tests but verified by Design/Characterization.\nNOTE 14\nAny DDR5-4800 speed bin also supports functional operation at lower frequencies as shown in the table \nwhich are not subject to Production Tests but verified by Design/Characterization.\nNOTE 15\nAny DDR5-5200 speed bin also supports functional operation at lower frequencies as shown in the table \nwhich are not subject to Production Tests but verified by Design/Characterization.\nNOTE 16\nAny DDR5-5600 speed bin also supports functional operation at lower frequencies as shown in the table \nwhich are not subject to Production Tests but verified by Design/Characterization.\nNOTE 17\nAny DDR5-6000 speed bin also supports functional operation at lower frequencies as shown in the table \nwhich are not subject to Production Tests but verified by Design/Characterization.\nNOTE 18\nAny DDR5-6400 speed bin also supports functional operation at lower frequencies as shown in the table \nwhich are not subject to Production Tests but verified by Design/Characterization.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ation.\nNOTE 18\nAny DDR5-6400 speed bin also supports functional operation at lower frequencies as shown in the table \nwhich are not subject to Production Tests but verified by Design/Characterization.\nJEDEC Standard No. 79-5\nPage 364\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n10.11 DDR5-6800 Speed Bins and Operations - (Future Bin Placeholder)\nTable 476 — DDR5-6800 Speed Bins and Operations\n10.12 DDR5-7200 Speed Bins and Operations - (Future Bin Placeholder)\nTable 477 — DDR5-7200 Speed Bins and Operations\nSpeed Bin\nDDR5-6800A\nDDR5-6800B\nDDR5-6800C\nUnit\nNOTE\nCL-nRCD-nRP\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read com-\nmand to first data \ntAA\n15.00\n16.50\n18.00\nns\nACT to internal read or \nwrite delay time \ntRCD\n15.00\n16.50\n18.00\nns\nRow Precharge Time \ntRP\n15.00\n16.50\n18.00\nns\nACT to PRE command \nperiod \ntRAS\n9 x tREFI\n9 x tREFI\n9 x tREFI\nns\nACT to ACT or REF \ncommand period \ntRC\n47.00\nns\nCAS Write Latency, \nCWL\nCWL=CL\nCWL=CL\nCWL=CL\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nSupported CL, CWL Settings\nnCK\nSpeed Bin\nDDR5-7200A\nDDR5-7200B\nDDR5-7200C\nUnit\nNOTE\nCL-nRCD-nRP\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read com-\nmand to first data \ntAA\n15.00\n16.50\n18.00\nns\nACT to internal read or \nwrite delay time \ntRCD\n15.00\n16.50\n18.00\nns\nRow Precharge Time \ntRP\n15.00\n16.50\n18.00\nns\nACT to PRE command \nperiod \ntRAS\n9 x tREFI\n9 x tREFI\n9 x tREFI\nns\nACT to ACT or REF \ncommand period \ntRC\n47.00\nns\nCAS Write Latency, \nCWL\nCWL=CL\nCWL=CL\nCWL=CL\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nSupported CL, CWL Settings\nnCK\nJEDEC Standard No. 79-5\nPage 365",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "eriod \ntRC\n47.00\nns\nCAS Write Latency, \nCWL\nCWL=CL\nCWL=CL\nCWL=CL\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nSupported CL, CWL Settings\nnCK\nJEDEC Standard No. 79-5\nPage 365\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n10.13 DDR5-7600 Speed Bins and Operations - (Future Bin Placeholder)\nTable 478 — DDR5-7600 Speed Bins and Operations\n10.14 DDR5-8000 Speed Bins and Operations - (Future Bin Placeholder)\nTable 479 — DDR5-8000 Speed Bins and Operations\nSpeed Bin\nDDR5-7600A\nDDR5-7600B\nDDR5-7600C\nUnit\nNOTE\nCL-nRCD-nRP\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read com-\nmand to first data \ntAA\n15.00\n16.50\n18.00\nns\nACT to internal read or \nwrite delay time \ntRCD\n15.00\n16.50\n18.00\nns\nRow Precharge Time \ntRP\n15.00\n16.50\n18.00\nns\nACT to PRE command \nperiod \ntRAS\n9 x tREFI\n9 x tREFI\n9 x tREFI\nns\nACT to ACT or REF \ncommand period \ntRC\n47.00\nns\nCAS Write Latency, \nCWL\nCWL=CL\nCWL=CL\nCWL=CL\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nSupported CL, CWL Settings\nnCK\nSpeed Bin\nDDR5-8000A\nDDR5-8000B\nDDR5-8000C\nUnit\nNOTE\nCL-nRCD-nRP\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read com-\nmand to first data \ntAA\n15.00\n16.50\n18.00\nns\nACT to internal read or \nwrite delay time \ntRCD\n15.00\n16.50\n18.00\nns\nRow Precharge Time \ntRP\n15.00\n16.50\n18.00\nns\nACT to PRE command \nperiod \ntRAS\n9 x tREFI\n9 x tREFI\n9 x tREFI\nns\nACT to ACT or REF \ncommand period \ntRC\n47.00\nns\nCAS Write Latency, \nCWL\nCWL=CL\nCWL=CL\nCWL=CL\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nSupported CL, CWL Settings\nnCK\nJEDEC Standard No. 79-5\nPage 366",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "eriod \ntRC\n47.00\nns\nCAS Write Latency, \nCWL\nCWL=CL\nCWL=CL\nCWL=CL\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nSupported CL, CWL Settings\nnCK\nJEDEC Standard No. 79-5\nPage 366\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n10.15 DDR5-8400 Speed Bins and Operations - (Future Bin Placeholder)\nTable 480 — DDR5-8400 Speed Bins and Operations\n10.16 3DS DDR5-3200 Speed Bins and Operations\nSpeed Bin\nDDR5-8400A\nDDR5-8400B\nDDR5-8400C\nUnit\nNOTE\nCL-nRCD-nRP\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read com-\nmand to first data \ntAA\n15.00\n16.50\n18.00\nns\nACT to internal read or \nwrite delay time \ntRCD\n15.00\n16.50\n18.00\nns\nRow Precharge Time \ntRP\n15.00\n16.50\n18.00\nns\nACT to PRE command \nperiod \ntRAS\n9 x tREFI\n9 x tREFI\n9 x tREFI\nns\nACT to ACT or REF \ncommand period \ntRC\n47.00\nns\nCAS Write Latency, \nCWL\nCWL=CL\nCWL=CL\nCWL=CL\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nSupported CL, CWL Settings\nnCK\nTable 481 — 3DS DDR5-3200 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-3200A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n26-22-22\n30-26-26\n32-28-28\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to first data \ntAA\n16.250\n18.750\n20.000\nns\n7\nACT to internal read or write delay \ntime \ntRCD\n13.750\n16.250\n17.500\nns\n7\nRow Precharge Time \ntRP\n13.750\n16.250\n17.500\nns\n7\nACT to PRE command period \ntRAS\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\nns\n7\nACT to ACT or REF command \nperiod \ntRC\n45.750\n48.250\n49.500\nns\n7\nCAS Write Latency\nCWL\nCWL=\nCL-2\n(24)\ntAAmin (ns)\nRead CL Write \nCWL\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK\n(AVG)\n0.952 \n(2100)\n<=1.010 \n(1980)\n0.952 \n(2100)\n<=1.010 \n(1980)\n0.952 \n(2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n16.250\nCL=26, \nCWL=24",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "CL Write \nCWL\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK\n(AVG)\n0.952 \n(2100)\n<=1.010 \n(1980)\n0.952 \n(2100)\n<=1.010 \n(1980)\n0.952 \n(2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n16.250\nCL=26, \nCWL=24\n<0.681 \n(2933)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.750\nCL=30, \nCWL=28\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n20.000\nCL=32, \nCWL=30\n<0.681 \n(2933)\nns\n1,2,3\nSupported CL\n22,26,30,32\n22,30,32\n22,32\nnCK\n8\nJEDEC Standard No. 79-5\nPage 367\n10.17 3DS DDR5-3600 Speed Bins and Operations\nTable 482 — 3DS DDR5-3600 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-3600A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n30-26-26\n34-30-30\n36-32-32\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to first \ndata \ntAA\n16.650\n18.870\n(18.750)5,7\n19.980\nns\n7\nACT to internal read or write \ndelay time \ntRCD\n14.430\n16.650\n(16.250)5,7\n17.760\n(17.500)5,7\nns\n7\nRow Precharge Time \ntRP\n14.430\n16.650\n(16.250)5,7\n17.760\n(17.500)5,7\nns\n7\nACT to PRE command period \ntRAS\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\nns\n7\nACT to ACT or REF command \nperiod \ntRC\n46.430\n48.650\n(48.250)5,7\n49.760\n(49.500)5,7\nns\n7\nCAS Write Latency\nCWL\nCWL=\nCL-2\n(28)\ntAAmin (ns)\nRead CL Write \nCWL\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK\n(AVG)\n0.952 \n(2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(21980)\nns\n1,2,3,6,9\n16.250\nCL=26, \nCWL=24\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n18.750\nCL=30, \nCWL=28\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n20.000\nCL=32, \nCWL=30\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n(Optional)5,7\n21.250\nCL=34, \nCWL=32\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n16.650\nCL=30 \nCWL=28\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.870\nCL=34, \nCWL=32\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ",3\n16.650\nCL=30 \nCWL=28\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.870\nCL=34, \nCWL=32\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n19.980\nCL=36, \nCWL=34\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\nSupported CL\n22,30,32,34,36\n22,(30),32,34,36\n22,(32),34,36\nnCK\n8\nJEDEC Standard No. 79-5\nPage 368\n10.18 3DS DDR5-4000 Speed Bins and Operations\nTable 483 — 3DS DDR5-4000 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-4000A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n32-28-28\n38-32-32\n40-36-36\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to first \ndata \ntAA\n16.000\n19.000\n(18.750)5,7\n20.000\n(19.980)5,7\nns\n7\nACT to internal read or write \ndelay time \ntRCD\n14.000\n16.000\n18.000\n(17.500)5,7\nns\n7\nRow Precharge Time \ntRP\n14.000\n16.000\n18.000\n(17.500)5,7\nns\n7\nACT to PRE command period \ntRAS\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\nns\n7\nACT to ACT or REF command \nperiod \ntRC\n46.000\n48.000\n50.000\n(49.500)5,7\nns\n7\nCAS Write Latency\nCWL\nCWL=\nCL-2\n(30)\ntAAmin (ns)\nRead CL Write \nCWL\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK\n(AVG)\n0.952 \n(2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n16.250\nCL=26, \nCWL=24\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n18.750\nCL=30, \nCWL=28\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n20.000\nCL=32, \nCWL=30\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n(Optional)5,7\n21.250\nCL=34, \nCWL=32\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n16.650\nCL=30 \nCWL=28\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.870\nCL=34, \nCWL=32\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "0 \nCWL=28\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.870\nCL=34, \nCWL=32\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n19.980\nCL=36, \nCWL=34\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n(Optional)5,7\n21.090\nCL=38, \nCWL=36\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n16.000\nCL=32, \nCWL=30\n<0.555 \n(3600)\nRESERVED\nRESERVED\nns\n1,2,3,4\n19.000\nCL=38, \nCWL=36\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n20.000\nCL=40, \nCWL=38\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\nSupported CL\n22,30,32,34,36,38,40\n22,(30),32,(34),36,38, 40\n22,(32),34,(36),38,40\nnCK\n8\nJEDEC Standard No. 79-5\nPage 369\n10.19 3DS DDR5-4400 Speed Bins and Operations\nTable 484 — 3DS DDR5-4400 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-4400A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n36-32-32\n42-36-36\n44-40-40\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to first \ndata \ntAA\n16.344\n19.068\n(18.750)5,7\n19.976\nns\n7\nACT to internal read or write \ndelay time \ntRCD\n14.528\n16.344\n(16.000)5,7\n18.160\n(17.500)5,7\nns\n7\nRow Precharge Time \ntRP\n14.528\n16.344\n(16.000)5,7\n18.160\n(17.500)5,7\nns\n7\nACT to PRE command period \ntRAS\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\nns\n7\nACT to ACT or REF command \nperiod \ntRC\n46.528\n48.344\n(48.000)5,7\n50.160\n(49.500)5,7\nns\n7\nCAS Write Latency\nCWL\nCWL=\nCL-2\n(34)\ntAAmin (ns)\nRead CL Write \nCWL\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK\n(AVG)\n0.952 \n(2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n16.250\nCL=26, \nCWL=24\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n18.750\nCL=30, \nCWL=28\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n20.000\nCL=32, \nCWL=30\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ", \nCWL=24\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n18.750\nCL=30, \nCWL=28\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n20.000\nCL=32, \nCWL=30\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n(Optional)5,7\n21.250\nCL=34, \nCWL=32\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n16.650\nCL=30 \nCWL=28\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n18.870\nCL=34, \nCWL=32\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n19.980\nCL=36, \nCWL=34\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n(Optional)5,7\n21.090\nCL=38, \nCWL=36\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n16.000\nCL=32, \nCWL=30\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.000\nCL=38, \nCWL=36\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n20.000\nCL=40, \nCWL=38\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n(Optional)5,7\n21.000\nCL=42, \nCWL=40\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n16.344\nCL=36, \nCWL=34\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\nRESERVED\nRESERVED\nns\n1,2,3,4\n19.068\nCL=42, \nCWL=40\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4\n19.976\nCL=44, \nCWL=42\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\nSupported CL\n22,30,32,34,36,38,40, \n42\n22,(30),32,(34),36,(38),40,\n42,44\n22,(32),34,(36),38,(40), \n42,44\nnCK\n8\nJEDEC Standard No. 79-5\nPage 370\n10.20 3DS DDR5-4800 Speed Bins and Operations\nTable 485 — 3DS DDR5-4800 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-4800A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n40-34-34\n46-40-40\n48-42-42\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to first \ndata \ntAA\n16.640\n19.136\n(18.750)5,7\n19.968\nns\n7",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "0.25.\nSpeed Bin\nDDR5-4800A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n40-34-34\n46-40-40\n48-42-42\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to first \ndata \ntAA\n16.640\n19.136\n(18.750)5,7\n19.968\nns\n7\nACT to internal read or write delay \ntime \ntRCD\n14.144\n16.640\n(16.000)5,7\n17.472\nns\n7\nRow Precharge Time \ntRP\n14.144\n16.640\n(16.000)5,7\n17.472\nns\n7\nACT to PRE command period \ntRAS\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\nns\n7\nACT to ACT or REF command \nperiod \ntRC\n46.144\n48.640\n(48.000)5,7\n49.472\nns\n7\nCAS Write Latency\nCWL\nCWL=\nCL-2\n(38)\ntAAmin (ns)\nRead CL Write \nCWL\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK\n(AVG)\n0.952 \n(2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 \n(2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n16.250\nCL=26, \nCWL=24\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n18.750\nCL=30, \nCWL=28\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n20.000\nCL=32, \nCWL=30\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n<0.681 \n(2933)\nns\n1,2,3\n16.650\nCL=30 \nCWL=28\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.870\nCL=34, \nCWL=32\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n19.980\nCL=36, \nCWL=34\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 \n(3600)\n<0.625 \n(3200)\nns\n1,2,3\n16.000\nCL=32, \nCWL=30\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.000\nCL=38, \nCWL=36\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n20.000\nCL=40, \nCWL=38\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n<0.555 \n(3600)\nns\n1,2,3\n16.344\nCL=36, \nCWL=34\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.068\nCL=42, \nCWL=40\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n19.976\nCL=44, \nCWL=42\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 \n(4400)\n<0.500 \n(4000)\nns\n1,2,3\n16.640\nCL=40, \nCWL=38\n<0.454 \n(4400)\nRESERVED\nRESERVED\nns\n1,2,3,4\n19.136\nCL=46, \nCWL=44",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "CWL=42\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 \n(4400)\n<0.500 \n(4000)\nns\n1,2,3\n16.640\nCL=40, \nCWL=38\n<0.454 \n(4400)\nRESERVED\nRESERVED\nns\n1,2,3,4\n19.136\nCL=46, \nCWL=44\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nns\n1,2,3,4\n19.968\nCL=48, \nCWL=46\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n<0.454 \n(4400)\nns\n1,2,3\nSupported CL\n22,30,32,34,36,38,40, \n42,44,46,48\n22,(30),32,(34),36, \n(38),40,(42),44,46,48\n22,32,36,40,44, 48\nnCK\n8\nJEDEC Standard No. 79-5\nPage 371\n10.21 3DS DDR5-5200 Speed Bins and Operations\nTable 486 — 3DS DDR5-5200 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-5200A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n44-38-38\n48-42-42\n52-46-46\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to first \ndata \ntAA\n16.896\n18.432\n19.968\nns\n7\nACT to internal read or write \ndelay time \ntRCD\n14.592\n16.128\n(16.000)5,7\n17.664\n(17.472)5,7\nns\n7\nRow Precharge Time \ntRP\n14.592\n16.128\n(16.000)5,7\n17.664\n(17.472)5,7\nns\n7\nACT to PRE command period \ntRAS\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\nns\n7\nACT to ACT or REF command \nperiod \ntRC\n46.592\n48.128\n(48.000)5,7\n49.664\n(49.472)5,7\nns\n7\nCAS Write Latency\nCWL\nCWL=\nCL-2\n(42)\ntAAmin (ns)\nRead CL Write \nCWL\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK\n(AVG)\n0.952 \n(2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n16.250\nCL=26, \nCWL=24\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n18.750\nCL=30, \nCWL=28\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n20.000\nCL=32, \nCWL=30\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n(Optional)5,7\n21.250\nCL=34, \nCWL=32\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n16.650\nCL=30 \nCWL=28\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.870\nCL=34, \nCWL=32\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ",3\n16.650\nCL=30 \nCWL=28\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.870\nCL=34, \nCWL=32\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n19.980\nCL=36, \nCWL=34\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n16.000\nCL=32, \nCWL=30\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.000\nCL=38, \nCWL=36\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n20.000\nCL=40, \nCWL=38\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n16.344\nCL=36, \nCWL=34\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.068\nCL=42, \nCWL=40\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4\n19.976\nCL=44, \nCWL=42\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\n16.640\nCL=40, \nCWL=38\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.136\nCL=46, \nCWL=44\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nns\n1,2,3,4\n19.968\nCL=48, \nCWL=46\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n(Optional)5,7\n21.632\nCL=52, \nCWL=50\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n1,2,3\n16.896\nCL=44, \nCWL=42\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\nRESERVED\nRESERVED\nns\n1,2,3,4\nJEDEC Standard No. 79-5\nPage 372\n18.432\nCL=48, \nCWL=46\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nRESERVED\nns\n1,2,3,4\n19.968\nCL=52, \nCWL=50\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nns\n1,2,3\nSupported CL\n22,30,32,34,36,38,40, \n42,44,46,48,52\n22,30,32,34,36,(38), \n40,42,44,46,48,52\n22,(32),34,36,40,44, \n(48),52\nnCK\n8\nTable 486 — 3DS DDR5-5200 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-5200A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n44-38-38\n48-42-42\n52-46-46\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nJEDEC Standard No. 79-5\nPage 373",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ont’d)\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-5200A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n44-38-38\n48-42-42\n52-46-46\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nJEDEC Standard No. 79-5\nPage 373\n10.22 3DS DDR5-5600 Speed Bins and Operations\nTable 487 — 3DS DDR5-5600 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-5600A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n46-40-40\n52-46-46\n56-50-50\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to first \ndata \ntAA\n16.422\n18.564\n(18.432)5,7\n19.992\n(19.968)5,7\nns\n7\nACT to internal read or write \ndelay time \ntRCD\n14.280\n16.650\n(16.000)5,7\n17.850\n(17.472)5,7\nns\n7\nRow Precharge Time \ntRP\n14.280\n16.422\n(16.000)5,7\n17.850\n(17.472)5,7\nns\n7\nACT to PRE command period \ntRAS\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\nns\n7\nACT to ACT or REF command \nperiod \ntRC\n46.280\n48.422\n(48.000)5,7\n49.850\n(49.472)5,7\nns\n7\nCAS Write Latency\nCWL\nCWL=\nCL-2\n(44)\ntAAmin (ns)\nRead CL \nWrite CWL\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK\n(AVG)\n0.952 \n(2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n16.250\nCL=26, \nCWL=24\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n18.750\nCL=30, \nCWL=28\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n(Optimal)5,7\n20.000\nCL=32, \nCWL=30\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n(Optional)5,7\n21.250\nCL=34, \nCWL=32\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n16.650\nCL=30 \nCWL=28\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.870\nCL=34, \nCWL=32\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n19.980\nCL=36, \nCWL=34\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n(Optional)5,7\n21.090\nCL=38, \nCWL=36\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "5 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n(Optional)5,7\n21.090\nCL=38, \nCWL=36\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n16.000\nCL=32, \nCWL=30\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.000\nCL=38, \nCWL=36\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n20.000\nCL=40, \nCWL=38\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n16.344\nCL=36, \nCWL=34\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.068\nCL=42, \nCWL=40\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n19.976\nCL=44, \nCWL=42\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\n16.640\nCL=40, \nCWL=38\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.136\nCL=46, \nCWL=44\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nns\n1,2,3,4\nJEDEC Standard No. 79-5\nPage 374\n19.968\nCL=48, \nCWL=46\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n(Optional)5,7\n21.632\nCL=52, \nCWL=50\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n1,2,3\n16.896\nCL=44, \nCWL=42\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.432\nCL=48, \nCWL=46\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n19.968\nCL=52, \nCWL=50\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nns\n1,2,3\n(Optional)5,7\n21.504\nCL=56, \nCWL=54\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nns\n1,2,3\n16.422\nCL=46, \nCWL=44\n<0.384 \n(5200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.564\nCL=52, \nCWL=50\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nRESERVED\nns\n1,2,3,4\n19.992\nCL=56, \nCWL=54\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nns\n1,2,3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ED\nns\n1,2,3,4\n18.564\nCL=52, \nCWL=50\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nRESERVED\nns\n1,2,3,4\n19.992\nCL=56, \nCWL=54\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nns\n1,2,3\nSupported CL\n22,30,32,34,36,38,40, \n42,44,46,48,52,56\n22,(30),32,34,36,(38), \n40,(42),44,46,(48),52,56\n22,(32),34,(36),38,40,44,(\n48),(52),56\nnCK\n8\nTable 487 — 3DS DDR5-5600 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-5600A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n46-40-40\n52-46-46\n56-50-50\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nJEDEC Standard No. 79-5\nPage 375\n10.23 3DS DDR5-6000 Speed Bins and Operations\nTable 488 — 3DS DDR5-6000 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-6000A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n50-42-42\n58-50-50\n60-54-54\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to first \ndata \ntAA\n16.650\n19.314\n(18.432)5,7\n19.980\n(19.968)5,7\nns\n7\nACT to internal read or write \ndelay time \ntRCD\n13.986\n16.650\n(16.000)5,7\n17.982\n(17.472)5,7\nns\n7\nRow Precharge Time \ntRP\n13.986\n16.650\n(16.000)5,7\n17.982\n(17.472)5,7\nns\n7\nACT to PRE command period \ntRAS\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\nns\n7\nACT to ACT or REF command \nperiod \ntRC\n45.986\n48.650\n(48.000)5,7\n49.982\n(49.472)5,7\nns\n7\nCAS Write Latency\nCWL\nCWL=\nCL-2\n(48)\ntAAmin (ns)\nRead CL Write \nCWL\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK\n(AVG)\n0.952 \n(2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n16.250\nCL=26, \nCWL=24\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n18.750\nCL=30, \nCWL=28\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n20.000\nCL=32, \nCWL=30\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n(Optional)5,7\n21.250\nCL=34, \nCWL=32\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "L=30\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n(Optional)5,7\n21.250\nCL=34, \nCWL=32\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n16.650\nCL=30 \nCWL=28\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.870\nCL=34, \nCWL=32\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n19.980\nCL=36, \nCWL=34\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n(Optional)5,7\n21.090\nCL=38, \nCWL=36\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n16.000\nCL=32, \nCWL=30\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.000\nCL=38, \nCWL=36\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n20.000\nCL=40, \nCWL=38\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n16.344\nCL=36, \nCWL=34\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.068\nCL=42, \nCWL=40\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n19.976\nCL=44, \nCWL=42\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\n16.640\nCL=40, \nCWL=38\n<0.454 \n(4400)\nRESERVED\nRESERVED\nns\n1,2,3,4\n19.136\nCL=46, \nCWL=44\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\nJEDEC Standard No. 79-5\nPage 376\n19.968\nCL=48, \nCWL=46\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n(Optional)5,7\n21.632\nCL=52, \nCWL=50\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n1,2,3\n16.896\nCL=44, \nCWL=42\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.432\nCL=48, \nCWL=46\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n19.968\nCL=52, \nCWL=50\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nns\n1,2,3\n16.422\nCL=46, \nCWL=44",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "00)\n<0.416 \n(4800)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n19.968\nCL=52, \nCWL=50\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nns\n1,2,3\n16.422\nCL=46, \nCWL=44\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n18.564\nCL=52, \nCWL=50\n0.357 (5600)\n<0.384 \n(5200)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n19.992\nCL=56, \nCWL=54\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nns\n1,2,3\n(Optional)5,7\n21.420\nCL=60, \nCWL=58\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nns\n1,2,3\n16.650\nCL=50, \nCWL=48\ntCK\n(AVG)\n0.333 \n(6000)\n<0.357 \n(5600)\nRESERVED\nRESERVED\nns\n1,2,3,4\n19.314\nCL=58, \nCWL=56\ntCK\n(AVG)\n0.333 \n(6000)\n<0.357 \n(5600)\n0.333 (6000)\n<0.357 \n(5600)\nRESERVED\nns\n1,2,3,4\n19.980\nCL=60, \nCWL=58\ntCK\n(AVG)\n0.333 \n(6000)\n<0.357 \n(5600)\n0.333 (6000)\n<0.357 \n(5600)\n0.333 (6000)\n<0.357 \n(5600)\nns\n1,2,3\nSupported CL\n22,30,32,34,36,38,40,\n42,44,46,48,50,52,56,\n60\n22,30,32,34,36,(38), \n40,(42),44,(46),(48),50,\n(52),56,58,60\n22,(32).34,(36),38,40, \n44,(48),52,(56),60\nnCK\n8\nTable 488 — 3DS DDR5-6000 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-6000A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n50-42-42\n58-50-50\n60-54-54\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nJEDEC Standard No. 79-5\nPage 377\n10.24 3DS DDR5-6400 Speed Bins and Operations\nTable 489 — 3DS DDR5-6400 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-6400A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n52-46-46\n60-52-52\n64-56-56\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to first \ndata \ntAA\n16.224\n18.720\n(18.432)5,7\n19.968\nns\n7\nACT to internal read or write \ndelay time \ntRCD\n14.352\n16.224\n(16.000)5,7\n17.472\nns\n7\nRow Precharge Time \ntRP\n14.352\n16.224\n(16.000)5,7\n17.472\nns\n7\nACT to PRE command period \ntRAS\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\nns\n7\nACT to ACT or REF command \nperiod \ntRC\n46.352\n48.244\n(48.000)5,7\n49.472\nns\n7",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": ",7\n17.472\nns\n7\nACT to PRE command period \ntRAS\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\nns\n7\nACT to ACT or REF command \nperiod \ntRC\n46.352\n48.244\n(48.000)5,7\n49.472\nns\n7\nCAS Write Latency\nCWL\nCWL=\nCL-2\n(50)\ntAAmin (ns)\nRead CL Write \nCWL\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK\n(AVG)\n0.952 \n(2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 \n(2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n16.250\nCL=26, \nCWL=24\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n18.750\nCL=30 \nCWL=28\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n20.000\nCL=32 \nCWL=30\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n<0.681 \n(2933)\nns\n1,2,3\n16.650\nCL=30 \nCWL=28\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.870\nCL=34, \nCWL=32\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n19.980\nCL=36, \nCWL=34\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 \n(3600)\n<0.625 \n(3200)\nns\n1,2,3\n16.000\nCL=32, \nCWL=30\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.000\nCL=38, \nCWL=36\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n20.000\nCL=40, \nCWL=38\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n<0.555 \n(3600)\nns\n1,2,3\n16.344\nCL=36, \nCWL=34\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\nRESERVED\nRESERVED\nns\n1,2,3,4\n19.068\nCL=42, \nCWL=40\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4\n19.976\nCL=44, \nCWL=42\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 \n(4400)\n<0.500 \n(4000)\nns\n1,2,3\n16.640\nCL=40, \nCWL=38\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.136\nCL=46, \nCWL=44\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nns\n1,2,3,4\n19.968\nCL=48, \nCWL=46\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n<0.454 \n(4400)\nns\n1,2,3\n16.896\nCL=44, \nCWL=42\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.432\nCL=48, \nCWL=46\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "416 (4800)\n<0.454 \n(4400)\n<0.454 \n(4400)\nns\n1,2,3\n16.896\nCL=44, \nCWL=42\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.432\nCL=48, \nCWL=46\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n19.968\nCL=52, \nCWL=50\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 \n(5200)\n<0.416 \n(4800)\nns\n1,2,3\n16.422\nCL=46, \nCWL=44\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\nJEDEC Standard No. 79-5\nPage 378\n18.564\nCL=52, \nCWL=50\n0.357 (5600)\n<0.384 \n(5200)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n19.992\nCL=56, \nCWL=54\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\n<0.384 \n(5200)\nns\n1,2,3\n16.650\nCL=50, \nCWL=48\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.314\nCL=58, \nCWL=56\ntCK\n(AVG)\n0.333 \n(6000)\n<0.357 \n(5600)\n0.333 (6000)\n<0.357 \n(5600)\nRESERVED\nns\n1,2,3,4\n19.980\nCL=60, \nCWL=58\ntCK\n(AVG)\n0.333 \n(6000)\n<0.357 \n(5600)\n0.333 (6000)\n<0.357 \n(5600)\n0.333 \n(6000)\n<0.357 \n(5600)\nns\n1,2,3\n16.224\nCL=52, \nCWL=50\n<0.333 \n(6000)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.720\nCL=60, \nCWL=58\n<0.333 \n(6000)\n0.312 (6400)\n<0.333 \n(6000)\nRESERVED\nns\n1,2,3,4\n19.968\nCL=64, \nCWL=62\n<0.333 \n(6000)\n0.312 (6400)\n<0.333 \n(6000)\n<0.333 \n(6000)\nns\n1,2,3\nSupported CL\n22,30,32,34,36,38,40, \n42,44,46,48,52,56,60, \n64\n22,30,32,34,36,(38), \n40,42,44,46,(48),(52), \n56,58,60,64\n22,32,36,40,44,48,52,\n56,60,64\nnCK\n8\nTable 489 — 3DS DDR5-6400 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-6400A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n52-46-46\n60-52-52\n64-56-56\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nJEDEC Standard No. 79-5\nPage 379\n10.25 DDR5 Speed Bin Table Notes for Tables 481 through 489",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "in\nDDR5-6400A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n52-46-46\n60-52-52\n64-56-56\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nJEDEC Standard No. 79-5\nPage 379\n10.25 DDR5 Speed Bin Table Notes for Tables 481 through 489\nNOTE 1\ntCK(AVG) parameters are defined by rounding down or truncating to the nearest 1ps of accuracy.\nNOTE 2\n The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When \nmaking a selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as \nrequirements from CWL setting.\nNOTE 3\ntCK(avg).MIN limits: Since CAS Latency is not purely analog - data and strobe output are synchronized \nby the DLL - all possible intermediate frequencies may not be guaranteed. CL in clock cycle is calculated \nfrom tAA following rounding algorithm defined in Section 13.2\nNOTE 4\n‘Reserved’ settings are not allowed. User must program a different value.\nNOTE 5\n'Optional' settings allow certain devices in the industry to support this setting, however, it is not a \nmandatory feature. Any combination of the ‘optional’ CL’s is supported. The associated ‘optional’ tAA, \ntRCD, tRP, and tRC values must be adjusted based upon the CL combination supported. Refer to supplier's \ndata sheet and/or the DIMM SPD information if and how this setting is supported.\nNOTE 6\nDDR5-3200 AC timing apply if DRAM operates at lower than 3200 MT/s data rate.\nNOTE 7\nParameters apply from tCK(avg)min to tCK(avg)max at all standard JEDEC clock period values as stated \nin the Speed Bin Tables.\nNOTE 8\nCL number in parentheses, it means that these numbers are optional.\nNOTE 9\nfCK(min) of 1980Mbps defined to allow for 1% SSC down-spreading at a fCK(avg) of 2000Mbps \nNOTE 10\nEach speed bin lists the timing requirements that need to be supported in order for a given DRAM to be \nJEDEC compliant. JEDEC compliance does not require support for all speed bins within a given speed. \nJEDEC compliance requires meeting the parameters for a least one of the listed speed bins.\nNOTE 11\nAny DDR5-3DS-3600 speed bin also supports functional operation at lower frequencies as shown in the \ntable which are not subject to Production Tests but verified by Design/Characterization.\nNOTE 12\nAny DDR5-3DS-4000 speed bin also supports functional operation at lower frequencies as shown in the \ntable which are not subject to Production Tests but verified by Design/Characterization.\nNOTE 13\nAny DDR5-3DS-4400 speed bin also supports functional operation at lower frequencies as shown in the \ntable which are not subject to Production Tests but verified by Design/Characterization.\nNOTE 14\nAny DDR5-3DS-4800 speed bin also supports functional operation at lower frequencies as shown in the \ntable which are not subject to Production Tests but verified by Design/Characterization.\nNOTE 15\nAny DDR5-3DS-5200 speed bin also supports functional operation at lower frequencies as shown in the \ntable which are not subject to Production Tests but verified by Design/Characterization.\nNOTE 16\nAny DDR5-3DS-5600 speed bin also supports functional operation at lower frequencies as shown in the \ntable which are not subject to Production Tests but verified by Design/Characterization.\nNOTE 17\nAny DDR5-3DS-6000 speed bin also supports functional operation at lower frequencies as shown in the \ntable which are not subject to Production Tests but verified by Design/Characterization.\nNOTE 18\nAny DDR5-3DS-6400 speed bin also supports functional operation at lower frequencies as shown in the \ntable which are not subject to Production Tests but verified by Design/Characterization.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "n.\nNOTE 18\nAny DDR5-3DS-6400 speed bin also supports functional operation at lower frequencies as shown in the \ntable which are not subject to Production Tests but verified by Design/Characterization.\nJEDEC Standard No. 79-5\nPage 380\n11\nIDD, IDDQ, IPP Specification Parameters and Test conditions\n11.1\nIDD, IPP and IDDQ Measurement Conditions\nIn this chapter, IDD, IPP and IDDQ measurement conditions such as test load and patterns are defined. \nFigure 213 shows the setup and test load for IDD, IPP and IDDQ measurements.\n•\nIDD currents (such as IDD0, IDDQ0, IPP0, IDD0F, IDDQ0F, IPP0F, IDD2N, IDDQ2N, IPP2N, IDD2NT, \nIDDQ2NT, IPP2NT, IDD2P, IDDQ2P, IPP2P, IDD3N, IDDQ3N, IPP3N, IDD3P, IDDQ3P, IPP3P, IDD4R, \nIDDQ4R, IPP4R, IDD4RC, IDD4W, IDDQ4W, IPP4W, IDD4WC, IDD5F, IDDQ5F, IPP5F, IDD5B, IDDQ5B, \nIPP5B, IDD5C, IDDQ5C, IPP5C, IDD6N, IDDQ6N, IPP6N, IDD6E, IDDQ6E, IPP6E, IDD7, IDDQ7, IPP7, and \nIDD8, IDDQ8, IPP8) are measured as time-averaged currents with all VDD balls of the DDR5 SDRAM under \ntest tied together. Any IDDQ or IPP current is not included in IDD currents.\n•\nIDDQ currents are measured as time-averaged currents with all VDDQ balls of the DDR5 SDRAM under test tied \ntogether. Any IDD or IPP current is not included in IDDQ currents.\n•\nIPP currents are measured as time-averaged currents with all VPP balls of the DDR5 SDRAM under test tied \ntogether. Any IDD or IDDQ current is not included in IPP currents.\nAttention: IDDQ values cannot be directly used to calculate IO power of the DDR5 SDRAM. They can be \nused to support correlation of simulated IO power to actual IO power as outlined in Figure 214.\nFor IDD, IPP and IDDQ measurements, the following definitions apply:",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "wer of the DDR5 SDRAM. They can be \nused to support correlation of simulated IO power to actual IO power as outlined in Figure 214.\nFor IDD, IPP and IDDQ measurements, the following definitions apply:\n•\n“0” and “LOW” is defined as VIN <= VILAC(max).\n•\n“1” and “HIGH” is defined as VIN >= VIHAC(min).\n•\n“MID-LEVEL” is defined as inputs are VREF = 0.75 * VDDQ.\n•\nTimings used for IDD, IPP and IDDQ Measurement-Loop Patterns are provided in Table TBD.\n•\nBasic IDD, IPP and IDDQ Measurement Conditions are described in Table 491.\n•\nDetailed IDD, IPP and IDDQ Measurement-Loop Patterns are described in Tables 492 through 502.\n•\nIDD Measurements are done after properly initializing and training the DDR5 SDRAM. This includes but is not \nlimited to setting: \n-\nRON = RZQ/7 (34 Ohm in MR5); \n-\nRTT_NOM = RZQ/6 (40 Ohm in MR35);\n-\nRTT_WR = RZQ/2 (120 Ohm in MR34), only during IDD4 & IDD7 measurements, RTT_OFF for all other \nIDD measurements\n-\nRTT_PARK = Disable in MR33 and MR34;\n-\nQoff = 0B (Output Buffer enabled) in MR5;\n-\nTDQS_t disabled in MR5;\n-\nCRC disabled in MR50;\n-\nDM disabled in MR5;\n•\n1N mode enabled in MR2, unless otherwise specified in the IDD, IDDQ and IPP patterns’ conditions definitions;\n•\nAttention: The IDD, IPP and IDDQ Measurement-Loop Patterns need to be executed at least one time before \nactual IDD, IDDQ or IPP measurement is started.\n•\nTCASE defined as 0 - 95°C, unless stated in Table 491.\n•\nFor all IDD, IDDQ and IPP measurement loop timing parameters, refer to the timing parameters defined in the \nspec to calculate the nCK required.\nJEDEC Standard No. 79-5\nPage 381\n11.1   IDD, IPP and IDDQ Measurement Conditions (Cont’d)\nNOTE 1\nDIMM level Output test load condition may be different from that shown in the figure.\nFigure 213 — Measurement Setup and Test Load for IDD, IPP and IDDQ Measurements\nFigure 214 — Correlation from Simulated Channel IO Power to Actual Channel IO Power \nSupported by IDDQ Measurement.\nTable 491 — Basic IDD, IDDQ and IPP Measurement Conditions",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "IPP and IDDQ Measurements\nFigure 214 — Correlation from Simulated Channel IO Power to Actual Channel IO Power \nSupported by IDDQ Measurement.\nTable 491 — Basic IDD, IDDQ and IPP Measurement Conditions\nOperating One Bank Active-Precharge Current\nExternal clock: On; tCK, nRC, nRAS, nRP, nRRD: see Table TBD; BL: 161; CS_n: High between ACT and \nPRE; CA Inputs: partially toggling according to Table 502; Data IO: VDDQ; DM_n: stable at 1; Bank \nActivity: Cycling with one bank active at a time: 0,0,1,1,2,2,... (see Table 502); Output Buffer and RTT: \nEnabled in Mode Registers2; Pattern Details: see Table 502\nIDDQ0\nOperating One Bank Active-Precharge IDDQ Current\nSame condition with IDD0, however measuring IDDQ current instead of IDD current\nIPP0\nOperating One Bank Active-Precharge IPP Current\nSame condition with IDD0, however measuring IPP current instead of IDD current\nALERT_n, MIR, TEN, CA_ODT\nApplication specific\nChannel IO Power\nNumber\nIDDQ\nSimulation\nIDDQ\nMeasurement\nJEDEC Standard No. 79-5\nPage 382\nIDD0F\nOperating Four Bank Active-Precharge IPP Current\nSame condition with IDD0F, however measuring IPP current instead of IDD current\nIDDQ0F\nOperating Four Bank Active-Precharge IDDQ Current\nSame condition with IDD0F, however measuring IDDQ current instead of IDD current\nIPP0F\nOperating Four Bank Active-Precharge IPP Current\nSame condition with IDD0F, however measuring IPP current instead of IDD current\nPrecharge Standby Current\nExternal clock: On; tCK: see Table TBD; CS_n: stable at 1; CA Inputs: partially toggling according to \nTable 504; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: \nEnabled in Mode Registers2; Pattern Details: see Table 504\nIDDQ2N \nPrecharge Standby IDDQ Current\nSame condition with IDD2N, however measuring IDDQ current instead of IDD current\nIPP2N \nPrecharge Standby IPP Current\nSame condition with IDD2N, however measuring IPP current instead of IDD current",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "nt\nSame condition with IDD2N, however measuring IDDQ current instead of IDD current\nIPP2N \nPrecharge Standby IPP Current\nSame condition with IDD2N, however measuring IPP current instead of IDD current\nPrecharge Standby Non-Target Command Current\nExternal clock: On; tCK: see Table TBD; BL: 161; CS_n: High between WRITE commands; CS_n, CA \nInputs: partially toggling according to Table 505; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all \nbanks closed; Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see Table 505\nIDDQ2NT\n(Optional)\nPrecharge Standby Non-Target Command IDDQ Current\nSame condition with IDD2NT, however measuring IDDQ current instead of IDD current\nIPP2NT\n(Optional)\nPrecharge Standby Non-Target Command IPP Current\nSame condition with IDD2NT, however measuring IPP current instead of IDD current\nPrecharge Power-Down \nDevice in Precharge Power-Down, External clock: On; tCK: see Table TBD; CS_n: stable at 1 after \nPower Down Entry command; CA Inputs: stable at 1; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all \nbanks closed; Output Buffer and RTT: Enabled in Mode Registers2;\nIDDQ2P\nPrecharge Power-Down \nSame condition with IDD2P, however measuring IDDQ current instead of IDD current\nIPP2P\nPrecharge Power-Down \nSame condition with IDD2P, however measuring IPP current instead of IDD current\nActive Standby Current\nExternal clock: On; tCK: see Table TBD; CS_n: stable at 1; CA Inputs: partially toggling according to \nTable 504; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: \nEnabled in Mode Registers2; Pattern Details: see Table 504\nIDDQ3N\nActive Standby IDDQ Current \nSame condition with IDD3N, however measuring IDDQ current instead of IDD current\nIPP3N\nActive Standby IPP Current \nSame condition with IDD3N, however measuring IPP current instead of IDD current",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "rent \nSame condition with IDD3N, however measuring IDDQ current instead of IDD current\nIPP3N\nActive Standby IPP Current \nSame condition with IDD3N, however measuring IPP current instead of IDD current\nActive Power-Down Current\nDevice in Active Power-Down, External clock: On; tCK: see Table TBD; CS_n: stable at 1 after Power \nDown Entry command; CA Inputs: stable at 1; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks \nopen; Output Buffer and RTT: Enabled in Mode Registers2;\nIDDQ3P\nActive Power-Down IDDQ Current \nSame condition with IDD3P, however measuring IDDQ current instead of IDD current\nIPP3P\nActive Power-Down IPP Current \nSame condition with IDD3P, however measuring IPP current instead of IDD current\nOperating Burst Read Current\nExternal clock: On; tCK, nCCD, CL: see Table TBD; BL: 161; CS_n: High between RD; CA Inputs: \npartially toggling according to Table 506; Data IO: seamless read data burst with different data between one \nburst and the next one according to Table 506; DM_n: stable at 1; Bank Activity: all banks open, RD \ncommands cycling through banks: 0,0,1,1,2,2,... (see Table 506); Output Buffer and RTT: Enabled in Mode \nRegisters2; Pattern Details: see Table 506\nIDD4RC\nOperating Burst Read Current with Read CRC\nRead CRC enabled4. Other conditions: see IDD4R\nIDDQ4R\nOperating Burst Read IDDQ Current\nSame definition like for IDD4R, however measuring IDDQ current instead of IDD current\nIPP4R\nOperating Burst Read IPP Current \nSame condition with IDD4R, however measuring IPP current instead of IDD current\nTable 491 — Basic IDD, IDDQ and IPP Measurement Conditions (Cont’d)\nJEDEC Standard No. 79-5\nPage 383",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "t Read IPP Current \nSame condition with IDD4R, however measuring IPP current instead of IDD current\nTable 491 — Basic IDD, IDDQ and IPP Measurement Conditions (Cont’d)\nJEDEC Standard No. 79-5\nPage 383\nOperating Burst Write Current\nExternal clock: On; tCK, nCCD, CL: see Table TBD; BL: 161; CS_n: High between WR; CA Inputs: \npartially toggling according to Table 507; Data IO: seamless write data burst with different data between one \nburst and the next one according to Table 507; DM_n: stable at 1; Bank Activity: all banks open, WR \ncommands cycling through banks: 0,0,1,1,2,2,... (see Table 507); Output Buffer and RTT: Enabled in Mode \nRegisters2; Pattern Details: see Table 507\nIDD4WC\nOperating Burst Write Current with Write CRC\nWrite CRC enabled3, Other conditions: see IDD4W\nIDDQ4W\nOperating Burst Write IDDQ Current \nSame condition with IDD4W, however measuring IDDQ current instead of IDD current\nIPP4W\nOperating Burst Write IPP Current \nSame condition with IDD4W, however measuring IPP current instead of IDD current\nBurst Refresh Current (Normal Refresh Mode)\nExternal clock: On; tCK, nRFC1: see Table TBD; BL: 161; CS_n: High between REF; CA Inputs: partially \ntoggling according to Table 509; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every \nnRFC1 (see Table 509); Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see \nTable 509\nIDDQ5B\nBurst Refresh IDDQ Current (Normal Refresh Mode)\nSame condition with IDD5B, however measuring IDDQ current instead of IDD current\nIPP5B\nBurst Refresh IPP Current (Normal Refresh Mode)\nSame condition with IDD5B, however measuring IPP current instead of IDD current\nIDD5F\nBurst Refresh Current (Fine Granularity Refresh Mode)\ntRFC=tRFC2, Other conditions: see IDD5B\nIDDQ5F\nBurst Refresh IDDQPP Current (Fine Granularity Refresh Mode)\nSame condition with IDD5F, however measuring IDDQ current instead of IDD current",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "fresh Mode)\ntRFC=tRFC2, Other conditions: see IDD5B\nIDDQ5F\nBurst Refresh IDDQPP Current (Fine Granularity Refresh Mode)\nSame condition with IDD5F, however measuring IDDQ current instead of IDD current\nIPP5F\nBurst Refresh IPP Current (Fine Granularity Refresh Mode)\nSame condition with IDD5F, however measuring IPP current instead of IDD current\nBurst Refresh Current (Same Bank Refresh Mode)\nExternal clock: On; tCK, nRFCsb: see Table TBD; BL: 161; CS_n: High between REF; CA Inputs: partially \ntoggling according to Table 510; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every \nnRFCsb (see Table 510); Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see \nTable 510\nIDDQ5C\nBurst Refresh IDDQPP Current (Same Bank Refresh Mode)\nSame condition with IDD5C, however measuring IDDQ current instead of IDD current\nIPP5C\nBurst Refresh IPP Current (Same Bank Refresh Mode)\nSame condition with IDD5C, however measuring IPP current instead of IDD current\nSelf Refresh Current: Normal Temperature Range\nTCASE: 0 - 85°C; External clock: Off; CK_t and CK_c#: HIGH; tCK, nCPDED: see Table TBD; BL: 161; \nCS_n#: low; CA, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer \nand RTT: Enabled in Mode Registers2;\nIDDQ6N\nSelf Refresh IDDQ Current: Normal Temperature Range\nSame condition with IDD6N, however measuring IDDQ current instead of IDD current\nIPP6N\nSelf Refresh IPP Current: Normal Temperature Range\nSame condition with IDD6N, however measuring IPP current instead of IDD current\nSelf Refresh Current: Extended Temperature Range)\nTCASE: 85 - 95°C; Extended4; External clock: Off; CK_t and CK_c: HIGH; tCK, nCPDED: see Table TBD; \nBL: 161; CS_n: low; CA, Data IO: High; DM_n:stable at 1; Bank Activity: Self-Refresh operation; Output \nBuffer and RTT: Enabled in Mode Registers2\nIDDQ6E\nSelf Refresh IDDQ Current: Extended Temperature Range\nSame condition with IDD6E, however measuring IDDQ current instead of IDD current",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ration; Output \nBuffer and RTT: Enabled in Mode Registers2\nIDDQ6E\nSelf Refresh IDDQ Current: Extended Temperature Range\nSame condition with IDD6E, however measuring IDDQ current instead of IDD current\nIPP6E\nSelf Refresh IPP Current: Extended Temperature Range\nSame condition with IDD6E, however measuring IPP current instead of IDD current\nOperating Bank Interleave Read Current\nExternal clock: On; tCK, nRC, nRAS, nRCD, nRRD_S, nFAW, tCCD_S CL: see Table TBD; BL: 161; \nCS_n: High between ACT and RDA; CA Inputs: partially toggling according to Table 512; Data IO: read \ndata bursts with different data between one burst and the next one according to Table 512; DM_n: stable at \n1; Bank Activity: two times interleaved cycling through banks (0, 1, ...7) with different addressing, see \nTable 512; Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see Table 512\nTable 491 — Basic IDD, IDDQ and IPP Measurement Conditions (Cont’d)\nJEDEC Standard No. 79-5\nPage 384\nIDDQ7\nOperating Bank Interleave Read IDDQ Current\nSame condition with IDD7, however measuring IDDQ current instead of IDD current\nIPP7\nOperating Bank Interleave Read IPP Current\nSame condition with IDD7, however measuring IPP current instead of IDD current\nMaximum Power Saving Deep Power Down Current\nExternal clock: Off; CK_t and CK_c#: HIGH; tCK, nCPDED: see Table TBD; BL: 161; CS_n#: low; \nCA:High, DM_n: stable at 1; Bank Activity: All banks closed and device in MPSM deep power down \nmode5; Output Buffer and RTT: Enabled in Mode Registers2; Patterns Details: same as IDD6N but MPSM \nis enabled in mode register.\nIDDQ8\nMaximum Power Saving Deep Power Down IDDQ Current\nSame condition with IDD8, however measuring IDDQ current instead of IDD current\nIPP8\nMaximum Power Saving Deep Power Down IPP Current\nSame condition with IDD8, however measuring IPP current instead of IDD current\nNOTE 1\nBurst Length: BL16 fixed by MR0 OP[1:0]=00.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "d of IDD current\nIPP8\nMaximum Power Saving Deep Power Down IPP Current\nSame condition with IDD8, however measuring IPP current instead of IDD current\nNOTE 1\nBurst Length: BL16 fixed by MR0 OP[1:0]=00.\nNOTE 2\nOutput Buffer Enable \n-\nset MR5 OP[0] = 0] : Qoff = Output buffer enabled \n-\nset MR5 OP[2:1] = 00] : Pull-Up Output Driver Impedance Control = RZQ/7 \n-\nset MR5 OP[7:6] = 00] : Pull-Down Output Driver Impedance Control = RZQ/7 \nRTT_Nom enable \n-\n set MR35 OP[5:0] = 110110: RTT_NOM_WR = RTT_NOM_RD = RZQ/6 \nRTT_WR enable \n-\nset MR34 OP[5:3] = 010 RTT_WR = RZQ/2 \nRTT_PARK disable \n-\nset MR34 OP[2:0] = 000 \nNOTE 3\nWRITE CRC enabled\n-\nset MR50 OP[2:1] = 11\nNOTE 4\n Read CRC enabled\n-\nset MR50:OP[0]=1\nNOTE 5\nMPSM Deep Power Down Mode\n-\nset MR2:OP[3]=1 if PDA Enumerate ID not equal to 15\n-\nset MR2:OP[5]=1 if PDA Enumerate ID equal to 15\nTable 491 — Basic IDD, IDDQ and IPP Measurement Conditions (Cont’d)\nJEDEC Standard No. 79-5\nPage 385\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n11.1   IDD, IPP and IDDQ Measurement Conditions (Cont’d)\nTable 492 — IDD0, IDD0Q, and IPP0\nExecutes Active and PreCharge commands with tightest timing possible while exercising all Bank and Bank Group \naddresses. All notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nBA \n[1:0]\nBG [2:0]\nCID [2:0]\nSpecial Instructions\n0\nACTIVE\nL\n0x0000\n0x00000\n0x0\n0x00\n0x0\n \nH\n0x0000\nTable 493 — Four Bank Active-Precharge IDD0F, IDDQ0F and IPP0F\nCID \n[2:0]\nSpecial Instructions\nTable 494 — IDD2N, IDD3N, IDD2P, IDD3P, IDDQ2N, IDDQ3N, IDDQ2P, IDDQ3P, IPP2N, IPP3N, \nIPP2P, IPP3P\nExecutes DESELECT commands while exercising all command/address pins in a predefined pattern. All notes apply to entire table.\nSequence\nCommand\nCS\nC/A[13:0]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "IDDQ2P, IDDQ3P, IPP2N, IPP3N, \nIPP2P, IPP3P\nExecutes DESELECT commands while exercising all command/address pins in a predefined pattern. All notes apply to entire table.\nSequence\nCommand\nCS\nC/A[13:0]\nTable 495 — IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT\nExecutes Non-Target WRITE commands simulating Rank to Rank timing while exercising all C/A bits. \nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow \nAddress \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n0\nACTIVE\nL\n0x0000\n0x00000\n0x0\n0x00\n0x0\n \nH\n0x0000\nTable 496 — IDD4R, IDDQ4R, and IPP4R\nExecutes READ commands with tightest timing possible while exercising all Bank and Bank Group \naddresses. All notes apply to entire table\nSequence Command\nCS\nC/A [13:0]\nRow \nAddress \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n0\nACTIVE\nL\n0x0000\n0x00000\n0x0\n0x00\n0x0\n \nH\n0x0000\nJEDEC Standard No. 79-5\nPage 386\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n11.1   IDD, IPP and IDDQ Measurement Conditions (Cont’d)\nTable 497 — IDD4W, IDDQ4W, and IPP4W\nExecutes WRITE commands with tightest timing possible while exercising all Bank and Bank Group \naddresses. All notes apply to entire table\nSequence\nCommand\nCS\nC/A [13:0]\nRow \nAddress \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n0\nACTIVE\nL\n0x0000\n0x00000\n0x0\n0x00\n0x0\n \nH\n0x0000\nTable 498 — IDD5, IDDQ5, and IPP5\nExecutes Refresh (all banks) commands at minimum tREFI1. All notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow \nAddress \n[17:0]\nBA \n[1:0]\nSpecial Instructions\n0\nREF\nL\n0x0003\nL \n0x0\nTable 499 — IDD5B, IDDQ5B, and IPP5B\nExecutes Refresh (all banks) commands at minimum tREFI1. All notes apply to entire table.\nSequence Command\nCS\nC/A [13:0]\nRow \nAddress \n[17:0]\nBA \n[1:0]\nSpecial Instructions\n0\nREF\nL\n0x0003\nL \n0x0",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "IPP5B\nExecutes Refresh (all banks) commands at minimum tREFI1. All notes apply to entire table.\nSequence Command\nCS\nC/A [13:0]\nRow \nAddress \n[17:0]\nBA \n[1:0]\nSpecial Instructions\n0\nREF\nL\n0x0003\nL \n0x0\nTable 500 — IDD5SB, IDDQSB and IPPSB\n(same bank) commands at minimum tREFI1. All notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow \nAddress \n[17:0]\nSpecial Instruction\ns\n0\nREF\nL\n0x0003\nL \n0x0\nTable 501 — IDD7, IDDQ7, and IPP7\nExecutes ACTVATE, READ/A commands with tightest timing possible while exercising all Bank and \nBank Group addresses. All notes apply to entire table\nSequenc\ne\nCommand\nCS\nC/A [13:0]\nRow \nAddress \n[17:0]\nBA [1:0]\nBG [2:0]\nCID \n[2:0]\nSpecial Instructions\n0\nACTIVE\nL\n0x0000\n0x00000\n0x0\n0x00\n0x0\nJEDEC Standard No. 79-5\nPage 387\n11.2\nIDD0, IDDQ0, IPP0 Pattern\nExecutes Active and PreCharge commands with tightest timing possible while exercising all Bank, Bank \nGroup and CID addresses.\nTable 502 — IDD0, IDDQ0, IPP0\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n0\nACTIVATE\nL\n0x0000\n0x00000\n0x0\n0x00\n0x0\n \nH\n0x0000\nRepeat sequence 1-8 to satisfy \ntRAS(min), truncate if required\n9\nPRE(pb)\nL\n0x001B\n \n0x0\n0x00\n0x0\nRepeat sequence 10-17 to satisfy \ntRP(min), truncate if required\n18\nACTIVATE\nL\n0x003C\n0x00FFF\n0x0\n0x00\n0x0\n \nH\n0x00FF\nRepeat sequence 19-26 to satisfy \ntRAS(min), truncate if required\n27\nPRE(pb)\nL\n0x001B\n \n0x0\n0x00\n0x0\nJEDEC Standard No. 79-5\nPage 388\nRepeat sequence 28-35 to satisfy \ntRP(min), truncate if required\n36\nACTIVATE\nL\n0x0100\n0x00000\n0x0\n0x01\n0x0\n \nH\n0x0000\nRepeat sequence 37 - 44 to satisfy \ntRAS(min), truncate if required\n45\nPRE(pb)\nL\n0x011B\n \n0x0\n0x01\n0x0\nRepeat sequence 46 - 53 to satisfy \ntRP(min), truncate if required\n54\nACTIVATE\nL\n0x013C\n0x03FFF\n0x0\n0x01\n0x0\nna\nH\n0x03FF\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "13C\n0x03FFF\n0x0\n0x01\n0x0\nna\nH\n0x03FF\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 389\nRepeat sequence 55 - 62 to satisfy \ntRAS(min), truncate if required\n63\nPRE(pb)\nL\n0x011B\n \n0x0\n0x01\n0x0\nRepeat sequence 64 - 71 to satisfy \ntRP(min), truncate if required\n72\nACTIVATE\nL\n0x0200\n0x00000\n0x0\n0x02\n0x0\n \nH\n0x0000\nRepeat sequence 73 - 80 to satisfy \ntRAS(min), truncate if required\n81\nPRE(pb)\nL\n0x021B\n \n0x0\n0x02\n0x0\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 390\nRepeat sequence 82 - 89 to satisfy \ntRP(min), truncate if required\n90\nACTIVATE\nL\n0x023C\n0x00FFF\n0x0\n0x02\n0x0\n \nH\n0x00FF\nRepeat sequence 91 - 98 to satisfy \ntRAS(min), truncate if required\n99\nPRE(pb)\nL\n0x021B\n \n0x0\n0x02\n0x0\nRepeat sequence 100 - 107 to\nsatisfy tRP(min), truncate if required\n108\nACTIVATE\nL\n0x0300\n0x00000\n0x0\n0x03\n0x0\n \nH\n0x0000\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 391\nRepeat sequence 109 - 116 to \nsatisfy tRAS(min), truncate if \nrequired\n117\nPRE(pb)\nL\n0x031B\n \n0x0\n0x03\n0x0\nRepeat sequence 118 - 125 to \nsatisfy tRP(min), truncate if required\n126\nACTIVATE\nL\n0x033C\n0x03FFF\n0x0\n0x03\n0x0\n \nH\n0x03FF\nRepeat sequence 127 - 134 to\nsatisfy tRAS(min), truncate if \nrequired\n135\nPRE(pb)\nL\n0x031B\n \n0x0\n0x03\n0x0\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 392\nRepeat sequence 136 - 143 to\nsatisfy tRP(min), truncate if required\n144\nACTIVATE\nL\n0x0400\n0x00000\n0x0\n0x04\n0x0\n \nH\n0x0000",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "7:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 392\nRepeat sequence 136 - 143 to\nsatisfy tRP(min), truncate if required\n144\nACTIVATE\nL\n0x0400\n0x00000\n0x0\n0x04\n0x0\n \nH\n0x0000\nRepeat sequence 145 - 152 to\nsatisfy tRAS(min), truncate if \nrequired\n153\nPRE(pb)\nL\n0x041B\n \n0x0\n0x04\n0x0\nRepeat sequence 154 - 161 to\nsatisfy tRP(min), truncate if required\n162\nACTIVATE\nL\n0x043C\n0x00FFF\n0x0\n0x04\n0x0\n \nH\n0x00FF\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 393\nRepeat sequence 163 - 170 to\nsatisfy tRAS(min), truncate if \nrequired\n171\nPRE(pb)\nL\n0x041B\n \n0x0\n0x04\n0x0\nRepeat sequence 172 - 179 to\nsatisfy tRP(min), truncate if required\n180\nACTIVATE\nL\n0x0500\n0x00000\n0x0\n0x05\n0x0\n \nH\n0x0000\nRepeat sequence 181 - 188 to\nsatisfy tRAS(min), truncate if \nrequired\n189\nPRE(pb)\nL\n0x051B\n \n0x0\n0x05\n0x0\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 394\nRepeat sequence 190 - 197 to\nsatisfy tRP(min), truncate if required\n198\nACTIVATE\nL\n0x053C\n0x03FFF\n0x0\n0x05\n0x0\n \nH\n0x03FF\nRepeat sequence 199 - 206 to\nsatisfy tRAS(min), truncate if \nrequired\n207\nPRE(pb)\nL\n0x051B\n \n0x0\n0x05\n0x0\nRepeat sequence 208 - 215 to\nsatisfy tRP(min), truncate if required\n216\nACTIVATE\nL\n0x0600\n0x00000\n0x0\n0x06\n0x0\n \nH\n0x0000\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 395\nRepeat sequence 217 - 224 to\nsatisfy tRAS(min), truncate if \nrequired\n225\nPRE(pb)\nL\n0x061B\n \n0x0\n0x06\n0x0\nRepeat sequence 226 - 233 to\nsatisfy tRP(min), truncate if required\n234\nACTIVATE\nL\n0x063C\n0x00FFF\n0x0\n0x06\n0x0\n \nH\n0x00FF\nRepeat sequence 235 - 242 to\nsatisfy tRAS(min), truncate if \nrequired",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "0x06\n0x0\nRepeat sequence 226 - 233 to\nsatisfy tRP(min), truncate if required\n234\nACTIVATE\nL\n0x063C\n0x00FFF\n0x0\n0x06\n0x0\n \nH\n0x00FF\nRepeat sequence 235 - 242 to\nsatisfy tRAS(min), truncate if \nrequired\n243\nPRE(pb)\nL\n0x061B\n \n0x0\n0x06\n0x0\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 396\nRepeat sequence 244 - 251 to\nsatisfy tRP(min), truncate if required\n252\nACTIVATE\nL\n0x0700\n0x00000\n0x0\n0x07\n0x0\n \nH\n0x0000\nRepeat sequence 253 - 260 to\nsatisfy tRAS(min), truncate if \nrequired\n261\nPRE(pb)\nL\n0x071B\n \n0x0\n0x07\n0x0\nRepeat sequence 262 - 269 to\nsatisfy tRP(min), truncate if required\n270\nACTIVATE\nL\n0x073C\n0x03FFF\n0x0\n0x07\n0x0\nna\nH\n0x03FF\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 397\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 271 - 279 to\nsatisfy tRAS(min), truncate if \nrequired\n280\nPRE(pb)\nL\n0x071B\n \n0x0\n0x07\n0x0\nRepeat sequence 281 - 288 to\nsatisfy tRP(min), truncate if required\n289 - 576\n0x1\nRepeat sequence 0-288 using\nBA = 0x1\n577 - 865\n0x2\nRepeat sequence 0-288 using\nBA = 0x2\n866 - 1154\n0x3\nRepeat sequence 0-288 using\nBA = 0x3",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "288 to\nsatisfy tRP(min), truncate if required\n289 - 576\n0x1\nRepeat sequence 0-288 using\nBA = 0x1\n577 - 865\n0x2\nRepeat sequence 0-288 using\nBA = 0x2\n866 - 1154\n0x3\nRepeat sequence 0-288 using\nBA = 0x3\nNOTE 1\nUtilize DESELECTs between commands while toggling all C/A bits as defined.\nNOTE 2\nTime between Activates reflect tRAS (min).\nNOTE 3\nTime between PreCharge reflect tRP (min).\nNOTE 4\nx8 or x16 may have different Bank or Bank Group Address.\nNOTE 5\nFor sequence 289 - 1,154 due to changing the Bank Address the C/A value for Activate and PreCharge commands will be different than \nlisted here\nNOTE 6\nFor 3DS, all banks of all “non-target” logical ranks are Idd2N condition\nNOTE 7\nRepeat pattern for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 398\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n11.3\nIDD0F, IDDQ0F, IPP0F Pattern\nExecutes four Active and PreCharge commands per tRC time while exercising all Bank, Bank, Group and \nCID addresses.\nTable 503 — IDD0F, IDDQ0F, IPP0F\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n0x00000\n0x0\n0x00\n0x0\n \nH\n0x0000\nRepeat sequence 1-4 to satisfy \ntRRD(min), truncate if required\n0x03FFF\n0x0\n0x01\n0x0\n \nH\n0x03FF\nRepeat sequence 6-9 to satisfy \ntRRD(min), truncate if required\n10\nACTIVATE\nL\n0x0200\n0x00000\n0x0\n0x02\n0x0\n \nH\n0x0000\nRepeat sequence 11-14 to satisfy \ntRAS(min), truncate if required\n15\nPRE(pb)\nL\n0x001B\n \n0x0\n0x00\n0x0\nRepeat sequence 15-19 to satisfy\ntRC(min)/4, truncate if required\n20\nACTIVATE\nL\n0x033C\n0x03FFF\n0x0\n0x03\n0x0\n \nH\n0x03FF",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "14 to satisfy \ntRAS(min), truncate if required\n15\nPRE(pb)\nL\n0x001B\n \n0x0\n0x00\n0x0\nRepeat sequence 15-19 to satisfy\ntRC(min)/4, truncate if required\n20\nACTIVATE\nL\n0x033C\n0x03FFF\n0x0\n0x03\n0x0\n \nH\n0x03FF\nRepeat sequence 21-24 to satisfy \ntRAS(min), truncate if required\n25\nPRE(pb)\nL\n0x011B\n \n0x0\n0x01\n0x0\nJEDEC Standard No. 79-5\nPage 399\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 25-28 to satisfy\ntRC(min)/4, truncate if required\n29\nACTIVATE\nL\n0x0400\n0x00000\n0x0\n0x04\n0x0\n \nH\n0x0000\nRepeat sequence 30-33 to satisfy \ntRAS(min), truncate if required\n34\nPRE(pb)\nL\n0x021B\n \n0x0\n0x02\n0x0\nRepeat sequence 35-38 to satisfy\ntRC(min)/4, truncate if required\n39\nACTIVATE\nL\n0x053C\n0x03FFF\n0x0\n0x05\n0x0\n \nH\n0x03FF\nRepeat sequence 40-43 to satisfy \ntRAS(min), truncate if required\n41\nDES\nH\n0x0CCC\n44\nPRE(pb)\nL\n0x031B\n \n0x0\n0x03\n0x0\nRepeat sequence 45-48 to satisfy\ntRC(min)/4, truncate if required\n49\nACTIVATE\nL\n0x0600\n0x00000\n0x0\n0x06\n0x0\n \nH\n0x0000\nRepeat sequence 50-53 to satisfy \ntRAS(min), truncate if required\n54\nPRE(pb)\nL\n0x041B\n \n0x0\n0x04\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 400\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 55-58 to satisfy\ntRC(min)/4, truncate if required\n59\nACTIVATE\nL\n0x0700\n0x03FFF\n0x0\n0x07\n0x0\n \nH\n0x03FF\nRepeat sequence 60-63 to satisfy \ntRAS(min), truncate if required\n64\nPRE(pb)\nL\n0x051B\n \n0x0\n0x05\n0x0\nRepeat sequence 65-68 to satisfy\ntRC(min)/4, truncate if required\n66\nDES\nH\n0x0CCC\n69\nACTIVATE\nL\n0x007C",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "eat sequence 60-63 to satisfy \ntRAS(min), truncate if required\n64\nPRE(pb)\nL\n0x051B\n \n0x0\n0x05\n0x0\nRepeat sequence 65-68 to satisfy\ntRC(min)/4, truncate if required\n66\nDES\nH\n0x0CCC\n69\nACTIVATE\nL\n0x007C\n0x00000\n0x1\n0x00\n0x0\n \nH\n0x0000\nRepeat sequence 70-73 to satisfy \ntRAS(min), truncate if required\n74\nPRE(pb)\nL\n0x061B\n \n0x0\n0x06\n0x0\nRepeat sequence 75-78 to satisfy\ntRC(min)/4, truncate if required\n76\nDES\nH\n0x0CCC\n79\nACTIVATE\nL\n0x0140\n0x03FFF\n0x1\n0x01\n0x0\n \nH\n0x03FF\nRepeat sequence 78-81 to satisfy \ntRAS(min), truncate if required\n82\nPRE(pb)\nL\n0x071B\n \n0x0\n0x07\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 401\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 83-86 to satisfy\ntRC(min)/4, truncate if required\n84\nDES\nH\n0x0CCC\n87\nACTIVATE\nL\n0x027C\n0x00000\n0x1\n0x02\n0x0\nH\n0x0000\nRepeat sequence 88-91 to satisfy \ntRAS(min), truncate if required\n92\nPRE(pb)\nL\n0x005B\n \n0x1\n0x00\n0x0\nRepeat sequence 93-96 to satisfy\ntRC(min)/4, truncate if required\n97\nACTIVATE\nL\n0x0340\n0x03FFF\n0x1\n0x03\n0x0\n \nH\n0x03FF\nRepeat sequence 98-101 to satisfy \ntRAS(min), truncate if required\n99\nDES\nH\n0x0CCC\n102\nPRE(pb)\nL\n0x015B\n \n0x1\n0x01\n0x0\nRepeat sequence 103-106 to\nsatisfy tRC(min)/4, truncate if \nrequired\n107\nACTIVATE\nL\n0x0440\n0x00000\n0x1\n0x04\n0x0\n \nH\n0x0000\nRepeat sequence 108-111 to satisfy \ntRAS(min), truncate if required\n112\nPRE(pb)\nL\n0x025B\n \n0x1\n0x02\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 402",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 402\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 113-115 to satisfy\ntRC(min)/4, truncate if required\n116\nACTIVATE\nL\n0x0540\n0x03FFF\n0x1\n0x05\n0x0\n \nH\n0x03FF\nRepeat sequence 117-120 to satisfy \ntRAS(min), truncate if required\n121\nPRE(pb)\nL\n0x035B\n \n0x1\n0x03\n0x0\nRepeat sequence 122-124 to\nsatisfy tRC(min)/4, truncate if \nrequired\n126\nACTIVATE\nL\n0x067C\n0x00000\n0x1\n0x06\n0x0\nRepeat sequence 127-130 to\nsatisfy tRAS(min), truncate if \nrequired\n131\nPRE(pb)\nL\n0x045B\n \n0x1\n0x04\n0x0\nRepeat sequence 132-135 to\nsatisfy tRC(min)/4, truncate if \nrequired\n136\nACTIVATE\nL\n0x0740\n0x03FFF\n0x1\nx07\n0x0\n \nH\n0x03FF\nRepeat sequence 137-140 to\nsatisfy tRAS(min), truncate if \nrequired\n141\nPRE(pb)\nL\n0x055B\n \n0x1\n0x05\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 403\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 142-145 to\nsatisfy tRC(min)/4, truncate if \nrequired\n146\nACTIVATE\nL\n0x00BC\n0x00000\n0x2\n0x00\n0x0\n \nH\n0x0000\nRepeat sequence 147-150 to\nsatisfy tRAS(min), truncate if \nrequired\n151\nPRE(pb)\nL\n0x065B\n \n0x1\n0x06\n0x0\nRepeat sequence152-155 to\nsatisfy tRC(min)/4, truncate if \nrequired\n156\nACTIVATE\nL\n0x0180\n0x03FFF\n0x2\n0x01\n0x0\n \nH\n0x03FF\nRepeat sequence 157-160 to\nsatisfy tRAS(min), truncate if \nrequired\n161\nPRE(pb)\nL\n0x075B\n \n0x1\n0x07\n0x0",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "satisfy tRC(min)/4, truncate if \nrequired\n156\nACTIVATE\nL\n0x0180\n0x03FFF\n0x2\n0x01\n0x0\n \nH\n0x03FF\nRepeat sequence 157-160 to\nsatisfy tRAS(min), truncate if \nrequired\n161\nPRE(pb)\nL\n0x075B\n \n0x1\n0x07\n0x0\nRepeat sequence 162-165 to\nsatisfy tRC(min)/4, truncate if \nrequired\n166\nACTIVATE\nL\n0x0280\n0x00000\n0x2\n0x02\n0x0\n \nH\n0x0000\nRepeat sequence 167-170 to\nsatisfy tRAS(min), truncate if \nrequired\n171\nPRE(pb)\nL\n0x009B\n \n0x2\n0x00\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 404\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 172-175 to\nsatisfy tRC(min)/4, truncate if \nrequired\n176\nACTIVATE\nL\n0x03BC\n0x03FFF\n0x2\n0x03\n0x0\n \nH\n0x03FF\nRepeat sequence 177-180 to\nsatisfy  tRAS(min), truncate if \nrequired\n181\nPRE(pb)\nL\n0x019B\n \n0x2\n0x01\n0x0\nRepeat sequence 182-185 to\nsatisfy tRC(min)/4, truncate if \nrequired\n186\nACTIVATE\nL\n0x0480\n0x00000\n0x2\n0x04\n0x0\n \nH\n0x0080\nRepeat sequence 187-191 to\nsatisfy tRAS(min), truncate if \nrequired\n192\nPRE(pb)\nL\n0x029B\n \n0x2\n0x02\n0x0\nRepeat sequence 193-195 to\nsatisfy tRC(min)/4, truncate if \nrequired\n196\nACTIVATE\nL\n0x05BC\n0x03FFF\n0x2\n0x05\n0x0\n \nH\n0x03FF\nRepeat sequence 197-200 to\nsatisfy tRAS(min), truncate if \nrequired\n201\nPRE(pb)\nL\n0x039B\n \n0x2\n0x03\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 405\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 202-205 to\nsatisfy tRC(min)4, truncate if \nrequired\n206\nACTIVATE\nL\n0x0680\n0x00000\n0x2\n0x06\n0x0\n \nH\n0x0000\nRepeat sequence 207-210 to\nsatisfy tRAS(min), truncate if \nrequired\n211\nPRE(pb)\nL\n0x049B\n \n0x2\n0x04\n0x0\nRepeat sequence 212-215 to\nsatisfy tRC(min)/4, truncate if \nrequired\n216\nACTIVATE\nL\n0x0780\n0x03FFF\n0x2\n0x07\n0x0\n \nH\n0x03FF\nRepeat sequence 217-220 to\nsatisfy tRAS(min), truncate if \nrequired\n221\nPRE(pb)\nL\n0x059B\n \n0x2\n0x05\n0x0\nRepeat sequence 222-225 to\nsatisfy tRC(min)/4, truncate if \nrequired\n226\nACTIVATE\nL\n0x00C0\n0x00000\n0x3\n0x00\n0x0\n \nH\n0x0000\nRepeat sequence 227-230 to\nsatisfy tRAS(min), truncate if \nrequired\n231\nPRE(pb)\nL\n0x069B\n \n0x2\n0x06\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 406\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 232-235 to\nsatisfy tRC(min)/4, truncate if \nrequired\n236\nACTIVATE\nL\n0x01FC\n0x03FFF\n0x3\n0x01\n0x0\n \nH\n0x03FF\nRepeat sequence 237-240 to\nsatisfy tRAS(min), truncate if \nrequired\n241\nPRE(pb)\nL\n0x079B\n \n0x2\n0x07\n0x0\nRepeat sequence 242-245 to\nsatisfy tRC(min)/4, truncate if \nrequired\n246\nACTIVATE\nL\n0x02C0\n0x00000\n0x3\n0x02\n0x0\n \nH\n0x0000\nRepeat sequence 247-300 to\nsatisfy tRAS(min), truncate if \nrequired\n301\nPRE(pb)\nL\n0x00DB\n \n0x3\n0x00\n0x0\nRepeat sequence 302-305 to\nsatisfy tRC(min)/4, truncate if \nrequired\n306\nACTIVATE\nL\n0x03FC\n0x03FFF\n0x3\n0x03\n0x0\n \nH\n0x03FF\nRepeat sequence 307-310 to\nsatisfy tRAS(min), truncate if \nrequired\n311\nPRE(pb)\nL\n0x01DB\n \n0x3\n0x01\n0x0",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "satisfy tRC(min)/4, truncate if \nrequired\n306\nACTIVATE\nL\n0x03FC\n0x03FFF\n0x3\n0x03\n0x0\n \nH\n0x03FF\nRepeat sequence 307-310 to\nsatisfy tRAS(min), truncate if \nrequired\n311\nPRE(pb)\nL\n0x01DB\n \n0x3\n0x01\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 407\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 312-315 to\nsatisfy tRC(min)/4, truncate if \nrequired\n316\nACTIVATE\nL\n0x04C0\n0x00000\n0x3\n0x04\n0x0\n \nH\n0x0000\nRepeat sequence 317-320 to\nsatisfy tRAS(min), truncate if \nrequired\n321\nPRE(pb)\nL\n0x02DB\n \n0x3\n0x02\n0x0\nRepeat sequence 322-325 to\nsatisfy tRC(min)/4, truncate if \nrequired\n326\nACTIVATE\nL\n0x05C0\n0x03FFF\n0x3\n0x05\n0x0\n \nH\n0x03FF\nRepeat sequence 327-330 to\nsatisfy tRAS(min), truncate if \nrequired\n331\nPRE(pb)\nL\n0x03DB\n \n0x3\n0x03\n0x0\nRepeat sequence 332-335 to\nsatisfy tRC(min)/4, truncate if \nrequired\n336\nACTIVATE\nL\n0x06C0\n0x00000\n0x3\n0x06\n0x0\n \nH\n0x0000\nRepeat sequence 337-340 to\nsatisfy tRAS(min), truncate if \nrequired\n341\nPRE(pb)\nL\n0x04DB\n \n0x3\n0x04\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 408\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence342-345 to\nsatisfy tRC(min)/4, truncate if \nrequired\n346\nACTIVATE\nL\n0x07C0\n0x03FFF\n0x3\n0x07\n0x0\n \nH\n0x03FF\nRepeat sequence 347-350 to\nsatisfy tRAS(min), truncate if \nrequired\n351\nPRE(pb)\nL\n0x05DB\n \n0x3\n0x05\n0x0",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "satisfy tRC(min)/4, truncate if \nrequired\n346\nACTIVATE\nL\n0x07C0\n0x03FFF\n0x3\n0x07\n0x0\n \nH\n0x03FF\nRepeat sequence 347-350 to\nsatisfy tRAS(min), truncate if \nrequired\n351\nPRE(pb)\nL\n0x05DB\n \n0x3\n0x05\n0x0\nRepeat sequence 352-355 to\nsatisfy tRC(min)/4, truncate if \nrequired\n356\nACTIVATE\nL\n0x00000\n0x00000\n0x0\n0x00\n0x0\n \nH\n0x0000\nRepeat sequence 357-360 to\nsatisfy tRAS(min), truncate if \nrequired\n361\nPRE(pb)\nL\n0x06DB\n \n0x3\n0x06\n0x0\nRepeat sequence 367-370 to\nsatisfy tRC(min)/4, truncate if \nrequired\n376\nACTIVATE\nL\n0x013C\n0x03FFF\n0x0\n0x01\n0x0\n \nH\n0x03FF\nRepeat sequence 377-371 to\nsatisfy tRAS(min), truncate if \nrequired\n372\nPRE(pb)\nL\n0x07DB\n \n0x3\n0x07\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 409\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n11.4\nIDD2N, IDD2P, IDD3N, IDD3P Pattern\nExecutes DESELECT commands while exercising all command/address pins in a predefined pattern.\nRepeat sequence 373-375 to\nsatisfy tRC(min)/4, truncate if \nrequired\nNOTE 1\nUtilize DESELECTs between commands while toggling all C/A bits as defined.\nNOTE 2\nx8 or x16 may have different Bank or Bank Group Address.\nNOTE 3\nRepeat sequence 10 through 375\nNOTE 4\nFor 3DS, all banks of all “non-target” logical ranks are Idd2N condition\nNOTE 5\nFor 3DS,repeat pattern for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank\nTable 504 — IDD2N, IDD2P, IDDQ2N, IDDQ2P, IPP2N, IPP2P, IDD3N, IDD3P,\nIDDQ3N, IDDQ3P, IPP3N, IPP3P\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "x0 to the correct active logical rank\nTable 504 — IDD2N, IDD2P, IDDQ2N, IDDQ2P, IPP2N, IPP2P, IDD3N, IDD3P,\nIDDQ3N, IDDQ3P, IPP3N, IPP3P\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nNOTE 1\nData is pulled to VDDQ\nNOTE 2\nDQS_t and DQS_c are pulled to VDDQ\nNOTE 3\nCommand / Address ODT is disabled\nNOTE 4\nRepeat sequence 0 through 3...\nNOTE 5\nAll banks of all logical ranks mimic the same test \ncondition.\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 410\n11.5\nIDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT Pattern\nExecutes Non-Target WRITE commands simulating Rank to Rank timing while exercising all C/A bits.\nTable 505 — IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nSpecial Instructions\n0\nWRITE NT\nL\n0x002D\nAll valid C/A inputs to VSS\nL\n0x0000\nRepeat sequence 1 - 6 for 16 cycles to satisfy two ranks of tCCD(min)\n7\nWRITE NT\nL\n0x3FED\nAll valid C/A inputs to VDDQ\nRepeat sequence 8 - 12 for 16 cycles to satisfy two ranks of tCCD(min)\nNOTE 1\nUtilize DESELECTs between commands as specified.\nNOTE 2\nTime between Non-Target WRITEs reflect tCCD_S (min) for two ranks\nNOTE 3\nBurst Chop = High\nNOTE 4\nDQ signals are VDDQ\nNOTE 5\nDQS_t, DQS_c are VSSQ\nNOTE 6\nRepeat 0 through 12.\nJEDEC Standard No. 79-5\nPage 411\n11.6\nIDD4R, IDDQ4R, IPP4R Pattern\nExecutes READ commands with tightest timing possible while exercising all Bank, Bank Group and CID \naddresses.\nTable 506 — IDD4R, IDDQ4R, IPP4R\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n0\nREAD\nL\n0x003D\n0x000\n0x00\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n1\nDES\nH\n0x3FFF\n \nRepeat sequence 1-2 to sat-\nisfy tCCD_S(min)\n2\nDES\nH\n0x0000\n3\nREAD\nL\n0x017D\n0x3F0\n0x01\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "tructions\n0\nREAD\nL\n0x003D\n0x000\n0x00\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n1\nDES\nH\n0x3FFF\n \nRepeat sequence 1-2 to sat-\nisfy tCCD_S(min)\n2\nDES\nH\n0x0000\n3\nREAD\nL\n0x017D\n0x3F0\n0x01\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\n4\nDES\nH\n0x3FFF\n \nRepeat sequence 4-5 to sat-\nisfy tCCD_S(min)\n5\nDES\nH\n0x0000\n6\nREAD\nL\n0x02BD\n0x000\n0x02\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\n7\nDES\nH\n0x3FFF\n \nRepeat sequence 7-8 to sat-\nisfy tCCD_S(min)\n8\nDES\nH\n0x0000\n9\nREAD\nL\n0x03FD\n0x3F0\n0x03\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\n10\nDES\nH\n0x3FFF\n \nRepeat sequence 10-11 to \nsatisfy tCCD_S(min)\n11\nDES\nH\n0x0000\n12\nREAD\nL\n0x043D\n0x000\n0x04\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n13\nDES\nH\n0x3FFF\n \nRepeat sequence 13-14 to \nsatisfy tCCD_S(min)\n14\nDES\nH\n0x0000\n15\nREAD\nL\n0x057D\n0x3F0\n0x05\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\n16\nDES\nH\n0x3FFF\n \nRepeat sequence 16-17 to \nsatisfy tCCD_S(min)\n17\nDES\nH\n0x0000\n18\nREAD\nL\n0x06BD\n0x000\n0x06\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\n19\nDES\nH\n0x3FFF\n \nRepeat sequence 19-20 to \nsatisfy tCCD_S(min)\n20\nDES\nH\n0x0000\n21\nREAD\nL\n0x07FD\n0x3F0\n0x07\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nJEDEC Standard No. 79-5\nPage 412\n22\nDES\nH\n0x3FFF\n \nRepeat sequence 22-23 to \nsatisfy tCCD_S(min)\n23\nDES\nH\n0x0000\n24\nREAD\nL\n0x003D\n0x3F0\n0x00\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\n25\nDES\nH\n0x3FFF\n \nRepeat sequence 25-26 to \nsatisfy tCCD_S(min)\n26\nDES\nH\n0x0000\n27\nREAD\nL\n0x017D\n0x000\n0x01\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\n28\nDES\nH\n0x3FFF\n \nRepeat sequence 28-29 to \nsatisfy tCCD_S(min)\n29\nDES\nH\n0x0000\n30\nREAD\nL\n0x02BD\n0x3F0\n0x02\n0x2\n0x0\nPattern B\nna\nH\n0x1FFC\n31\nDES\nH\n0x3FFF\n \nRepeat sequence 31-32 to \nsatisfy tCCD_S(min)\n32\nDES\nH\n0x0000\n33\nREAD\nL\n0x03FD\n0x000\n0x03\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\n34\nDES\nH\n0x3FFF\n \nRepeat sequence 34-35 to \nsatisfy tCCD_S(min)\n35\nDES\nH\n0x0000\n36\nREAD\nL\n0x043D\n0x3F0\n0x04\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\n37\nDES\nH\n0x3FFF\n \nRepeat sequence 37-38 to \nsatisfy tCCD_S(min)\n38\nDES\nH\n0x0000\n39\nREAD\nL\n0x057D\n0x000\n0x05\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\n40\nDES\nH\n0x3FFF\n \nRepeat sequence 40-41 to \nsatisfy tCCD_S(min)\n41\nDES\nH\n0x0000",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Repeat sequence 37-38 to \nsatisfy tCCD_S(min)\n38\nDES\nH\n0x0000\n39\nREAD\nL\n0x057D\n0x000\n0x05\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\n40\nDES\nH\n0x3FFF\n \nRepeat sequence 40-41 to \nsatisfy tCCD_S(min)\n41\nDES\nH\n0x0000\n42\nREAD\nL\n0x06BD\n0x3F0\n0x06\n0x2\n0x0\nPattern B\nna\nH\n0x1FFC\n43\nDES\nH\n0x3FFF\n \nRepeat sequence 43-44 to \nsatisfy tCCD_S(min)\n44\nDES\nH\n0x0000\n45\nREAD\nL\n0x07FD\n0x000\n0x07\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\n46\nDES\nH\n0x3FFF\n \nRepeat sequence 46-47 to \nsatisfy tCCD_S(min)\n47\nDES\nH\n0x0000\nTable 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 413\n48\nREAD\nL\n0x007D\n0x000\n0x00\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\n49\nDES\nH\n0x3FFF\n \nRepeat sequence 49-50 to \nsatisfy tCCD_S(min)\n50\nDES\nH\n0x0000\n51\nREAD\nL\n0x01BD\n0x3F0\n0x01\n0x2\n0x0\nPattern B\nna\nH\n0x1FFC\n52\nDES\nH\n0x3FFF\n \nRepeat sequence 52-53 to \nsatisfy tCCD_S(min)\n53\nDES\nH\n0x0000\n54\nREAD\nL\n0x02FD\n0x000\n0x02\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\n55\nDES\nH\n0x3FFF\n \nRepeat sequence 55-56 to \nsatisfy tCCD_S(min)\n56\nDES\nH\n0x0000\n57\nREAD\nL\n0x033D\n0x3F0\n0x03\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\n58\nDES\nH\n0x3FFF\n \nRepeat sequence 58-59 to \nsatisfy tCCD_S(min)\n59\nDES\nH\n0x0000\n60\nREAD\nL\n0x047D\n0x000\n0x04\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\n61\nDES\nH\n0x3FFF\n \nRepeat sequence 61-62 to \nsatisfy tCCD_S(min)\n62\nDES\nH\n0x0000\n63\nREAD\nL\n0x05BD\n0x3F0\n0x05\n0x2\n0x0\nPattern B\nna\nH\n0x1FFC\n64\nDES\nH\n0x3FFF\n \nRepeat sequence 64-65 to \nsatisfy tCCD_S(min)\n65\nDES\nH\n0x0000\n66\nREAD\nL\n0x06FD\n0x000\n0x06\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\n67\nDES\nH\n0x3FFF\n \nRepeat sequence 67-68 to \nsatisfy tCCD_S(min)\n68\nDES\nH\n0x0000\n69\nREAD\nL\n0x073D\n0x3F0\n0x07\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\n70\nDES\nH\n0x3FFF\n \nRepeat sequence 70-71 to \nsatisfy tCCD_S(min)\n71\nDES\nH\n0x0000\n72\nREAD\nL\n0x007D\n0x3F0\n0x00\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nTable 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "1\nDES\nH\n0x0000\n72\nREAD\nL\n0x007D\n0x3F0\n0x00\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nTable 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 414\n73\nDES\nH\n0x3FFF\n \nRepeat sequence 73-74 to \nsatisfy tCCD_S(min)\n74\nDES\nH\n0x0000\n75\nREAD\nL\n0x01BD\n0x000\n0x01\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\n76\nDES\nH\n0x3FFF\n \nRepeat sequence 76-77 to \nsatisfy tCCD_S(min)\n77\nDES\nH\n0x0000\n78\nREAD\nL\n0x02FD\n0x3F0\n0x02\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\n79\nDES\nH\n0x3FFF\n \nRepeat sequence 79-80 to \nsatisfy tCCD_S(min)\n80\nDES\nH\n0x0000\n81\nREAD\nL\n0x033D\n0x000\n0x03\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n82\nDES\nH\n0x3FFF\n \nRepeat sequence 82-83 to \nsatisfy tCCD_S(min)\n83\nDES\nH\n0x0000\n84\nREAD\nL\n0x047D\n0x3F0\n0x04\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\n85\nDES\nH\n0x3FFF\n \nRepeat sequence 85-86 to \nsatisfy tCCD_S(min)\n86\nDES\nH\n0x0000\n87\nREAD\nL\n0x05BD\n0x000\n0x05\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\n88\nDES\nH\n0x3FFF\n \nRepeat sequence 88-89 to \nsatisfy tCCD_S(min)\n89\nDES\nH\n0x0000\n90\nREAD\nL\n0x06FD\n0x3F0\n0x06\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\n91\nDES\nH\n0x3FFF\n \nRepeat sequence 91-92 to \nsatisfy tCCD_S(min)\n92\nDES\nH\n0x0000\n93\nREAD\nL\n0x073D\n0x000\n0x07\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n94\nDES\nH\n0x3FFF\n \nRepeat sequence 94-95 to \nsatisfy tCCD_S(min)\n95\nDES\nH\n0x0000\n96\nREAD\nL\n0x00BD\n0x000\n0x00\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\n97\nDES\nH\n0x3FFF\n \nRepeat sequence 97-98 to \nsatisfy tCCD_S(min)\n98\nDES\nH\n0x0000\nTable 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 415\n99\nREAD\nL\n0x01FD\n0x3F0\n0x01\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\n100\nDES\nH\n0x3FFF\n \nRepeat sequence 100-101 \nto satisfy tCCD_S(min)\n101\nDES\nH\n0x0000\n102\nREAD\nL\n0x023D\n0x000\n0x02\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n103\nDES\nH\n0x3FFF\n \nRepeat sequence 103-104 \nto satisfy tCCD_S(min)\n104\nDES\nH\n0x0000",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "sequence 100-101 \nto satisfy tCCD_S(min)\n101\nDES\nH\n0x0000\n102\nREAD\nL\n0x023D\n0x000\n0x02\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n103\nDES\nH\n0x3FFF\n \nRepeat sequence 103-104 \nto satisfy tCCD_S(min)\n104\nDES\nH\n0x0000\n105\nREAD\nL\n0x037D\n0x3F0\n0x03\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\n106\nDES\nH\n0x3FFF\n \nRepeat sequence 106-107 \nto satisfy tCCD_S(min)\n107\nDES\nH\n0x0000\n108\nREAD\nL\n0x04BD\n0x000\n0x04\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\n109\nDES\nH\n0x3FFF\n \nRepeat sequence 109-110 \nto satisfy tCCD_S(min)\n110\nDES\nH\n0x0000\n111\nREAD\nL\n0x05FD\n0x3F0\n0x05\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\n112\nDES\nH\n0x3FFF\n \nRepeat sequence 112-113 \nto satisfy tCCD_S(min)\n113\nDES\nH\n0x0000\n114\nREAD\nL\n0x063D\n0x000\n0x06\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n115\nDES\nH\n0x3FFF\n \nRepeat sequence 115-116 \nto satisfy tCCD_S(min)\n116\nDES\nH\n0x0000\n117\nREAD\nL\n0x077D\n0x3F0\n0x07\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\n118\nDES\nH\n0x3FFF\n \nRepeat sequence118-119 to \nsatisfy tCCD_S(min)\n119\nDES\nH\n0x0000\n120\nREAD\nL\n0x00BD\n0x3F0\n0x00\n0x2\n0x0\nPattern B\nna\nH\n0x1FFC\n121\nDES\nH\n0x3FFF\n \nRepeat sequence 121-122 \nto satisfy tCCD_S(min)\n122\nDES\nH\n0x0000\n123\nREAD\nL\n0x033D\n0x000\n0x01\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\nTable 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 416\n124\nDES\nH\n0x3FFF\n \nRepeat sequence 124-125 \nto satisfy tCCD_S(min)\n125\nDES\nH\n0x0000\n126\nREAD\nL\n0x033D\n0x3F0\n0x02\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\n127\nDES\nH\n0x3FFF\n \nRepeat sequence 127-128 \nto satisfy tCCD_S(min)\n128\nDES\nH\n0x0000\n129\nREAD\nL\n0x037D\n0x000\n0x03\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\n130\nDES\nH\n0x3FFF\n \nRepeat sequence 130-131 \nto satisfy tCCD_S(min)\n131\nDES\nH\n0x0000\n132\nREAD\nL\n0x04BD\n0x3F0\n0x04\n0x2\n0x0\nPattern B\nna\nH\n0x1FFC\n133\nDES\nH\n0x3FFF\n \nRepeat sequence 133-134 \nto satisfy tCCD_S(min)\n134\nDES\nH\n0x0000\n135\nREAD\nL\n0x05FD\n0x000\n0x05\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\n136\nDES\nH\n0x3FFF\n \nRepeat sequence 136-137 \nto satisfy tCCD_S(min)\n137\nDES\nH\n0x0000",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "sequence 133-134 \nto satisfy tCCD_S(min)\n134\nDES\nH\n0x0000\n135\nREAD\nL\n0x05FD\n0x000\n0x05\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\n136\nDES\nH\n0x3FFF\n \nRepeat sequence 136-137 \nto satisfy tCCD_S(min)\n137\nDES\nH\n0x0000\n138\nREAD\nL\n0x063D\n0x3F0\n0x06\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\n139\nDES\nH\n0x3FFF\n \nRepeat sequence 139-140 \nto satisfy tCCD_S(min)\n140\nDES\nH\n0x0000\n141\nREAD\nL\n0x077D\n0x000\n0x07\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\n142\nDES\nH\n0x3FFF\n \nRepeat sequence 142-143 \nto satisfy tCCD_S(min)\n143\nDES\nH\n0x0000\n144\nREAD\nL\n0x00FD\n0x000\n0x00\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\n145\nDES\nH\n0x3FFF\n \nRepeat sequence145-146 to \nsatisfy tCCD_S(min)\n146\nDES\nH\n0x0000\n147\nREAD\nL\n0x013D\n0x3F0\n0x01\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\n148\nDES\nH\n0x3FFF\n \nRepeat sequence 148-149 \nto satisfy tCCD_S(min)\n149\nDES\nH\n0x0000\nTable 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 417\n150\nREAD\nL\n0x027D\n0x000\n0x02\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\n151\nDES\nH\n0x3FFF\n \nRepeat sequence 151-152 \nto satisfy tCCD_S(min)\n152\nDES\nH\n0x0000\n153\nREAD\nL\n0x03BD\n0x3F0\n0x03\n0x2\n0x0\nPattern B\nna\nH\n0x1FFC\n154\nDES\nH\n0x3FFF\n \nRepeat sequence 154-155 \nto satisfy tCCD_S(min)\n155\nDES\nH\n0x0000\n156\nREAD\nL\n0x04FD\n0x000\n0x04\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\n157\nDES\nH\n0x3FFF\n \nRepeat sequence 157-158 \nto satisfy tCCD_S(min)\n158\nDES\nH\n0x0000\n159\nREAD\nL\n0x053D\n0x3F0\n0x05\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\n160\nDES\nH\n0x3FFF\n \nRepeat sequence 160-161 \nto satisfy tCCD_S(min)\n161\nDES\nH\n0x0000\n162\nREAD\nL\n0x067D\n0x000\n0x06\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\n163\nDES\nH\n0x3FFF\n \nRepeat sequence 163-164 \nto satisfy tCCD_S(min)\n164\nDES\nH\n0x0000\n165\nREAD\nL\n0x07BD\n0x3F0\n0x07\n0x2\n0x0\nPattern B\nna\nH\n0x1FFC\n166\nDES\nH\n0x3FFF\n \nRepeat sequence 166-167 \nto satisfy tCCD_S(min)\n167\nDES\nH\n0x0000\n168\nREAD\nL\n0x00FD\n0x3F0\n0x00\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\n169\nDES\nH\n0x3FFF\n \nRepeat sequence 169-170 \nto satisfy tCCD_S(min)\n170\nDES\nH\n0x0000",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "sequence 166-167 \nto satisfy tCCD_S(min)\n167\nDES\nH\n0x0000\n168\nREAD\nL\n0x00FD\n0x3F0\n0x00\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\n169\nDES\nH\n0x3FFF\n \nRepeat sequence 169-170 \nto satisfy tCCD_S(min)\n170\nDES\nH\n0x0000\n171\nREAD\nL\n0x013D\n0x000\n0x01\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n172\nDES\nH\n0x3FFF\n \nRepeat sequence 172-173 \nto satisfy tCCD_S(min)\n173\nDES\nH\n0x0000\n174\nREAD\nL\n0x027D\n0x3F0\n0x02\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nTable 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 418\n175\nDES\nH\n0x3FFF\n \nRepeat sequence175-176 to \nsatisfy tCCD_S(min)\n176\nDES\nH\n0x0000\n177\nREAD\nL\n0x03BD\n0x000\n0x03\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n178\nDES\nH\n0x3FFF\n \nRepeat sequence 178-179 \nto satisfy tCCD_S(min)\n179\nDES\nH\n0x0000\n180\nREAD\nL\n0x04FD\n0x3F0\n0x04\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\n181\nDES\nH\n0x3FFF\n \nRepeat sequence 181-182 \nto satisfy tCCD_S(min)\n182\nDES\nH\n0x0000\n183\nREAD\nL\n0x053D\n0x000\n0x05\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\n184\nDES\nH\n0x3FFF\n \nRepeat sequence 184-185 \nto satisfy tCCD_S(min)\n185\nDES\nH\n0x0000\n186\nREAD\nL\n0x067D\n0x3F0\n0x06\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\n187\nDES\nH\n0x3FFF\n \nRepeat sequence 187-188 \nto satisfy tCCD_S(min)\n188\nDES\nH\n0x0000\n189\nREAD\nL\n0x07BD\n0x000\n0x07\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n190\nDES\nH\n0x3FFF\n \nRepeat sequence 190-191 \nto satisfy tCCD_S(min)\n191\nDES\nH\n0x0000",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "sequence 187-188 \nto satisfy tCCD_S(min)\n188\nDES\nH\n0x0000\n189\nREAD\nL\n0x07BD\n0x000\n0x07\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n190\nDES\nH\n0x3FFF\n \nRepeat sequence 190-191 \nto satisfy tCCD_S(min)\n191\nDES\nH\n0x0000\nNOTE 1\nUtilize DESELECTs between commands while toggling all C/A bits 100% each cycle (0x3FFF, 0x0000, 0x3FFF, 0x0000...).\nNOTE 2\nTime between READs reflect tCCD_S (min).\nNOTE 3\nREADs performed with Auto Precharge = H, Burst Chop = H\nNOTE 4\nx8 or x16 may have different Bank or Bank Group Address.\nNOTE 5\nData reflects burst length of 16. \nNOTE 6\nData Pattern A for x4: 0x0, 0xF, 0xF, 0x0, 0x0, 0xF, 0x0, 0xF, 0xF, 0x0, 0x0, 0xF, 0x0, 0xF, 0x0, 0xF\nNOTE 7\nData Pattern B for x4: 0xF, 0x0, 0x0, 0xF, 0x0, 0x0, 0xF, 0xF, 0xF, 0xF, 0x0, 0x0, 0xF, 0x0, 0xF, 0x0\nNOTE 8\nData Pattern for x8 each beat will reflect two like nibbles (Data Pattern A = 0x00, 0xFF, 0xFF...)\nNOTE 9\nData Pattern for x16 each beat will reflect two like bytes (Data Pattern A = 0x0000, 0xFFFF, 0xFFFF...)\nNOTE 10\nRepeat sequences 0 through 191 while cycling through all logical ranks\nTable 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 419\n11.7\nIDD4W, IDDQ4W, IPP4W Pattern\nExecutes WRITE commands with tightest timing possible while exercising all Bank, Bank Group and CDI \naddresses.\nTable 507 — IDD4W, IDDQ4W, IPP4W\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n0\nWRITE\nL\n0x002D\n0x000\n0x00\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 1-4 to\nsatisfy tCCD(min)\n5\nWRITE\nL\n0x016D\n0x3F0\n0x01\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 6 - 9 to \nsatisfy tCCD(min)\n10\nWRITE\nL\n0x02AD\n0x000\n0x02\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 11 - 14 to \nsatisfy tCCD(min)\n15\nWRITE\nL\n0x03ED\n0x3F0\n0x03\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 16 - 19 to \nsatisfy tCCD(min)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "L\n0x02AD\n0x000\n0x02\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 11 - 14 to \nsatisfy tCCD(min)\n15\nWRITE\nL\n0x03ED\n0x3F0\n0x03\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 16 - 19 to \nsatisfy tCCD(min)\n20\nWRITE\nL\n0x042D\n0x000\n0x04\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 21 - 24 to \nsatisfy tCCD(min)\nJEDEC Standard No. 79-5\nPage 420\n25\nWRITE\nL\n0x056D\n0x3F0\n0x05\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 26 - 29 to \nsatisfy  tCCD(min)\n30\nWRITE\nL\n0x06AD\n0x000\n0x06\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 31 - 34 to \nsatisfy tCCD(min)\n35\nWRITE\nL\n0x07ED\n0x3F0\n0x07\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 36 - 39 to \nsatisfy tCCD(min)\n40\nWRITE\nL\n0x002D\n0x3F0\n0x00\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 41 - 44 to \nsatisfy tCCD(min)\n45\nWRITE\nL\n0x016D\n0x000\n0x01\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 46 - 49 to \nsatisfy tCCD(min)\n50\nWRITE\nL\n0x02AD\n0x3F0\n0x02\n0x2\n0x0\nPattern B\nna\nH\n0x1FFC\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 421\nRepeat sequence 51 - 54 to \nsatisfy tCCD(min)\n55\nWRITE\nL\n0x03FD\n0x000\n0x03\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 56 - 59 to \nsatisfy tCCD(min)\n60\nWRITE\nL\n0x042D\n0x3F0\n0x04\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 61 - 64 to \nsatisfy tCCD(min)\n65\nWRITE\nL\n0x056D\n0x000\n0x05\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 66 - 69 to \nsatisfy tCCD(min)\n70\nWRITE\nL\n0x06AD\n0x3F0\n0x06\n0x2\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 71 - 74 to \nsatisfy tCCD(min)\n75\nWRITE\nL\n0x07ED\n0x000\n0x07\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 76 - 79 to \nsatisfy tCCD(min)\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 422\n80\nWRITE\nL\n0x006D\n0x000\n0x00\n0x1\n0x0\nPattern A\nna\nH\n0x1E00",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ntire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 422\n80\nWRITE\nL\n0x006D\n0x000\n0x00\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 81 - 84 to \nsatisfy tCCD(min)\n85\nWRITE\nL\n0x01AD\n0x3F0\n0x01\n0x2\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 86 - 89 to \nsatisfy tCCD(min)\n90\nWRITE\nL\n0x02ED\n0x000\n0x02\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 91 - 94 to \nsatisfy tCCD(min)\n95\nWRITE\nL\n0x032D\n0x3F0\n0x03\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 96 - 99 to \nsatisfy tCCD(min)\n100\nWRITE\nL\n0x046D\n0x000\n0x04\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 101 - 104 \nto satisfy tCCD(min)\n105\nWRITE\nL\n0x05AD\n0x3F0\n0x05\n0x2\n0x0\nPattern B\nna\nH\n0x1FFC\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 423\nRepeat sequence 106 - 109 \nto satisfy tCCD(min)\n110\nWRITE\nL\n0x06ED\n0x000\n0x06\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence111 - 114 \nto satisfy tCCD(min)\n115\nWRITE\nL\n0x072D\n0x3F0\n0x07\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 116 - 119 \nto satisfy tCCD(min)\n120\nWRITE\nL\n0x006D\n0x3F0\n0x00\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 121 -124 \nto satisfy tCCD(min))\n125\nWRITE\nL\n0x01AD\n0x000\n0x01\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 126 - 129 \nto satisfy tCCD(min)\n130\nWRITE\nL\n0x02ED\n0x3F0\n0x02\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 131 - 134 \nto satisfy tCCD(min)\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 424\n135\nWRITE\nL\n0x032D\n0x000\n0x03\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 136 - 139 \nto satisfy tCCD(min)\n137\nDES\nH\n0x3FFF\n140\nWRITE\nL\n0x046D\n0x3F0\n0x04\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 141 - 144 \nto satisfy tCCD(min)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "0\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 136 - 139 \nto satisfy tCCD(min)\n137\nDES\nH\n0x3FFF\n140\nWRITE\nL\n0x046D\n0x3F0\n0x04\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 141 - 144 \nto satisfy tCCD(min)\n145\nWRITE\nL\n0x05AD\n0x000\n0x05\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 146 - 149 \nto satisfy tCCD(min)\n150\nWRITE\nL\n0x06ED\n0x3F0\n0x06\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 151 - 154 \nto satisfy tCCD(min)\n155\nWRITE\nL\n0x072D\n0x000\n0x07\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 156 - 159 \nto satisfy tCCD(min)\n160\nWRITE\nL\n0x00AD\n0x000\n0x00\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 425\nRepeat sequence 161 - 164 \nto satisfy tCCD(min)\n165\nWRITE\nL\n0x01ED\n0x3F0\n0x01\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 166 - 169 \nto satisfy tCCD(min)\n170\nWRITE\nL\n0x022D\n0x000\n0x02\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 171 - 174 \nto satisfy tCCD(min)\n175\nWRITE\nL\n0x036D\n0x3F0\n0x03\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 176 - 179 \nto satisfy tCCD(min)\n180\nWRITE\nL\n0x04AD\n0x000\n0x04\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 181 - 184 \nto satisfy tCCD(min)\n185\nWRITE\nL\n0x05ED\n0x3F0\n0x05\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 186 - 189 \nto satisfy tCCD(min)\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 426\n190\nWRITE\nL\n0x062D\n0x000\n0x06\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 191 - 194 \nto satisfy tCCD(min)\n195\nWRITE\nL\n0x076D\n0x3F0\n0x07\n0x1\n0x0\nPattern B\nna\n196\nDES\nH\n0x0000\n \nRepeat sequence 196 -199 \nto satisfy tCCD(min)\n197\nDES\nH\n0x3FFF\n200\nWRITE\nL\n0x00AD\n0x3F0\n0x00\n0x2\n0x0\nPattern B\nna\n201\nDES\nH\n0x0000\n \nRepeat sequence 201 - 204 \nto satisfy tCCD(min)\n202\nDES\nH\n0x3FFF",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Repeat sequence 196 -199 \nto satisfy tCCD(min)\n197\nDES\nH\n0x3FFF\n200\nWRITE\nL\n0x00AD\n0x3F0\n0x00\n0x2\n0x0\nPattern B\nna\n201\nDES\nH\n0x0000\n \nRepeat sequence 201 - 204 \nto satisfy tCCD(min)\n202\nDES\nH\n0x3FFF\n205\nWRITE\nL\n0x03ED\n0x000\n0x01\n0x3\n0x0\nPattern A\nna\n206\nDES\nH\n0x0000\n \nRepeat sequence 206 - 209 \nto satisfy tCCD(min)\n207\nDES\nH\n0x3FFF\n210\nWRITE\nL\n0x032D\n0x3F0\n0x02\n0x0\n0x0\nPattern B\nna\n211\nDES\nH\n0x0000\n \nRepeat sequence 211 - 214 \nto satisfy tCCD(min)\n212\nDES\nH\n0x3FFF\n215\nWRITE\nL\n0x036D\n0x000\n0x03\n0x1\n0x0\nPattern A\nna\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 427\n216\nDES\nH\n0x0000\n \nRepeat sequence 216 - 219 \nto satisfy tCCD(min)\n217\nDES\nH\n0x3FFF\n220\nWRITE\nL\n0x04AD\n0x3F0\n0x04\n0x2\n0x0\nPattern B\nna\nRepeat sequence 221 - 224 \nto satisfy  tCCD(min)\n225\nWRITE\nL\n0x05ED\n0x000\n0x05\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 226 - 229 \nto satisfy  tCCD(min)\n230\nWRITE\nL\n0x062D\n0x3F0\n0x06\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 231 - 234 \nto satisfy  tCCD(min)\n235\nWRITE\nL\n0x076D\n0x000\n0x07\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 236 - 239 \nto satisfy  tCCD(min)\n240\nWRITE\nL\n0x00ED\n0x000\n0x00\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 241 - 244 \nto satisfy  tCCD(min)\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 428\n245\nWRITE\nL\n0x012D\n0x3F0\n0x01\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 246 - 249 \nto satisfy  tCCD(min)\n250\nWRITE\nL\n0x026D\n0x000\n0x02\n0x1\n0x0\nPattern A\nna\n251\nDES\nH\n0x0000\n \nRepeat sequence 251 - 254 \nto satisfy  tCCD(min)\n252\nDES\nH\n0x3FFF\n255\nWRITE\nL\n0x03AD\n0x3F0\n0x03\n0x2\n0x0\nPattern B\nna\n256\nDES\nH\n0x0000\n \nRepeat sequence 256 - 259 \nto satisfy  tCCD(min)\n257\nDES\nH\n0x3FFF\n260\nWRITE\nL\n0x04ED\n0x000\n0x04\n0x3\n0x0\nPattern A\nna",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "DES\nH\n0x3FFF\n255\nWRITE\nL\n0x03AD\n0x3F0\n0x03\n0x2\n0x0\nPattern B\nna\n256\nDES\nH\n0x0000\n \nRepeat sequence 256 - 259 \nto satisfy  tCCD(min)\n257\nDES\nH\n0x3FFF\n260\nWRITE\nL\n0x04ED\n0x000\n0x04\n0x3\n0x0\nPattern A\nna\n261\nDES\nH\n0x0000\n \nRepeat sequence 261 - 264 \nto satisfy  tCCD(min)\n262\nDES\nH\n0x3FFF\n265\nWRITE\nL\n0x052D\n0x3F0\n0x05\n0x0\n0x0\nPattern B\nna\n266\nDES\nH\n0x0000\n \nRepeat sequence 266 - 269 \nto satisfy  tCCD(min)\n267\nDES\nH\n0x3FFF\n270\nWRITE\nL\n0x066D\n0x000\n0x06\n0x1\n0x0\nPattern A\nna\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 429\n271\nDES\nH\n0x0000\n \nRepeat sequence 271 - 274 \nto satisfy  tCCD(min)\n272\nDES\nH\n0x3FFF\n275\nWRITE\nL\n0x07AD\n0x3F0\n0x07\n0x2\n0x0\nPattern B\nna\nRepeat sequence 276 - 279 \nto satisfy  tCCD(min)\n280\nWRITE\nL\n0x00ED\n0x3F0\n0x00\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 281 - 284 \nto satisfy  tCCD(min)\n285\nWRITE\nL\n0x012D\n0x000\n0x01\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 286 - 289 \nto satisfy  tCCD(min)\n290\nWRITE\nL\n0x026D\n0x3F0\n0x02\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 291 - 294 \nto satisfy  tCCD(min)\n295\nWRITE\nL\n0x03AD\n0x000\n0x03\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 296 - 299 \nto satisfy  tCCD(min)\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 430\n300\nWRITE\nL\n0x04ED\n0x3F0\n0x04\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 301 - 304 \nto satisfy  tCCD(min)\n305\nWRITE\nL\n0x052D\n0x000\n0x05\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 306 - 309 \nto satisfy  tCCD(min)\n310\nWRITE\nL\n0x066D\n0x3F0\n0x06\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 311 -314 \nto satisfy tCCD(min)\n315\nWRITE\nL\n0x07AD\n0x000\n0x07\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 316 -319 \nto satisfy tCCD(min)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "x066D\n0x3F0\n0x06\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 311 -314 \nto satisfy tCCD(min)\n315\nWRITE\nL\n0x07AD\n0x000\n0x07\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 316 -319 \nto satisfy tCCD(min)\nNOTE 1\nUtilize DESELECTs between commands as specified. \nNOTE 2\nTime between WRITEs reflect tCCD (min).\nNOTE 3\nWRITEs performed with Auto Precharge = H, Burst Chop = H\nNOTE 4\nx8 or x16 may have different Bank or Bank Group Address.\nNOTE 5\nRow address is set to 0x0000 \nNOTE 6\nData reflects burst length of 16. \nNOTE 7\nFor x4: Pattern A = 0x0, 0xF, 0xF, 0x0... Pattern B = 0xF, 0x0, 0x0, 0xF....\nNOTE 8\nFor x8: Pattern A = 0x00, 0xFF, 0xFF, 0x00... Pattern B = 0xFF, 0x00, 0x00, 0xFF...\nNOTE 9\nFor x16: Pattern A = 0x0000, 0xFFFF, 0xFFFF, 0x0000... Pattern B = 0xFFFF, 0x0000, 0x0000, 0xFFFF...\nNOTE 10\nRepeat sequences 0 through 319 with the order of column and data patterns swapped (Replace 0x000/Pattern A with\n0x3F0/Pattern B) and (Replace 0x3F0/Pattern B with 0x000/Pattern A)\nNOTE 11\nRepeat pattern for each logical rank.\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 431\nExecutes Refresh (all Banks) command at minimum tREFI1.\n11.9\nIDD5B, IDDQ5B and IPP5B Patterns\nExecutes Refresh (All Banks) commands at minimum tRFC1.\nTable 508 — IDD5\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nCA[10]\nCID [2:0]\nSpecial Instructions\n0\nREF\nL\n0x0213\nL \n0x0\nRepeat sequence 1 - 4 to satisfy tREFI1(min), truncate if \nrequired\n5\nREF\nL\n0x03D3\nL \n0x0\nRepeat sequence 6 - 9 to satisfy tREFI1(min), truncate if \nrequired\nNOTE 1\nUtilize DESELECTs between commands as specified.\nNOTE 2\nDQ signals are VDDQ.\nNOTE 3\nRepeat sequences 0 through 9 for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank\nNOTE 4\nAll banks of all “non-target” logical ranks are Idd2N condition",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "DDQ.\nNOTE 3\nRepeat sequences 0 through 9 for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank\nNOTE 4\nAll banks of all “non-target” logical ranks are Idd2N condition\nTable 509 — IDD5B, IDDQ5B, IPP5B\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nCA[10]\nCID [2:0]\nSpecial Instructions\n0\nREF\nL\n0x0213\nL \n0x0\nRepeat sequence 1 - 4 to satisfy tRFC1(min), truncate if \nrequired\n5\nREF\nL\n0x03D3\nL \n0x0\nRepeat sequence 6 - 9 to satisfy tRFCI1(min), truncate if \nrequired\nNOTE 1\nUtilize DESELECTs between commands as specified.\nNOTE 2\nDQ signals are VDDQ.\nNOTE 3\nRepeat sequences 0 through 9 for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank\nNOTE 4\nAll banks of all “non-target” logical ranks are Idd2N condition\nJEDEC Standard No. 79-5\nPage 432\n11.10 IDD5C, IDDQ5C and IPP5C Patterns\nExecutes Refresh (Same Bank) command at minimum tRFCsb.\nTable 510 — IDD5C, IDDQ5C, IPP5C\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nBA [1:0]\nCA[10]\nCID [2:0]\nSpecial Instructions\n0\nREFsb\nL\n0x0613\n0x0\nH\n0x0\nRepeat sequence 1 - 4 to satisfy \ntRFCsb(min), truncate if required\n5\nREFsb\nL\n0x0653\n0x1\nH\n0x0\nRepeat sequence 6 - 9 to satisfy \ntRFCsb(min), truncate if required\n10\nREFsb\nL\n0x0693\n0x2\nH\n0x0\nRepeat sequence 11 - 14 to satisfy \ntRFCsb(min), truncate if required\n15\nREFsb\nL\n0x06D3\n0x3\nH\n0x0\nRepeat sequence 16 - 19 to satisfy \ntRFCsb(min), truncate if required\n20\nREFsb\nL\n0x0713\n0x0\nH\n0x0\nRepeat sequence 21 - 24 to satisfy \ntRFCsb(min), truncate if required\n25\nREFsb\nL\n0x0753\n0x1\nH\n0x0\nRepeat sequence 26 - 29 to satisfy \ntRFCsb(min), truncate if required\n30\nREFsb\nL\n0x0793\n0x2\nH\n0x0\nJEDEC Standard No. 79-5\nPage 433\nRepeat sequence 31 - 34 to satisfy \ntRFCsb(min), truncate if required\n35\nREFsb\nL\n0x07D3\n0x3\nH\n0x0\nRepeat sequence 36 - 39 to satisfy \ntRFCsb(min), truncate if required",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "JEDEC Standard No. 79-5\nPage 433\nRepeat sequence 31 - 34 to satisfy \ntRFCsb(min), truncate if required\n35\nREFsb\nL\n0x07D3\n0x3\nH\n0x0\nRepeat sequence 36 - 39 to satisfy \ntRFCsb(min), truncate if required\nNOTE 1\nUtilize DESELECTs between commands as specified.\nNOTE 2\nDQ signals are VDDQ.\nNOTE 3\nRepeat sequences 0 through 9 for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank\nNOTE 4\nAll banks of all “non-target” logical ranks are Idd2N condition\nTable 511 — IDD6, IDDQ6, IPP6, IDD6E, IDDQ6E, IPP6E, IDD6R, IDDQ6R, IPP6R\nAll notes apply to entire table.\nSequence\nCommand\nClock\nCS\nC/A [13:0]\nSpecial Instructions\n0\nSRE\nValid\nL\n0x3BF7\nClocks must be valid tCKLCS(min) time\n1\nDES\nValid\nH\n0x3FFF\nRepeat sequence 1-3 to satisfy\ntCPDED(min), truncate if required\n2\nDES\nValid\nH\n0x3FFF\n3\nDES\nValid\nH\n0x3FFF\n4\nAll C/A = H\nCK_t = CK_c = H\nL\n0x3FFF\nRepeat sequence 4 indefinitely\nNOTE 1\nData is pulled to VDDQ\nNOTE 2\nDQS_t and DQS_c are pulled to VDDQ\nNOTE 3\nODT disabled in Mode Registers.\nNOTE 4\nFor 3DS, all banks of all logical ranks mimic the same test condition.\nTable 510 — IDD5C, IDDQ5C, IPP5C (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nBA [1:0]\nCA[10]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 434\n11.12 IDD7, IDDQ7 and IPP7 Patterns\nExecutes ACTVATE, READ/A commands with tightest timing possible while exercising all Bank, Bank \nGroup and CID addresses.\nTable 512 — IDD7, IDD7Q, IPP7\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\n0\nACT\nL\n0x0000\n0x00000\nna\n0x0\n0x0\n0x0\nna\nna\nH\n0x0000\nRepeat sequence 1-4 \nto satisfy \ntRRD_S(min)\n5\nACT\nL\n0x013C\n0x03FFF\nna\n0x0\n0x1\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence 6 -9 \nto satisfy \ntRRD_S(min)\n10\nACT\nL\n0x0200\n0x00000\nna\n0x0\n0x2\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n11 - 14 to satisfy \ntRRD_S(min)\n15\nACT\nL\n0x033C\n0x03FFF\nna\n0x0\n0x3\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n16 - 19 to satisfy \ntRRD_S(min)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ACT\nL\n0x0200\n0x00000\nna\n0x0\n0x2\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n11 - 14 to satisfy \ntRRD_S(min)\n15\nACT\nL\n0x033C\n0x03FFF\nna\n0x0\n0x3\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n16 - 19 to satisfy \ntRRD_S(min)\n20\nACT\nL\n0x0400\n0x00000\nna\n0x0\n0x4\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n21 -24 to satisfy \ntRRD_S(min)\nJEDEC Standard No. 79-5\nPage 435\n25\nACT\nL\n0x053C\n0x03FFF\nna\n0x0\n0x5\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n26 - 29 to satisfy \ntRRD_S(min)\n30\nACT\nL\n0x0600\n0x00000\nna\n0x0\n0x6\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n31 - 34 to satisfy \ntRRD_S(min)\n35\nACT\nL\n0x073C\n0x03FFF\nna\n0x0\n0x7\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n36 - 39 to satisfy \ntRCD(min)\n40\nREAD/A\nL\n0x003D\nna\n0x3F0\n0x0\n0x0\n0x0\nPattern A\nna\nH\n0x1EFC\n41\nACT\nL\n0x0040\n0x00000\nna\n0x1\n0x0\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n42 - 45 to satisfy \ntCCD(min)\n46\nREAD/A\nL\n0x013D\nna\n0x000\n0x0\n0x1\n0x0\nPattern B\nna\nH\n0x1A00\n47\nACT\nL\n0x017C\n0x03FFF\nna\n0x1\n0x1\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n48 - 51 to satisfy \ntCCD(min)\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 436\n52\nREAD/A\nL\n0x023D\nna\n0x3F0\n0x0\n0x2\n0x0\nPattern A\nna\nH\n0x1EFC\n53\nACT\nL\n0x0240\n0x00000\nna\n0x1\n0x2\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n54 - 57 to satisfy \ntCCD(min)\n58\nREAD/A\nL\n0x033D\nna\n0x000\n0x0\n0x3\n0x0\nPattern B\nna\nH\n0x1A00\n59\nACT\nL\n0x037C\n0x03FFF\nna\n0x1\n0x3\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n60 - 63 to satisfy \ntCCD(min)\n64\nREAD/A\nL\n0x043D\nna\n0x3F0\n0x0\n0x4\n0x0\nPattern A\nna\nH\n0x1EFC\n65\nACT\nL\n0x0440\n0x00000\nna\n0x1\n0x4\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n66 - 69 to satisfy \ntCCD(min)\n70\nREAD/A\nL\n0x053D\nna\n0x000\n0x0\n0x5\n0x0\nPattern B\nna\nH\n0x1A00\n71\nACT\nL\n0x057C\n0x03FFF\nna\n0x1\n0x5\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n72 - 75 to satisfy \ntCCD(min)\n76\nREAD/A\nL\n0x063D\nna\n0x3F0\n0x0\n0x6\n0x0\nPattern A\nna\nH\n0x1EFC\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "fy \ntCCD(min)\n76\nREAD/A\nL\n0x063D\nna\n0x3F0\n0x0\n0x6\n0x0\nPattern A\nna\nH\n0x1EFC\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 437\n77\nACT\nL\n0x0640\n0x00000\nna\n0x1\n0x6\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n78 - 81 to satisfy \ntCCD(min)\n82\nREAD/A\nL\n0x073D\nna\n0x000\n0x0\n0x7\n0x0\nPattern B\nna\nH\n0x1A00\n83\nACT\nL\n0x077C\n0x03FFF\nna\n0x1\n0x7\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n84 - 87 to satisfy \ntCCD(min)\n88\nREAD/A\nL\n0x007D\nna\n0x3F0\n0x1\n0x0\n0x0\nPattern A\nna\nH\n0x1EFC\n89\nACT\nL\n0x0080\n0x00000\nna\n0x2\n0x0\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n90 - 93 to satisfy \ntCCD(min)\n94\nREAD/A\nL\n0x017D\nna\n0x000\n0x1\n0x1\n0x0\nPattern B\nna\nH\n0x1A00\n95\nACT\nL\n0x01BC\n0x03FFF\nna\n0x2\n0x1\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n96 - 99 to satisfy \ntCCD(min)\n100\nREAD/A\nL\n0x027D\nna\n0x3F0\n0x1\n0x02\n0x0\nPattern A\nna\nH\n0x1EFC\n101\nACT\nL\n0x0280\n0x00000\nna\n0x2\n0x2\n0x0\nna\nna\nH\n0x0000\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 438\nRepeat sequence\n102 - 105 to satisfy \ntCCD(min)\n106\nREAD/A\nL\n0x037D\nna\n0x000\n0x1\n0x3\n0x0\nPattern B\nna\nH\n0x1A00\n107\nACT\nL\n0x03BC\n0x03FFF\nna\n0x2\n0x3\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n108 - 111  to satisfy \ntCCD(min)\n112\nREAD/A\nL\n0x047D\nna\n0x3F0\n0x1\n0x4\n0x0\nPattern A\nna\nH\n0x1EFC\n113\nACT\nL\n0x0480\n0x00000\nna\n0x2\n0x4\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n114 - 117 to satisfy \ntCCD(min)\n118\nREAD/A\nL\n0x057D\nna\n0x000\n0x1\n0x5\n0x0\nPattern B\nna\nH\n0x1A00\n119\nACT\nL\n0x05BC\n0x03FFF\nna\n0x2\n0x5\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n120 - 123 to satisfy \ntCCD(min)\n124\nREAD/A\nL\n0x04BD\nna\n0x3F0\n0x1\n0x6\n0x0\nPattern A\nna\nH\n0x1EFC\n125\nACT\nL\n0x0680\n0x00000\nna\n0x2\n0x6\n0x0\nna\nna\nH\n0x0000\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ACT\nL\n0x0680\n0x00000\nna\n0x2\n0x6\n0x0\nna\nna\nH\n0x0000\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 439\nRepeat sequence\n126 - 129 to satisfy \ntCCD(min)\n130\nREAD/A\nL\n0x077D\nna\n0x000\n0x1\n0x7\n0x0\nPattern B\nna\nH\n0x1A00\n131\nACT\nL\n0x07BC\n0x03FFF\nna\n0x2\n0x7\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n132 - 135 to satisfy \ntCCD(min)\n136\nREAD/A\nL\n0x00BD\nna\n0x3F0\n0x2\n0x0\n0x0\nPattern A\nna\nH\n0x1EFC\n137\nACT\nL\n0x00C0\n0x00000\nna\n0x3\n0x0\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n138 - 141 to satisfy \ntCCD(min)\n142\nREAD/A\nL\n0x01BD\nna\n0x000\n0x2\n0x1\n0x0\nPattern B\nna\nH\n0x1A00\n143\nACT\nL\n0x01FC\n0x03FFF\nna\n0x3\n0x1\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n144 - 147 to satisfy \ntCCD(min)\n148\nREAD/A\nL\n0x02BD\nna\n0x3F0\n0x2\n0x2\n0x0\nPattern A\nna\nH\n0x1EFC\n149\nACT\nL\n0x02C0\n0x00000\nna\n0x3\n0x2\n0x0\nna\nna\nH\n0x0000\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 440\nRepeat sequence\n150 - 153 to satisfy \ntCCD(min)\n154\nREAD/A\nL\n0x03BD\nna\n0x000\n0x2\n0x3\n0x0\nPattern B\nna\nH\n0x1A00\n155\nACT\nL\n0x03FC\n0x03FFF\nna\n0x3\n0x3\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n156 - 159 to satisfy \ntCCD(min)\n160\nREAD/A\nL\n0x04BD\nna\n0x3F0\n0x2\n0x4\n0x0\nPattern A\nna\nH\n0x1EFC\n161\nACT\nL\n0x04C0\n0x00000\nna\n0x3\n0x4\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n162 - 165 to satisfy \ntCCD(min)\n166\nREAD/A\nL\n0x05BD\nna\n0x000\n0x2\n0x5\n0x0\nPattern B\nna\nH\n0x1A00\n167\nACT\nL\n0x05FC\n0x03FFF\nna\n0x3\n0x5\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n168 - 171 to satisfy \ntCCD(min)\n172\nREAD/A\nL\n0x06BD\nna\n0x3F0\n0x2\n0x6\n0x0\nPattern A\nna\nH\n0x1EFC\n173\nACT\nL\n0x06C0\n0x00000\nna\n0x3\n0x6\n0x0\nna\nna\nH\n0x0000\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 441",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ble 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 441\nRepeat sequence\n174 - 177 to satisfy \ntCCD(min)\n178\nREAD/A\nL\n0x07BD\nna\n0x000\n0x2\n0x7\n0x0\nPattern B\nna\nH\n0x1A00\n179\nACT\nL\n0x07FC\n0x03FFF\nna\n0x3\n0x7\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n180 - 183 to satisfy \ntCCD(min)\n184\nREAD/A\nL\n0x00FD\nna\n0x3F0\n0x3\n0x0\n0x0\nPattern A\nna\nH\n0x1EFC\n185\nACT\nL\n0x0000\n0x00000\nna\n0x0\n0x0\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n186 - 189 to satisfy \ntCCD(min)\n190\nREAD/A\nL\n0x01FD\nna\n0x000\n0x3\n0x1\n0x0\nPattern B\nna\nH\n0x1A00\n191\nACT\nL\n0x013C\n0x03FFF\nna\n0x0\n0x1\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n192 - 195 to satisfy \ntCCD(min)\n196\nREAD/A\nL\n0x02FD\nna\n0x3F0\n0x3\n0x2\n0x0\nPattern A\nna\nH\n0x1EFC\n197\nACT\nL\n0x0200\n0x00000\nna\n0x0\n0x2\n0x0\nna\nna\nH\n0x0000\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 442\nRepeat sequence\n198 - 201 to satisfy \ntCCD(min)\n202\nREAD/A\nL\n0x03FD\nna\n0x000\n0x3\n0x3\n0x0\nPattern B\nna\nH\n0x1A00\n203\nACT\nL\n0x033C\n0x03FFF\nna\n0x0\n0x3\n0x0\nna\nna\nH\n0x1EFC\nRepeat sequence\n204 - 207 to satisfy \ntCCD(min)\n208\nREAD/A\nL\n0x04FD\nna\n0x3F0\n0x3\n0x4\n0x0\nPattern A\nna\nH\n0x1FFC\n209\nACT\nL\n0x0400\n0x00000\nna\n0x0\n0x4\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n210 - 213 to satisfy \ntCCD(min)\n214\nREAD/A\nL\n0x05FD\nna\n0x000\n0x3\n0x5\n0x0\nPattern B\nna\nH\n0x1A00\n215\nACT\nL\n0x053C\n0x03FFF\nna\n0x0\n0x5\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n216 - 219 to satisfy \ntCCD(min)\n220\nREAD/A\nL\n0x06FD\nna\n0x3F0\n0x3\n0x6\n0x0\nPattern A\nna\nH\n0x1EFC\n221\nACT\nL\n0x0600\n0x00000\nna\n0x0\n0x6\n0x0\nna\nna\nH\n0x0000\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 443\nRepeat sequence\n222 - 225 to satisfy \ntCCD(min)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "pply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 443\nRepeat sequence\n222 - 225 to satisfy \ntCCD(min)\n226\nREAD/A\nL\n0x07FD\nna\n0x000\n0x3\n0x7\n0x0\nPattern B\nna\nH\n0x1A00\n227\nACT\nL\n0x073C\n0x03FFF\nna\n0x0\n0x7\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n228 - 231 to satisfy \ntCCD(min)\nNOTE 1\nUtilize DESELECTs between commands as specified.\nNOTE 2\nREADs performed with Auto Precharge = H, Burst Chop = H\nNOTE 3\nx8 or x16 may have different Bank or Bank Group Address.\nNOTE 4\nData reflects burst length of 16. \nNOTE 5\nFor x4: Pattern A = 0x0, 0xF, 0xF, 0x0... Pattern B = 0xF, 0x0, 0x0, 0xF....\nNOTE 6\nFor x8: Pattern A = 0x00, 0xFF, 0xFF, 0x00... Pattern B = 0xFF, 0x00, 0x00, 0xFF...\nNOTE 7\nFor x16: Pattern A = 0x0000, 0xFFFF, 0xFFFF, 0x0000... Pattern B = 0xFFFF, 0x0000, 0x0000, 0xFFFF...\nNOTE 8\nRepeat sequences 40 through 231 with column and data patterns swapped (Replace 0x000 with 0x3F0 and Pattern A with Pattern B), \n(Replace 0x3F0 with 0x000 and Pattern B with Pattern A)\nNOTE 9\nFor 3DS, all banks of all “non-target” logical ranks are Idd2N condition\nNOTE 10\nRepeat pattern for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank.\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 444\n12\nInput/Output Capacitance\nThe input/output capacitance characteristics are provided in Table 513 and Table 514.\nThe DRAM package electrical specifications are provided in Table 515 and Table 516.\nTable 513 — Silicon Pad I/O Capacitance DDR5-3200 to DDR5-6400\nDDR5-3200/\n3600/4000\nDDR5-5200/5600/\n6000/6400\nUnit\nNOTE\nmin\nmax\nmin\nmax\nmin\nmax\nCIO \nInput/output capacitance \n0.45\n0.9\n0.45\n0.9\nTBD\nTBD\npF \n1,2,3\nCDIO \nInput/output capacitance delta \n-0.1\n0.1\n-0.1\n0.1\nTBD\nTBD\npF \n1,2,3,\n11",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "-5200/5600/\n6000/6400\nUnit\nNOTE\nmin\nmax\nmin\nmax\nmin\nmax\nCIO \nInput/output capacitance \n0.45\n0.9\n0.45\n0.9\nTBD\nTBD\npF \n1,2,3\nCDIO \nInput/output capacitance delta \n-0.1\n0.1\n-0.1\n0.1\nTBD\nTBD\npF \n1,2,3,\n11\nCDDQS\nInput/output capacitance delta DQS_t \nand DQS_c\n0.04\n0.04\nTBD\nTBD\npF \n1,2,3,5\nCCK \nInput capacitance, CK_t and CK_c\n0.2\n0.7\n0.2\n0.6\nTBD\nTBD\npF \n1,3\nCDCK \nInput capacitance delta CK_t and \nCK_c\n0.05\n0.05\nTBD\nTBD\npF \n1,3,4\nCI \nInput capacitance(CTRL & ADD pins \nonly) \n0.2\n0.7\n0.2\n0.6\nTBD\nTBD\npF \n1,3,6\nCDI_ CTRL \nInput capacitance delta(All CTRL \npins only) \n-0.1\n0.1\n-0.1\n0.1\nTBD\nTBD\npF \n1,3,7,8\nCDI_ ADD \nInput capacitance delta(All ADD pins \nonly) \n-0.1\n0.1\n-0.1\n0.1\nTBD\nTBD\npF \n1,2,9,\n10\nCALERT \nInput/output capacitance of ALERT \n0.4\n1.5\n0.4\n1.5\nTBD\nTBD\npF \n1,3\nCLoopback \nInput/output capacitance of Loop-\nback\n0.3\n1.0\n0.3\n1.0\nTBD\nTBD\npF\nCTEN \nInput capacitance of TEN \n0.2\n2.3\n0.2\n2.3\nTBD\nTBD\npF \n1,3,12",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ut capacitance of ALERT \n0.4\n1.5\n0.4\n1.5\nTBD\nTBD\npF \n1,3\nCLoopback \nInput/output capacitance of Loop-\nback\n0.3\n1.0\n0.3\n1.0\nTBD\nTBD\npF\nCTEN \nInput capacitance of TEN \n0.2\n2.3\n0.2\n2.3\nTBD\nTBD\npF \n1,3,12\nNOTE 1\nThis parameter is not subject to production test. It is verified by design and characterization. The silicon only capacitance is validated \nby de-embedding the package L & C parasitic. The capacitance is measured with VDD, VDDQ, VSS, VPP applied with all other \nsignal pins floating. Measurement procedure TBD. \nNOTE 2\nDQ, DM_n, DQS_T, DQS_C, TDQS_T, TDQS_C, LBDQ and LBDQS. Although the DM, TDQS_T, TDQS_C, LBDQ and LBDQS \npins have different functions, the loading matches DQ and DQS \nNOTE 3\nThis parameter applies to monolithic devices only; stacked/dual-die devices are not covered here \nNOTE 4\nAbsolute value CK_T-CK_C \nNOTE 5\nAbsolute value of CIO(DQS_T)-CIO(DQS_C) \nNOTE 6\nCI applies to CS_n and CA[13:0]   \nNOTE 7\nCDI CTRL applies to CS_n \nNOTE 8\nCDI_CTRL = CI(CTRL)-0.5*(CI(CK_T)+CI(CK_C)) \nNOTE 9\nCDI_ADD_ CMD applies to CA[13:0] \nNOTE 10\nCDI_ADD_CMD = CI(ADD_CMD)-0.5*(CI(CK_T)+CI(CK_C)) \nNOTE 11\nCDIO = CIO(DQ,DM)-Avg(CIO(DQ,DM))\nNOTE 12\nTEN pin may be DRAM internally pulled low through a weak pull-down resistor to VSS. In this case CTEN might not be valid and \nsystem shall verify TEN signal with Vendor specific information.\nJEDEC Standard No. 79-5\nPage 445\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n12   Input/Output Capacitance (Cont’d)\nTable 514 — Silicon Pad I/O Capacitance DDR5-6800 to DDR5-8400\nDDR5-6800/\n7200/7600\nDDR5-8000/\n8400\nUnit\nNOTE\nmin\nmax\nmin\nmax\nCIO \nInput/output capacitance \nTBD\nTBD\nTBD\nTBD\npF \n1,2,3\nCDIO \nInput/output capacitance delta \nTBD\nTBD\nTBD\nTBD\npF \n1,2,3,11\nCDDQS\nInput/output capacitance delta DQS_t and \nDQS_c\nTBD\nTBD\nTBD\nTBD\npF \n1,2,3,5",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Input/output capacitance \nTBD\nTBD\nTBD\nTBD\npF \n1,2,3\nCDIO \nInput/output capacitance delta \nTBD\nTBD\nTBD\nTBD\npF \n1,2,3,11\nCDDQS\nInput/output capacitance delta DQS_t and \nDQS_c\nTBD\nTBD\nTBD\nTBD\npF \n1,2,3,5\nCCK \nInput capacitance, CK_t and CK_c\nTBD\nTBD\nTBD\nTBD\npF \n1,3\nCDCK \nInput capacitance delta CK_t and CK_c\nTBD\nTBD\nTBD\nTBD\npF \n1,3,4\nCI \nInput capacitance(CTRL & ADD pins only) \nTBD\nTBD\nTBD\nTBD\npF \n1,3,6\nCDI_ CTRL \nInput capacitance delta(All CTRL pins only) \nTBD\nTBD\nTBD\nTBD\npF \n1,3,7,8\nCDI_ ADD \nInput capacitance delta(All ADD pins only) \nTBD\nTBD\nTBD\nTBD\npF \n1,2,9,10\nCALERT \nInput/output capacitance of ALERT \nTBD\nTBD\nTBD\nTBD\npF \n1,3\nCLoopback \nInput/output capacitance of Loopback\nTBD\nTBD\nTBD\nTBD\npF\nCTEN \nInput capacitance of TEN \nTBD\nTBD\nTBD\nTBD\npF \n1,3,12\nNOTE 1\nThis parameter is not subject to production test. It is verified by design and characterization. The silicon only capacitance is validated \nby de-embedding the package L & C parasitic. The capacitance is measured with VDD, VDDQ, VSS, VSSQ applied with all other \nsignal pins floating. Measurement procedure tbd. \nNOTE 2\nDQ, DM_n, DQS_T, DQS_C, TDQS_T, TDQS_C, LBDQ and LBDQS. Although the DM, TDQS_T, TDQS_C, LBDQ and LBDQS \npins have different functions, the loading matches DQ and DQS \nNOTE 3\nThis parameter applies to monolithic devices only; stacked/dual-die devices are not covered here \nNOTE 4\nAbsolute value CK_T-CK_C \nNOTE 5\nAbsolute value of CIO(DQS_T)-CIO(DQS_C) \nNOTE 6\nCI applies to CS_n and CA[13:0]   \nNOTE 7\nCDI CTRL applies to ODT and CS_n \nNOTE 8\nCDI_CTRL = CI(CTRL)-0.5*(CI(CK_T)+CI(CK_C)) \nNOTE 9\nCDI_ADD_ CMD applies to CA[13:0] \nNOTE 10\nCDI_ADD_CMD = CI(ADD_CMD)-0.5*(CI(CK_T)+CI(CK_C)) \nNOTE 11\nCDIO = CIO(DQ,DM)-0.5*(CIO(DQS_T)+CIO(DQS_C)) \nNOTE 12\nTEN pin may be DRAM internally pulled low through a weak pull-down resistor to VSS. In this case CTEN might not be valid and \nsystem shall verify TEN signal with Vendor specific information.\nJEDEC Standard No. 79-5\nPage 446",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ernally pulled low through a weak pull-down resistor to VSS. In this case CTEN might not be valid and \nsystem shall verify TEN signal with Vendor specific information.\nJEDEC Standard No. 79-5\nPage 446\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n12   Input/Output Capacitance (Cont’d)\nTable 515 — DRAM Package Electrical Specifications (X4/X8)\nDDR5-3200 to \nDDR5-4800\nDDR5-5200 to \nDDR5-6400\nUnit\nNOTE\nmin\nmax\nmin\nmax\nInput/output Zpkg \nZpkg_DQ\n45\n75\nTBD\nTBD\nW\n1,2,4,5,10,\n11\nInput/output Pkg Delay \nTpkg_delay_DQ\n10\n35\nTBD\nTBD\nps\n1,3,4,5,11\nDQS_t, DQS_c Zpkg \nZpkg_DQS\n45\n75\nTBD\nTBD\nW\n1,2,5,10,\n11,13\nDQS_t, DQS_c Pkg Delay \nTpkg_delay_DQS\n10\n35\nTBD\nTBD\nps\n1,3,5,10,\n11,13\nDelta Zpkg DQS_t, DQS_c\nDZpkg_DQS \n-\n5\nTBD\nTBD\nW\n1,2,5,7,10\nDelta Delay DQS_t, DQS_c \nDTpkg_delay_DQS\n-\n2\nTBD\nTBD\n ps \n1,3,5,7,10\nInput- CTRL pins Zpkg \nZpkg_CTRL\n45\n75\nTBD\nTBD\nW\n1,2,5,9,10,\n11\nInput- CTRL pins Pkg Delay \nTpkg_delay_CTRL \n10\n35\nTBD\nTBD\nps\n1,3,5,9,10,\n11\nInput- CMD ADD pins Zpkg\nZpkg_CA\n45\n75\nTBD\nTBD\nW\n1,2,5,8,10,\n11\nInput- CMD ADD pins Pkg Delay \nTpkg_delay_CA\n10\n35\nTBD\nTBD\nps\n1,3,5,8,10,\n11\nCK_t & CK_c Zpkg \nZpkg_CK\n45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nCK_t & CK_c Pkg Delay\nTpkg_delay_CK\n10\n30\nTBD\nTBD\nps\n1,3,5,10,11\nDelta Zpkg CK_t & CK_c \nDZpkg_delay_CK \n-\n5\nTBD\nTBD\nW\n1,2,5,6,10\nDelta Delay CK_t & CK_c \nDTpkg_delay_CK \n-\n2\nTBD\nTBD\nps\n1,3,5,6,10\nALERT Zpkg \nZpkg_ALERT\n45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nALERT Delay \nTpkg_delay_ALERT\n10\n60\nTBD\nTBD\nps\n1,3,5,10,11\nLoopback Zpkg \nZpkg_Loopback\n45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nLoopback Delay \nTpkg_delay_Loopback\n10\n60\nTBD\nTBD\nps\n1,3,5,10,11",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "D\nTBD\nW\n1,2,5,10,11\nALERT Delay \nTpkg_delay_ALERT\n10\n60\nTBD\nTBD\nps\n1,3,5,10,11\nLoopback Zpkg \nZpkg_Loopback\n45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nLoopback Delay \nTpkg_delay_Loopback\n10\n60\nTBD\nTBD\nps\n1,3,5,10,11\nNOTE 1\nThis parameter is not subject to production test. \nNOTE 2\nThis parameter is validated by using TDR (Time Domain Reflectometry) data to calculate the average Zpkg_xx over the interval \nTpkg_delay_xx \nNOTE 3\nThis parameter is validated by using TDR data. Measurement methodology is TBD.\nNOTE 4\nZpkg_DQ & Tpkg_delay_DQ applies to DQ, DM\nNOTE 5\nThis parameter applies to monolithic devices only; stacked/dual-die devices are not covered here \nNOTE 6\nAbsolute value of Zpkg_CK_t - Zpkg_CK_c for impedance(Z) or absolute value of Tpkg_delay_CK_t - Tpkg_delay_CK_c for delay (Tpkg_delay). \nNOTE 7\nAbsolute value of Zpkg(DQS_t)-Zpkg(DQS_c) for impedance(Z) or absolute value of Tpkg_delay_DQS_t - Tpkg_delay_DQS_c for delay \n(Tpkg_delay) \nNOTE 8\nZpkg_CA & Tpkg_delay_CA applies to CA[13:0] \nNOTE 9\nZpkg_CA & Tpkg_delay_CTRL applies to CS_n\nNOTE 10\nThis table applies to monolithic X4 and X8 devices. \nNOTE 11\nPackage implementations shall meet spec if the Zpkg and Tpkg_delay fall within the ranges shown.\nNOTE 12\nZpkg_Loopback & Tpkg_delay_Loopback applies to LBDQ and LBDQS.\nNOTE 13\nZpkg_DQS & Tpkg_delay_DQS applies to TDQS_T & TDQS_C\nJEDEC Standard No. 79-5\nPage 447\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n12   Input/Output Capacitance (Cont’d)\nTable 516 — DRAM Package Electrical Specifications (X16)\nDDR5-3200 to \nDDR5-4800\nDDR5-5200 to \nDDR5-6400\nUnit\nNOTE\nmin\nmax\nmin\nmax\nInput/output Zpkg \nZpkg_DQ\n45\n75\nTBD\nTBD\nW\n1,2,4,5,10,\n11\nInput/output Pkg Delay \nTpkg_delay_DQ\n10\n40\nTBD\nTBD\nps\n1,3,4,5,11\nDQS_t, DQS_c Zpkg \nZpkg_DQS\n45\n75\nTBD\nTBD\nW\n1,2,5,10,11",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "NOTE\nmin\nmax\nmin\nmax\nInput/output Zpkg \nZpkg_DQ\n45\n75\nTBD\nTBD\nW\n1,2,4,5,10,\n11\nInput/output Pkg Delay \nTpkg_delay_DQ\n10\n40\nTBD\nTBD\nps\n1,3,4,5,11\nDQS_t, DQS_c Zpkg \nZpkg_DQS\n45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nDQS_t, DQS_c Pkg Delay \nTpkg_delay_DQS\n10\n40\nTBD\nTBD\nps\n1,3,5,10,11\nDelta Zpkg DQS_t, DQS_c\nDZpkg_DQS \n-\n5\nTBD\nTBD\nW\n1,2,5,7,10\nDelta Delay DQS_t, DQS_c \nDTpkg_delay_DQS\n-\n2\nTBD\nTBD\n ps \n1,3,5,7,10\nInput- CTRL pins Zpkg \nZpkg_CTRL\n45\n75\nTBD\nTBD\nW\n1,2,5,9,10,\n11\nInput- CTRL pins Pkg Delay \nTpkg_delay_CTRL \n10\n40\nTBD\nTBD\nps\n1,3,5,9,10,\n11\nInput- CMD ADD pins Zpkg\nZpkg_CA\n45\n75\nTBD\nTBD\nW\n1,2,5,8,10,\n11\nInput- CMD ADD pins Pkg Delay \nTpkg_delay_CA\n10\n45\nTBD\nTBD\nps\n1,3,5,8,10,\n11\nCK_t & CK_c Zpkg \nZpkg_CK\n45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nCK_t & CK_c Pkg Delay\nTpkg_delay_CK\n10\n45\nTBD\nTBD\nps\n1,3,5,10,11\nDelta Zpkg CK_t & CK_c \nDZpkg_delay_CK \n-\n5\nTBD\nTBD\nW\n1,2,5,6,10\nDelta Delay CK_t & CK_c \nDTpkg_delay_CK \n-\n2\nTBD\nTBD\nps\n1,3,5,6,10\nALERT Zpkg \nZpkg_ALERT\n45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nALERT Delay \nTpkg_delay_ALERT\n10\n60\nTBD\nTBD\nps\n1,3,5,10,11\nLoopback Zpkg \nZpkg_Loopback\n45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nLoopback Delay \nTpkg_delay_Loopback\n10\n60\nTBD\nTBD\nps\n1,3,5,10,11",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "D\nTBD\nW\n1,2,5,10,11\nALERT Delay \nTpkg_delay_ALERT\n10\n60\nTBD\nTBD\nps\n1,3,5,10,11\nLoopback Zpkg \nZpkg_Loopback\n45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nLoopback Delay \nTpkg_delay_Loopback\n10\n60\nTBD\nTBD\nps\n1,3,5,10,11\nNOTE 1\nThis parameter is not subject to production test. \nNOTE 2\nThis parameter is validated by using TDR (Time Domain Reflectometry) data to calculate the average Zpkg_xx over the interval \nTpkg_delay_xx \nNOTE 3\nThis parameter is validated by using TDR data. Measurement methodology is TBD.\nNOTE 4\nZpkg_DQ & Tpkg_delay_DQ applies to DQ, DM,  TDQS_T, TDQS_C\nNOTE 5\nThis parameter applies to monolithic devices only; stacked/dual-die devices are not covered here \nNOTE 6\nAbsolute value of Zpkg_CK_t - Zpkg_CK_c for impedance(Z) or absolute value of Tpkg_delay_CK_t - Tpkg_delay_CK_c for delay (Tpkg_delay). \nNOTE 7\nAbsolute value of Zpkg(DQS_t)-Zpkg(DQS_c) for impedance(Z) or absolute value of Tpkg_delay_DQS_t - Tpkg_delay_DQS_c for delay \n(Tpkg_delay) \nNOTE 8\nZpkg_CA & Tpkg_delay_CA applies to CA[13:0] \nNOTE 9\nZpkg_CA & Tpkg_delay_CTRL applies to CS_n\nNOTE 10\nThis table applies to monolithic X16 devices. \nNOTE 11\nPackage implementations shall meet spec if the Zpkg and Tpkg_delay fall within the ranges shown.\nNOTE 12\nZpkg_Loopback & Tpkg_delay_Loopback applies to LBDQ and LBDQS.\nJEDEC Standard No. 79-5\nPage 448\n12.1\nElectrostatic Discharge Sensitivity Characteristics\nThe Electrostatic Discharge Sensitivity Characteristics are provided in Table 517\nTable 517 — Electrostatic Discharge Sensitivity Characteristics\nPARAMETER 1\nSYMBOL\nMIN\nMAX\nUNIT\nNOTES\nHuman body model (HBM)\nESDHBM\n1000\n-\nV\n2\nCharged-device model (CDM)\nESDCDM\n250\n-\nV\n3\nNOTE 1\nState-of-the-art basic ESD control measures have to be in place when handling devices\nNOTE 2\nRefer to ESDA / JEDEC Joint Standard JS-001 for measurement procedures.\nNOTE 3\nRefer to ESDA / JEDEC Joint Standard JS-002 f for measurement procedures\nJEDEC Standard No. 79-5\nPage 449",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "devices\nNOTE 2\nRefer to ESDA / JEDEC Joint Standard JS-001 for measurement procedures.\nNOTE 3\nRefer to ESDA / JEDEC Joint Standard JS-002 f for measurement procedures\nJEDEC Standard No. 79-5\nPage 449\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n13\nElectrical Characteristics & AC Timing\n13.1\n Reference Load for AC Timing and Output Slew Rate\nFigure 215 represents the effective reference load of 50 ohms used in defining the relevant AC timing parameters of the device as \nwell as output slew rate measurements.\nRon nominal of DQ, DQS_t and DQS_c drivers uses 34 ohms to specify the relevant AC timing parameter values of the\nThe maximum DC High level of Output signal = 1.0 * VDDQ,\nThe minimum DC Low level of Output signal = { 34 /( 34 + 50 ) } *VDDQ = 0.4* VDDQ\nThe nominal reference level of an Output signal can be approximated by the following:\nThe center of maximum DC High and minimum DC Low = { ( 1 + 0.4 ) / 2 } * VDDQ = 0.7 * VDDQ\nThe actual reference level of Output signal might vary with driver Ron and reference load tolerances. Thus, the actual reference\nlevel or midpoint of an output signal is at the widest part of the output signal’s eye. Prior to measuring AC parameters, the reference \nlevel of the verification tool should be set to an appropriate level.\nIt is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a \nproduction tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system \nenvironment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated \nat the tester electronics.\nFigure 215 — Reference Load for AC Timing and Output Slew Rate\nTiming Reference Point\nTiming Reference Point",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ns, generally one or more coaxial transmission lines terminated \nat the tester electronics.\nFigure 215 — Reference Load for AC Timing and Output Slew Rate\nTiming Reference Point\nTiming Reference Point\nJEDEC Standard No. 79-5\nPage 450\n13.2\nRounding Definitions and Algorithms\nSoftware algorithms for calculation of timing parameters are subject to rounding errors from many \nsources. For example, a system may use a memory clock with a nominal frequency of 2200 MHz, or a \nclock period of 0.454545... ns. Similarly, a system with a memory clock frequency of 2800 MHz yields \nmathematically a clock period of 0.357142... ns. In most cases, it is impossible to express all digits after \nthe decimal point exactly, and rounding must be done because the DDR5 SDRAM specification establishes \na minimum granularity for timing parameters of 1 ps.\nRules for rounding must be defined to allow optimization of device performance without violating device \nparameters. These algorithms rely on results that are within correction factors on device testing and \nspecification to avoid losing performance due to rounding errors. All timing parameters should be defined \nto align with the rules defined.\n•\nParameter values are to be defined to 1 ps of accuracy.\n•\nClock periods such as tCKAVG(min) are rounded down (RD) to 1 ps of accuracy; for example, 0.454545... ns is \ndefined as 454 ps and 0.357142... ns is defined as 357 ps.\n•\nUsing real number math, parameters like tWRmin, tRCDmin, etc. which are programmed in systems in numbers \nof clocks (nCK) but expressed in units of time (in ns) are divided by the application clock period (in ns) (rounded \ndown (RD) to the nearest ps) yielding a ratio of clock units (nCK), a correction factor of 1% or (0.01)is \nsubtracted, then the result (is rounded up) and set to the next higher integer number of clocks:",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "n (RD) to the nearest ps) yielding a ratio of clock units (nCK), a correction factor of 1% or (0.01)is \nsubtracted, then the result (is rounded up) and set to the next higher integer number of clocks:\n•\nInteger math is used in the industry to calculate nCK values by expressing timing values in ps based integers, \nscaling the specified parameter value up by 1000, dividing by the application clock period (rounded down (RD) to \n1ps range), adding an inverse correction factor of 99.0% or (990), dividing the result by 1000, then truncating \n(same as integer math) down to the next lower integer value:\n•\nEither algorithm yields identical results. In case of conflict between results, the preferred algorithm is the integer \nmath algorithm.\n•\nThis algorithm applies to all timing parameters specified in ns when converting to nCK units.\nnCK\nceiling\nparameter_in_ns\napplication_tCK_in_ns_(RD)\n---------------------------------------------------------------------------\n\n\n\n\n0.01\n–\n=\nparameter_in_ps x 1000\napplication_tCK_in_ps_(RD)\n---------------------------------------------------------------------------\n\n\n\n\n990\n+\n1000\n-------------------------------------------------------------------------------------------------\n=\nJEDEC Standard No. 79-5\nPage 451\n13.2.1   Example 1, Using Integer Math to Convert tAA(min) from ns to nCK\nThis algorithm subtracts a 1.0% correction factor from nCK and rounds up to the next integer value.\nint MTB, FTB, TaaMin, ClockPeriod, TempNck, TaaInNck;",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "nteger Math to Convert tAA(min) from ns to nCK\nThis algorithm subtracts a 1.0% correction factor from nCK and rounds up to the next integer value.\nint MTB, FTB, TaaMin, ClockPeriod, TempNck, TaaInNck;\nTaaMin = 16.250;              (datarate = 3200)                   // tAAmin in ns\nCorrection = 0.01                                                            // 1.0%, per rounding algorithm\nClockPeriod = ApplicationTckInNs (RD);                         // Clock period is application specific\nTempNck = TaaMin / ClockPeriod;                                  // Initial nCK calculation\nTempNck = TempNck - Correction;                                 // Subtract correction factor from nCK\nTaaInNck = (int) ceiling(TempNck);                                 // Ceiling to next higher integer value\nTable 518 — Example 1, Using Integer Math\nDDR5 Device Operating at Standard Application Frequencies\nTiming Parameter: tAA(min) = 16.250ns (3200)\nApplication \nSpeed Grade\nDevice tAA\nApplication \ntCK (RD)\n(Device tAA / \nApplication  tCK \n(RD))\n0.1% Correction\n(tAA / tCK (RD)) - \nCorrection\nCeiling Result\nns\nns\nratio (real)\n(real)\nratio (real)\nnCK (Integer)\n3200\n16.250\n0.625\n26.000\n0.01\n25.990\n26\n3600\n16.650\n0.555\n30.000\n0.01\n29.990\n30\n4000\n16.000\n0.500\n32.000\n0.01\n31.990\n32\n4400\n16.344\n0.454\n36.000\n0.01\n35.990\n36\n4800\n16.640\n0.416\n40.000\n0.01\n39.990\n40\nJEDEC Standard No. 79-5\nPage 452\n13.2.2   Example 2, Using Integer Math to Convert tWR(min) from ns to nCK\nThis algorithm adds 99.0% of an nCK and truncates down to the next lower integer value.\nint MTB, FTB, TwrMin, ClockPeriod, TempNck, TwrInNck;",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "e 2, Using Integer Math to Convert tWR(min) from ns to nCK\nThis algorithm adds 99.0% of an nCK and truncates down to the next lower integer value.\nint MTB, FTB, TwrMin, ClockPeriod, TempNck, TwrInNck;\nTwrMin = 30000;      (Data rate=3200)                             // tWRmin in ps\nClockPeriod = ApplicationTckInPs (RD);                         // Clock period is application specific\nTempNck = (TwrMin * 1000) / ApplicationTckInPs;          // Preliminary nCK calculation, scaled by 1000\nTempNck = TempNck + 990;                                          // Apply 99.0% inverse correction factor\nTaaInNck = (int)(TempNck / 1000);                                 // Truncate to next lower integer\nTable 519 — Example 2, Using Integer Math\nDDR5 Device Operating at Standard Application Frequencies\nTiming Parameter: tWR(min) = 30ns = 30000ps\nApplication \nSpeed Grade\nDevice tWR\nApplication \ntCK (RD)\n(Device tWR * 1000)\nApplication tCK\nAdd Inverse \nCorrection\nTruncate Corrected \nnCK / 1000\nps\nps\nScaled nCK\nScaled nCK\nnCK (Integer)\n3200\n30000\n625\n48000\n48990\n48\n3600\n29970\n555\n54000\n54990\n54\n4000\n30000\n500\n60000\n60990\n60\n4400\n29964\n454\n66000\n66990\n66\n4800\n29952\n416\n72000\n72990\n72\n5600\n29988\n357\n84000\n84990\n84\nJEDEC Standard No. 79-5\nPage 453\n13.3\nTiming Parameters by Speed Grade\nAnalog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min \nvalues which scale with tCKmin are to be defined using the tCKmin in the associated data rate.\n13.3.1   Timing Parameters for DDR5-3200 to DDR5-4000\nTable 520 — Timing Parameters for DDR5-3200 to DDR5-4000\nSpeed\nDDR5-3200\nDDR5-3600\nDDR5-4000\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nAverage Clock Period\ntCK(avg)\n0.625\n<0.681\n0.555\n<0.625\n0.500\n<0.555\n1\nCommand and Address Timing\nCAS_n to CAS_n command delay for \nsame bank group\ntCCD_L\nMax(8nCK,\n5ns)\n-\nMax(8nCK,\n5ns)\n-\nMax(8nCK,\n5ns)\n-\nnCK",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "lock Period\ntCK(avg)\n0.625\n<0.681\n0.555\n<0.625\n0.500\n<0.555\n1\nCommand and Address Timing\nCAS_n to CAS_n command delay for \nsame bank group\ntCCD_L\nMax(8nCK,\n5ns)\n-\nMax(8nCK,\n5ns)\n-\nMax(8nCK,\n5ns)\n-\nnCK\nWRITE CAS_n to WRITE CAS_n com-\nmand delay for same bank group\ntCCD_L_WR\nMax(32nCK, \n20ns)\n-\nMax(32nCK, \n20ns)\n-\nMax(32nCK, \n20ns)\n-\nnCK\nWRITE CAS_n to WRITE CAS_n com-\nmand delay for same bank group, sec-\nond write not RMW\ntCCD_L_WR2\nMax(16nCK, \n10ns)\n-\nMax(16nCK, \n10ns)\n-\nMax(16nCK, \n10ns)\n-\nnCK\nCAS_n to CAS_n command delay for \ndifferent bank group for BL16, \nBC8(fixed) and BC8(on-the-fly)\ntCCD_S\n8\n-\n8\n-\n8\n-\nnCK\nACTIVATE to ACTIVATE Command \ndelay to different bank group for 2KB \npage size\ntRRD_S(2K)\n8\n-\n8\n-\n8\n-\nnCK\nACTIVATE to ACTIVATE Command \ndelay to different bank group for 1KB \npage size\ntRRD_S(1K)\n8\n-\n8\n-\n8\n-\nnCK\nACTIVATE to ACTIVATE Command \ndelay to same bank group for 2KB page \nsize\ntRRD_L(2K)\nMax(8nCK,\n5ns)\n-\nMax(8nCK,\n5ns)\n-\nMax(8nCK,\n5ns)\n-\nnCK\nACTIVATE to ACTIVATE Command \ndelay to same bank group for 1KB page \nsize\ntRRD_L(1K)\nMax(8nCK,\n5ns)\n-\nMax(8nCK,\n5ns)\n-\nMax(8nCK,\n5ns)\n-\nnCK\nFour activate window for 2KB page size\ntFAW_2K\nMax(40nCK, \n25ns)\n-\n Max(40nCK, \n22.200ns)\n-\nMax(40nCK, \n20ns)\n-\nnCK\n1\nFour activate window for 1KB page size\ntFAW_1K\nMax(32nCK, \n20ns)\n-\nMax(32nCK, \n17.760ns)\n-\nMax(32nCK, \n16ns)\n-\nnCK\n1\nDelay from start of internal write trans-\naction to internal read command for dif-\nferent bank group\ntWTR_S\nMax(4nCK, \n2.5ns)\n-\nMax(4nCK, \n2.5ns)\n-\nMax(4nCK, \n2.5ns)\n-\nns\nDelay from start of internal write trans-\naction to internal read command for \nsame bank group\ntWTR_L\nMax(16nCK, \n10ns)\n-\nMax(16nCK, \n10ns)\n-\nMax(16nCK, \n10ns)\n-\nns\nDelay from start of internal write trans-\naction to internal read with auto pre-\ncharge command for same bank\ntWTRA\n=tWR-tRTP\n=tWR-tRTP\n=tWR-tRTP\nInternal READ Command to PRE-\nCHARGE Command delay\ntRTP\nMax(12nCK, \n7.5ns)\n-\nMax(12nCK, \n7.5ns)\n-\nMax(12nCK, \n7.5ns)\n-\nns",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ith auto pre-\ncharge command for same bank\ntWTRA\n=tWR-tRTP\n=tWR-tRTP\n=tWR-tRTP\nInternal READ Command to PRE-\nCHARGE Command delay\ntRTP\nMax(12nCK, \n7.5ns)\n-\nMax(12nCK, \n7.5ns)\n-\nMax(12nCK, \n7.5ns)\n-\nns\nPRECHARGE (PRE) to PRECHARGE \n(PRE) delay\ntPPD\n2\n2\n2\nnCK(avg)\nWRITE recovery time\ntWR\n30.000\n-\n29.970\n-\n30.000\n-\nns\nNOTE 1\nTiming Parameters that scale are rounded down to 1ps of accuracy.\nJEDEC Standard No. 79-5\nPage 454\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n13.3.2   Timing Parameters for DDR-4400 to DDR5-5200\nAnalog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min \nvalues which scale with tCKmin are to be defined using the tCKmin in the associated data rate.\nTable 521 — Timing Parameters for DDR5-4400 to DDR5-5200\nSpeed\nDDR5-4400\nDDR5-4800\nDDR5-5200\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nAverage Clock Period\ntCK(avg)\n0.454\n<0.500\n0.416\n<0.454\n0.384\n<0.416\n1\nCommand and Address Timing\nCAS_n to CAS_n command delay for \nsame bank group\ntCCD_L\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK\nWRITE CAS_n to WRITE CAS_n com-\nmand delay for same bank group\ntCCD_L_WR\nmax(32nCK, \n20ns)\nmax(32nCK, \n20ns)\nns\nWRITE CAS_n to WRITE CAS_n com-\nmand delay for same bank group, sec-\nond write not RMW\ntCCD_L_WR2\nMax(16nCK, \n10ns)\n-\nMax(16nCK, \n10ns)\n-\nMax(16nCK, \n10ns)\n-\nnCK\nCAS_n to CAS_n command delay for \ndifferent bank group\ntCCD_S\n8\n-\n8\n-\n8\n-\nnCK\nACTIVATE to ACTIVATE Command \ndelay to different bank group for 2KB \npage size\ntRRD_S(2K)\n8\n-\n8\n-\n8\n-\nnCK\nACTIVATE to ACTIVATE Command \ndelay to different bank group for 2KB \npage size\ntRRD_S(1K)\n8\n-\n8\n-\n8\n-\nnCK\nACTIVATE to ACTIVATE Command \ndelay to same bank group for 2KB page \nsize\ntRRD_L(2K)\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ent bank group for 2KB \npage size\ntRRD_S(1K)\n8\n-\n8\n-\n8\n-\nnCK\nACTIVATE to ACTIVATE Command \ndelay to same bank group for 2KB page \nsize\ntRRD_L(2K)\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK\nACTIVATE to ACTIVATE Command \ndelay to same bank group for 1KB page \nsize\ntRRD_L(1K)\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK\nFour activate window for 2KB page size\ntFAW_2K\nMax(40nCK, \n18.160ns)\nMax(40nCK, \n16.640ns)\nMax(40nCK, \n15.360ns)\n-\nns\n1\nFour activate window for 1KB page size\ntFAW_1K\nMax(32nCK, \n14.528ns)\nMax(32nCK, \n13.312ns)\nMax(32nCK, \n12.288ns)\n-\nns\n1\nDelay from start of internal write trans-\naction to internal read command for dif-\nferent bank group\ntWTR_S\nMax(4nCK, \n2.5ns)\n-\nMax(4nCK, \n2.5ns)\n2.5\n-\nns\nDelay from start of internal write trans-\naction to internal read command for \nsame bank group\ntWTR_L\nMax(16nCK, \n10ns)\n-\nMax(16nCK, \n10ns)\n10\n-\nns\nDelay from start of internal write trans-\naction to internal read with auto pre-\ncharge command for same bank\ntWTRA\n=tWR-tRTP\n=tWR-tRTP\n=tWR-tRTP\nns\nInternal READ Command to PRE-\nCHARGE Command delay\ntRTP\nMax(12nCK, \n7.5ns)\n-\nMax(12nCK, \n7.5ns)\n7.5\n-\nns\nPRECHARGE (PRE) to PRECHARGE \n(PRE) delay\ntPPD\n2\n2\n2\nnCK(avg)\nWRITE recovery time\ntWR\n29.964\n-\n29.952\n-\nTBD\n-\nns\n1\nNOTE 1\nTiming Parameters that scale are rounded down to 1ps of accuracy.\nJEDEC Standard No. 79-5\nPage 455\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n13.3.3   Timing Parameters for DDR-5600 to DDR5-6400\nAnalog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min \nvalues which scale with tCKmin are to be defined using the tCKmin in the associated data rate.\nTable 522 — Timing Parameters for DDR5-5600 to DDR5-6400\nSpeed\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "e defined using the tCKmin in the associated data rate.\nTable 522 — Timing Parameters for DDR5-5600 to DDR5-6400\nSpeed\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nAverage Clock Period\ntCK(avg)\n0.357\n<0.384\n0.333\n<0.357\n0.312\n<0.333\n1\nCommand and Address Timing\nCAS_n to CAS_n command delay for \nsame bank group\ntCCD_L\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK\nWRITE CAS_n to WRITE CAS_n com-\nmand delay for same bank group\ntCCD_L_WR\nmax(32nCK, \n20ns)\nmax(32nCK, \n20ns)\nns\nWRITE CAS_n to WRITE CAS_n com-\nmand delay for same bank group, sec-\nond write not RMW\ntCCD_L_WR2\nMax(16nCK, \n10ns)\n-\nMax(16nCK, \n10ns)\n-\nMax(16nCK, \n10ns)\n-\nnCK\nCAS_n to CAS_n command delay for \ndifferent bank group\ntCCD_S\n8\n-\n8\n-\n8\n-\nnCK\nACTIVATE to ACTIVATE Command \ndelay to different bank group for 2KB \npage size\ntRRD_S(2K)\n8\n-\n8\n-\n8\n-\nnCK\nACTIVATE to ACTIVATE Command \ndelay to different bank group for 2KB \npage size\ntRRD_S(1K)\n8\n-\n8\n-\n8\n-\nnCK\nACTIVATE to ACTIVATE Command \ndelay to same bank group for 2KB page \nsize\ntRRD_L(2K)\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK\nACTIVATE to ACTIVATE Command \ndelay to same bank group for 1KB page \nsize\ntRRD_L(1K)\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK\nFour activate window for 2KB page size\ntFAW_2K\nMax(40nCK, \n14.280ns)\nMax(40nCK, \n13.320ns)\nMax(40nCK, \n12.480ns)\n-\nns\n1\nFour activate window for 1KB page size\ntFAW_1K\nMax(32nCK, \n11.424ns)\nMax(32nCK, \n10.656ns)\nMax(32nCK, \n10.240ns)\n-\nns\n1\nDelay from start of internal write trans-\naction to internal read command for dif-\nferent bank group\ntWTR_S\n2.5\n2.5\n2.5\n-\nns\nDelay from start of internal write trans-\naction to internal read command for \nsame bank group\ntWTR_L\n10\n10\n10\n-\nns\nDelay from start of internal write trans-\naction to internal read with auto pre-\ncharge command for same bank\ntWTRA\n=tWR-tRTP\n=tWR-tRTP\n=tWR-tRTP\nns\nInternal READ Command to PRE-\nCHARGE Command delay\ntRTP\n7.5\n7.5\n7.5\n-\nns",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "nternal write trans-\naction to internal read with auto pre-\ncharge command for same bank\ntWTRA\n=tWR-tRTP\n=tWR-tRTP\n=tWR-tRTP\nns\nInternal READ Command to PRE-\nCHARGE Command delay\ntRTP\n7.5\n7.5\n7.5\n-\nns\nPRECHARGE (PRE) to PRECHARGE \n(PRE) delay\ntPPD\n2\n2\n2\nnCK(avg)\nWRITE recovery time\ntWR\nTBD\n-\nTBD\n-\nTBD\n-\nns\nNOTE 1\nTiming Parameters that scale are rounded down to 1ps of accuracy.\nJEDEC Standard No. 79-5\nPage 456\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n13.3.4   Timing Parameters for DDR-6800 to DDR5-7600\nTable 523 — Timing Parameters for DDR5-6800 to DDR5-7600\nSpeed\nDDR5-6800\nDDR5-7200\nDDR5-7600\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nCommand and Address Timing\nCAS_n to CAS_n command delay for \nsame bank group\ntCCD_L\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK\n34\nWRITE CAS_n to WRITE CAS_n com-\nmand delay for same bank group\ntCCD_L_WR\nmax(32nCK, \n20ns)\nmax(32nCK, \n20ns)\nns\nCAS_n to CAS_n command delay for \ndifferent bank group\ntCCD_S\n8\n-\n8\n-\n8\n-\nnCK\n34\nACTIVATE to ACTIVATE Command \ndelay to different bank group for 2KB \npage size\ntRRD_S(2K)\n8\n-\n8\n-\n8\n-\nnCK\n34\nACTIVATE to ACTIVATE Command \ndelay to different bank group for 2KB \npage size\ntRRD_S(1K)\n8\n-\n8\n-\n8\n-\nnCK\n34\nACTIVATE to ACTIVATE Command \ndelay to same bank group for 2KB page \nsize\ntRRD_L(2K)\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK\n34\nACTIVATE to ACTIVATE Command \ndelay to same bank group for 1KB page \nsize\ntRRD_L(1K)\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK\n34\nFour activate window for 2KB page size\ntFAW_2K\nMax(40nCK, \nxxns)\nMax(40nCK, \nxxns)\n-\nns\n34\nFour activate window for 1KB page size\ntFAW_1K\nMax(32nCK, \nxxns)\nMax(32nCK, \nxxns)\n-\nns\n34\nDelay from start of internal write trans-\naction to internal read command for dif-\nferent bank group\ntWTR_S\n2.5\n2.5\n2.5\n-\nns\n1,2,e,\n34",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "1KB page size\ntFAW_1K\nMax(32nCK, \nxxns)\nMax(32nCK, \nxxns)\n-\nns\n34\nDelay from start of internal write trans-\naction to internal read command for dif-\nferent bank group\ntWTR_S\n2.5\n2.5\n2.5\n-\nns\n1,2,e,\n34\nDelay from start of internal write trans-\naction to internal read command for \nsame bank group\ntWTR_L\n10\n10\n10\n-\nns\n1,34\nInternal READ Command to PRE-\nCHARGE Command delay\ntRTP\n7.5\n7.5\n7.5\n-\nns\nPRECHARGE (PRE) to PRECHARGE \n(PRE) delay\ntPPD\n2\n2\n2\nnCK(avg)\nWRITE recovery time\ntWR\nTBD\n-\nTBD\n-\nTBD\n-\nns\n1\nJEDEC Standard No. 79-5\nPage 457\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n13.3.5   Timing Parameters for DDR-8000 to DDR5-8400\nTable 524 — Timing Parameters for DDR5-8000 to DDR5-8400\nSpeed\nDDR5-8000\nDDR5-8400\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nCommand and Address Timing\nCAS_n to CAS_n command delay for same \nbank group\ntCCD_L\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK\n34\nWRITE CAS_n to WRITE CAS_n command \ndelay for same bank group\ntCCD_L_WR\nmax(32nCK, \n20ns)\nmax(32nCK, \n20ns)\nns\nCAS_n to CAS_n command delay for different \nbank group\ntCCD_S\n8\n-\n8\n-\nnCK\n34\nACTIVATE to ACTIVATE Command delay to dif-\nferent bank group for 2KB page size\ntRRD_S(2K)\n8\n-\n8\n-\nnCK\n34\nACTIVATE to ACTIVATE Command delay to dif-\nferent bank group for 2KB page size\ntRRD_S(1K)\n8\n-\n8\n-\nnCK\n34\nACTIVATE to ACTIVATE Command delay to \nsame bank group for 2KB page size\ntRRD_L(2K)\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK\n34\nACTIVATE to ACTIVATE Command delay to \nsame bank group for 1KB page size\ntRRD_L(1K)\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK\n34\nFour activate window for 2KB page size\ntFAW_2K\nMax(40nCK, \nxxns)\nMax(40nCK, \nxxns)\nns\n34\nFour activate window for 1KB page size\ntFAW_1K\nMax(32nCK, \nxxns)\nMax(32nCK, \nxxns)\nns\n34",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ax(8nCK,\n5ns)\n-\nnCK\n34\nFour activate window for 2KB page size\ntFAW_2K\nMax(40nCK, \nxxns)\nMax(40nCK, \nxxns)\nns\n34\nFour activate window for 1KB page size\ntFAW_1K\nMax(32nCK, \nxxns)\nMax(32nCK, \nxxns)\nns\n34\nDelay from start of internal write transaction to \ninternal read command for different bank group\ntWTR_S\n2.5\n2.5\nns\n1,2,e,34\nDelay from start of internal write transaction to \ninternal read command for same bank group\ntWTR_L\n10\n10\nns\n1,34\nInternal READ Command to PRECHARGE \nCommand delay\ntRTP\n7.5\n7.5\nns\nPRECHARGE (PRE) to PRECHARGE (PRE) \ndelay\ntPPD\n2\n2\nnCK(avg)\nWRITE recovery time\ntWR\nTBD\n-\nTBD\n-\nns\n1\nJEDEC Standard No. 79-5\nPage 458\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n13.3.6   Timing Parameters for 3DS-DDR5-3200 to 3DS-DDR5-4000 x4 2H & 4H\nAnalog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min \nvalues which scale with tCKmin are to be defined using the tCKmin in the associated data rate.\nTable 525 — Timing Parameters for x4 2H & 4H 3DS-DDR5-3200 to 3DS-DDR5-4000\nSpeed\nDDR5-3200\nDDR5-3600\nDDR5-4000\nUnit\ns\nNotes\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nCommand and Address Timing for 3DS\nMinimum Read to Read command \ndelay for same bank group in same \nlogical rank\ntCCD_L_slr\nMax(8nCK,\n5ns)\n-\nMax(8nCK,\n5ns)\n-\nMax(8nCK,\n5ns)\n-\nnCK\n4\nMinimum Write to Write command \ndelay for same bank group in same \nlogical rank\nMax(32nCK\n, 20ns)\n-\nMax(32nCK\n, 20ns)\n-\nMax(32nCK\n, 20ns)\n-\nnCK\n4\nMinimum Read to Write command \ndelay for same bank group in same \nlogical rank\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\n4,5,7,8\nMinimum Write to Read command \ndelay for same bank group in same \nlogical rank\ntCCD_L_\nWTR_slr\nCWL + WBL/2 + tWTR_L\nnCK\n4.6,8\nMinimum Read to Read command \ndelay for different bank group in \nsame logical rank",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "Write to Read command \ndelay for same bank group in same \nlogical rank\ntCCD_L_\nWTR_slr\nCWL + WBL/2 + tWTR_L\nnCK\n4.6,8\nMinimum Read to Read command \ndelay for different bank group in \nsame logical rank\ntCCD_S_slr\n8\n-\n8\n-\n8\n-\nnCK\n4\nMinimum Write to Write command \ndelay for different bank group in \nsame logical rank\ntCCD_S_ \nWR_slr\n8\n-\n8\n-\n8\n-\nnCK\n4\nMinimum Read to Write command \ndelay for different bank group in \nsame logical rank\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\n4,5,7,8\nMinimum Write to Read command \ndelay for different bank group in \nsame logical rank\ntCCD_S_\nWTR_slr\nCWL + WBL/2 + tWTR_S\nnCK\n4,6,8\nMinimum Read to Read command \ndelay in different logical ranks\ntCCD_dlr\n8\n-\n8\n-\n8\n-\nnCK\n4\nMinimum Write to Write command \ndelay in different logical ranks\ntCCD_ \nWR_dlr\n8\n-\n8\n-\n8\n-\nnCK\n4,12\nMinimum Write to Write command \ndelay in different physical ranks\ntCCD_ \nWR_dpr\n8\n-\n8\n-\n8\n-\nnCK\n4,12,1\n3\nMinimum Read to Write command \ndelay in different logical ranks\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\n4,5,7,8\nMinimum Write to Read command \ndelay in different logical ranks\ntCCD_\nWTR_dlr\nCWL + WBL/2 + tWTR_S\nnCK\n4,6,8\nACTIVATE to ACTIVATE Command \ndelay to different bank group in the \nsame logical rank\ntRRD_S_slr\n8\n-\n8\n-\n8\n-\nnCK\n4\nACTIVATE to ACTIVATE Command \ndelay to same bank group in the \nsame logical rank\ntRRD_L_slr\nMax(8nCK, \n5ns)\n-\nMax(9nCK, \n5ns)\n-\nMax(10nCK\n, 5ns)\n-\nnCK\n4\nACTIVATE to ACTIVATE Command \ndelay to different logical ranks\ntRRD_dlr\n4\n-\n4\n-\n4\n-\nnCK\n4\nFour activate window to the same \nlogical rank \ntFAW_slr\nmax(32nCK\n,20ns)\n-\nmax(32nCK\n,17.760ns)\n-\nmax(32nCK\n,16ns)\n-\nnCK\n1,4,9\nFour activate window to different logi-\ncal ranks\ntFAW_dlr\n16\n-\n16\n-\n16\n-\nnCK\n4\nActivate window by DIMM channel\ntDCAW\n128\n-\n128\n-\n128\n-\nnCK\n4,10,1\n1,13\nDIMM Channel Activate Command \nCount in tDCAW\nnDCAC\n-\n32\n-\n32\n-\n32\nACT\n4,10,1\n1,13\nJEDEC Standard No. 79-5\nPage 459",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "-\n16\n-\nnCK\n4\nActivate window by DIMM channel\ntDCAW\n128\n-\n128\n-\n128\n-\nnCK\n4,10,1\n1,13\nDIMM Channel Activate Command \nCount in tDCAW\nnDCAC\n-\n32\n-\n32\n-\n32\nACT\n4,10,1\n1,13\nJEDEC Standard No. 79-5\nPage 459\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nReset/Self Refresh Timing\nExit Self Refresh to commands not \nrequiring a locked DLL\ntXS_3DS\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "set/Self Refresh Timing\nExit Self Refresh to commands not \nrequiring a locked DLL\ntXS_3DS\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nNOTE 1\nFor x4 devices only. x8 device timings are TBD.\nNOTE 2\nUpon exit from Self-Refresh, the 3D Stacked DDR5 SDRAM requires a minimum of one extra refresh command to all logical ranks \nbefore it is put back into Self-Refresh Mode.\nNOTE 3\nThis parameter utilizes a component that varies based on density. Refer to Section 4.13.5 for more information 3DS Refresh.\nNOTE 4\nThese timings are for x4 2H and 4H 3Ds devices\nNOTE 5\nRBL: Read burst length associated with Read command\nRBL = 32 for fixed BL32 and BL32 in BL32 OTF mode\nRBL = 16 for fixed BL16 and BL16 in BL32 OTF mode\nRBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode\nNOTE 6\nWBL: Write burst length associated with Write command\nWBL = 32 for fixed BL32 and BL32 in BL32 OTF mode\nWBL = 16 for fixed BL16 and BL16 in BL32 OTF mode \n WBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode\nNOTE 7\nThe following is considered for tRTW equation\n1tCK needs to be added due to tDQS2CK \nRead DQS offset timing can pull in the tRTW timing \n1tCK needs to be added when 1.5tCK postamble   \nNOTE 8\nCWL=CL-2\nNOTE 9\nTiming Parameters that scale are rounded down to 1ps of accuracy.\nNOTE 10\nActivate commands to different channels on the same DIMM may be issued on the same cycle, not requiring any stagger.\nNOTE 11\n Activate commands to the same channel on a DIMM are subject to tDCAW. No more than nDCAC activate commands may be issued \nto the same channel on a DIMM within tDCAW.\nNOTE 12\ntCCD_ WR_dlr and tCCD_ WR_dpr also apply to the WRITE PATTERN command.\nNOTE 13\nParameter applies to dual-physical-rank (36 and 40 placement) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not \napply to DIMMs built with higher current capacity PMICs\nTable 525 — Timing Parameters for x4 2H & 4H 3DS-DDR5-3200 to 3DS-DDR5-4000 (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "nt) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not \napply to DIMMs built with higher current capacity PMICs\nTable 525 — Timing Parameters for x4 2H & 4H 3DS-DDR5-3200 to 3DS-DDR5-4000 (Cont’d)\nSpeed\nDDR5-3200\nDDR5-3600\nDDR5-4000\nUnit\ns\nNotes\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nJEDEC Standard No. 79-5\nPage 460\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n13.3.7   Timing Parameters for 3DS-DDR5-4400 to 3DS-DDR5-5200 x4 2H & 4H\nAnalog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min \nvalues which scale with tCKmin are to be defined using the tCKmin in the associated data rate\nTable 526 — Timing Parameters for x4 2H & 4H 3DS-DDR5-4400 to 3DS-DDR5-5200\nSpeed\nDDR5-4400\nDDR5-4800\nDDR5-5200\nUnits\nNotes\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nCommand and Address Timing for 3DS\nMinimum Read to Read command \ndelay for same bank group in same \nlogical rank\ntCCD_L_slr\nMax(8nCK,\n5ns)\n-\nMax(8nCK,\n5ns)\n-\nTBD\n-\nnCK\n4\nMinimum Write to Write command \ndelay for same bank group in same \nlogical rank\nMax(32nCK\n, 20ns)\n-\nMax(32nCK\n, 20ns)\n-\nTBD\n-\nnCK\n4\nMinimum Read to Write command \ndelay for same bank group in same \nlogical rank\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\n4,5,7,8\nMinimum Write to Read command \ndelay for same bank group in same \nlogical rank\ntCCD_L_\nWTR_slr\nCWL + WBL/2 + tWTR_L\nnCK\n4.6,8\nMinimum Read to Read command \ndelay for different bank group in \nsame logical rank\ntCCD_S_slr\n8\n-\n8\n-\nTBD\n-\nnCK\n4\nMinimum Write to Write command \ndelay for different bank group in \nsame logical rank\ntCCD_S_ \nWR_slr\n8\n-\n8\n-\nTBD\n-\nnCK\n4\nMinimum Read to Write command \ndelay for different bank group in \nsame logical rank\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\n4,5,7,8",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "tCCD_S_ \nWR_slr\n8\n-\n8\n-\nTBD\n-\nnCK\n4\nMinimum Read to Write command \ndelay for different bank group in \nsame logical rank\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\n4,5,7,8\nMinimum Write to Read command \ndelay for different bank group in \nsame logical rank\ntCCD_S_\nWTR_slr\nCWL + WBL/2 + tWTR_S\nnCK\n4,6,8\nMinimum Read to Read command \ndelay in different logical ranks\ntCCD_dlr\n8\n-\n8\n-\nTBD\n-\nnCK\n4\nMinimum Write to Write command \ndelay in different logical ranks\ntCCD_ \nWR_dlr\n8\n-\n8\n-\nTBD\n-\nnCK\n4,12\nMinimum Write to Write command \ndelay in different physical ranks\ntCCD_ \nWR_dpr\n8\n-\n8\n-\n8\n-\nnCK\n4,12,\n13\nMinimum Read to Write command \ndelay in different logical ranks\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\n4,5,7,8\nMinimum Write to Read command \ndelay in different logical ranks\ntCCD_\nWTR_dlr\nCWL + WBL/2 + tWTR_S\nnCK\n4,6,8\nACTIVATE to ACTIVATE Command \ndelay to different bank group in the \nsame logical rank\ntRRD_S_slr\n8\n-\n8\n-\nTBD\n-\nnCK\n4\nACTIVATE to ACTIVATE Command \ndelay to same bank group in the \nsame logical rank\ntRRD_L_slr\nMax(11nCK\n, 5ns)\n-\nMax(12nCK\n, 5ns)\n-\nMax(13nCK\n, 5ns)\n-\nnCK\n4\nACTIVATE to ACTIVATE Command \ndelay to different logical ranks\ntRRD_dlr\n4\n-\n4\n-\n4\n-\nnCK\n4\nFour activate window to the same \nlogical rank \ntFAW_slr\nmax(32nCK\n,14.528ns)\n-\nmax(32nCK\n,13.312ns)\n-\nmax(32nCK\n,12.288ns)\n-\nnCK\n1,4,9\nFour activate window to different logi-\ncal ranks\ntFAW_dlr\n16\n-\n16\n-\n16\n-\nnCK\n4\nActivate window by DIMM channel\ntDCAW\n128\n-\n128\n-\n128\n-\nnCK\n4,10,\n11,13\nDIMM Channel Activate Command \nCount in tDCAW\nnDCAC\n-\n32\n-\n32\n-\n32\nACT\n4,10,\n11,13\nJEDEC Standard No. 79-5\nPage 461\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nReset/Self Refresh Timing\nExit Self Refresh to commands not \nrequiring a locked DLL\ntXS_3DS",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nReset/Self Refresh Timing\nExit Self Refresh to commands not \nrequiring a locked DLL\ntXS_3DS\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "set/Self Refresh Timing\nExit Self Refresh to commands not \nrequiring a locked DLL\ntXS_3DS\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nNOTE 1\nFor x4 devices only. x8 device timings are TBD.\nNOTE 2\nUpon exit from Self-Refresh, the 3D Stacked DDR5 SDRAM requires a minimum of one extra refresh command to all logical ranks \nbefore it is put back into Self-Refresh Mode.\nNOTE 3\nThis parameter utilizes a component that varies based on density. Refer to Section 4.13.5 for more information 3DS Refresh.\nNOTE 4\nThese timings are for x4 2H and 4H 3Ds devices\nNOTE 5\nRBL: Read burst length associated with Read command\nRBL = 32 for fixed BL32 and BL32 in BL32 OTF mode\nRBL = 16 for fixed BL16 and BL16 in BL32 OTF mode\nRBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode\nNOTE 6\nWBL: Write burst length associated with Write command\nWBL = 32 for fixed BL32 and BL32 in BL32 OTF mode\nWBL = 16 for fixed BL16 and BL16 in BL32 OTF mode \nWBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode\nNOTE 7\nThe following is considered for tRTW equation\n1tCK needs to be added due to tDQS2CK \nRead DQS offset timing can pull in the tRTW timing \n1tCK needs to be added when 1.5tCK postamble   \nNOTE 8\nCWL=CL-2        \nNOTE 9\nTiming Parameters that scale are rounded down to 1ps of accuracy.\nNOTE 10\nActivate commands to different channels on the same DIMM may be issued on the same cycle, not requiring any stagger.\nNOTE 11\nActivate commands to the same channel on a DIMM are subject to tDCAW. No more than nDCAC activate commands may be issued \nto the same channel on a DIMM within tDCAW.\nNOTE 12\ntCCD_ WR_dlr and tCCD_ WR_dpr also apply to the WRITE PATTERN command.\nNOTE 13\nParameter applies to dual-physical-rank (36 and 40 placement) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not apply \nto DIMMs built with higher current capacity PMICs\nTable 526 — Timing Parameters for x4 2H & 4H 3DS-DDR5-4400 to 3DS-DDR5-5200 (Cont’d)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "nt) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not apply \nto DIMMs built with higher current capacity PMICs\nTable 526 — Timing Parameters for x4 2H & 4H 3DS-DDR5-4400 to 3DS-DDR5-5200 (Cont’d)\nSpeed\nDDR5-4400\nDDR5-4800\nDDR5-5200\nUnits\nNotes\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nJEDEC Standard No. 79-5\nPage 462\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n13.3.8   Timing Parameters for 3DS-DDR5-5600 to 3DS-DDR5-6400 x4 2H & 4H\nAnalog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min \nvalues which scale with tCKmin are to be defined using the tCKmin in the associated data rate\nTable 527 — Timing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400\nSpeed\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnits\nNotes\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nCommand and Address Timing for 3DS\nMinimum Read to Read command \ndelay for same bank group in same \nlogical rank\ntCCD_L_slr\nMax(8nCK,\n5ns)\n-\nMax(8nCK,\n5ns)\n-\nTBD\n-\nnCK\n4\nMinimum Write to Write command \ndelay for same bank group in same \nlogical rank\nMax(32nCK\n, 20ns)\n-\nMax(32nCK\n, 20ns)\n-\nTBD\n-\nnCK\n4\nMinimum Read to Write command \ndelay for same bank group in same \nlogical rank\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\nMinimum Write to Read command \ndelay for same bank group in same \nlogical rank\ntCCD_L_\nWTR_slr\nCWL + WBL/2 + tWTR_L\nnCK\n4.6,8\nMinimum Read to Read command \ndelay for different bank group in \nsame logical rank\ntCCD_S_slr\n8\n-\n8\n-\n8\n-\nnCK\n4\nMinimum Write to Write command \ndelay for different bank group in \nsame logical rank\ntCCD_S_ \nWR_slr\n8\n-\n8\n-\n8\n-\nnCK\n4\nMinimum Read to Write command \ndelay for different bank group in \nsame logical rank\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "gical rank\ntCCD_S_ \nWR_slr\n8\n-\n8\n-\n8\n-\nnCK\n4\nMinimum Read to Write command \ndelay for different bank group in \nsame logical rank\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\nMinimum Write to Read command \ndelay for different bank group in \nsame logical rank\ntCCD_S_\nWTR_slr\nCWL + WBL/2 + tWTR_S\nnCK\n4,6,8\nMinimum Read to Read command \ndelay in different logical ranks\ntCCD_dlr\n8\n-\n8\n-\n8\n-\nnCK\n4\nMinimum Write to Write command \ndelay in different logical ranks\ntCCD_S_ \nWR_dlr\n8\n-\n8\n-\n8\n-\nnCK\n4\nMinimum Read to Write command \ndelay in different logical ranks\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\nMinimum Write to Read command \ndelay in different logical ranks\ntCCD_\nWTR_dlr\nCWL + WBL/2 + tWTR_S\nnCK\n4,6,8\nACTIVATE to ACTIVATE Command \ndelay to different bank group in the \nsame logical rank\ntRRD_S_slr\nTBD\n-\nTBD\n-\nTBD\n-\nnCK\n4\nACTIVATE to ACTIVATE Command \ndelay to same bank group in the \nsame logical rank\ntRRD_L_slr\nTBD\n-\nTBD\n-\nTBD\n-\nnCK\n4\nACTIVATE to ACTIVATE Command \ndelay to different logical ranks\ntRRD_dlr\n4\n-\n4\n-\n4\n-\nnCK\n4\nFour activate window to the same \nlogical rank \ntFAW_slr\nmax(32nCK\n,xxns)\n-\nmax(32nCK\n,xxns)\n-\nmax(32nCK\n,xxns)\n-\nnCK\n1,4,9\nFour activate window to different logi-\ncal ranks\ntFAW_dlr\n16\n-\n16\n-\n16\n-\nnCK\n4\nJEDEC Standard No. 79-5\nPage 463\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nReset/Self Refresh Timing\nExit Self Refresh to commands not \nrequiring a locked DLL\ntXS_3DS\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "set/Self Refresh Timing\nExit Self Refresh to commands not \nrequiring a locked DLL\ntXS_3DS\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nNOTE 1\nFor x4 devices only. x8 device timings are TBD.\nNOTE 2\nUpon exit from Self-Refresh, the 3D Stacked DDR5 SDRAM requires a minimum of one extra refresh command to all logical ranks \nbefore it is put back into Self-Refresh Mode.\nNOTE 3\nThis parameter utilizes a component that varies based on density. Refer to the 3DS Refresh section for more information.\nNOTE 4\nThese timings are for x4 2H and 4H 3Ds devices\nNOTE 5\nRBL: Read burst length associated with Read command\nRBL = 32 for fixed BL32 and BL32 in BL32 OTF mode\nRBL = 16 for fixed BL16 and BL16 in BL32 OTF mode\nRBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode\nNOTE 6\nWBL: Write burst length associated with Write command\nWBL = 32 for fixed BL32 and BL32 in BL32 OTF mode\nWBL = 16 for fixed BL16 and BL16 in BL32 OTF mode \nWBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode\nNOTE 7\nThe following is considered for tRTW equation\n1tCK needs to be added due to tDQS2CK \n                Read DQS offset timing can pull in the tRTW timing \n                1tCK needs to be added when 1.5tCK postamble   \nNOTE 8\nCWL=CL-2     \nNOTE 9\nTiming Parameters that scale are rounded down to 1ps of accuracy.\nTable 527 — Timing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400 (Cont’d)\nSpeed\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnits\nNotes\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nJEDEC Standard No. 79-5\nPage 464\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n14\nDDR5 Module Rank and Channel Timings",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "d be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n14\nDDR5 Module Rank and Channel Timings\n14.1\nModule Rank and Channel Limitations for DDR5 DIMMs\nTo achieve efficient module power supply design for JEDEC-standard DDR5 DIMMs, minimum timings as well as \nlimitations in the number of DRAMs are provided for Refresh, and Write operations occurring on a single module. As \nwell, since these modules are organized as two independent 36-bit or 40-bit channels (32 bits for non-ECC DIMMs), \nadditional restrictions apply in order to limit localized power delivery noise on the module. To provide best \nperformance, the different channels may initiate commands on the same cycle provided the rank to rank timings are \nmet, the maximum number of DRAMs in a given activity is not exceeded, and the applicable component timings \nshown elsewhere in this specification are met. The timing and operational relationships for DDR5 DIMMs are shown \nin Table 528.\nTable 528 — DDR5 Module Rank and Channel Timings for DDR5 DIMMs\nMaximum number of DRAM die in simultaneous or overlapping activity\nRefresh (All-Bank Refresh) \nWrite, Write-Pattern\nDie per \nPhysical Rank\nSR x16\nNo restriction\nDR x16\nNo restriction\n2\n4\nSR x8\nNo restriction\nDR x8\nNo restriction\n5\n10\nSR x4\nNo restriction\nDR x4\nNo restriction\n10\n20\nDR x4 (2H 3DS)\nNo restriction\n40\n10\n20\nDR x4 (4H 3DS)\n30\n40\n10\n20\nDR x4 (8H 3DS)\n30\n40\n10\n20\nNotes\n1, 2, 3, 4, 7, 8, 9\n1, 5, 6, 7, 9",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "No restriction\n5\n10\nSR x4\nNo restriction\nDR x4\nNo restriction\n10\n20\nDR x4 (2H 3DS)\nNo restriction\n40\n10\n20\nDR x4 (4H 3DS)\n30\n40\n10\n20\nDR x4 (8H 3DS)\n30\n40\n10\n20\nNotes\n1, 2, 3, 4, 7, 8, 9\n1, 5, 6, 7, 9\nNOTE 1\nAny combination of commands with up to the maximum of die per channel and per DIMM, per condition is allowed. \nNOTE 2\nRefresh commands to different channels do not require stagger.\nNOTE 3\ntRFC_dlr must be met for refresh commands to different logical ranks within a package rank on the same channel.\nNOTE 4\nAny DRAM is considered to be in Refresh mode until tRFC time has been met.\nNOTE 5\ntCCD parameters must be met for Write and Write-Pattern commands to different logical ranks or physical ranks within the same \nchannel; no overlapping write data bus activity is allowed on two physical or logical ranks within the same channel. \nNOTE 6\nWrite and Write-Pattern commands to different channels do not require stagger.\nNOTE 7\nEach rank consists of one group of DRAMs making up a 36 or 40 bit channel (32 bits for non-ECC DIMMs).\nNOTE 8\nThese restrictions only apply to explicit all-banks refresh commands (REFab) and not to self-refresh entry or exit\nNOTE 9\nRestrictions apply to DIMMs built with JEDEC PMICXXXX, but may not apply to DIMMs built with higher current capacity \nPMICs\nJEDEC Standard No. 79-5\nPage 465\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nAnnex A\nClock, DQS and DQ Validation Methodology\n*THIS AREA IS SUBJECT TO CHANGE BASED ON SUPPLIER FEEDBACK*",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "text": "ious technologies but has not yet been reviewed or determined to be the working assumption.\nAnnex A\nClock, DQS and DQ Validation Methodology\n*THIS AREA IS SUBJECT TO CHANGE BASED ON SUPPLIER FEEDBACK*\nA.1\nOverview\nThis Annex describes the methodologies for validating specifications described in this document. Note that \nsome of the methodologies in this document may reference qualitative means (for example, “slowly”, “a \nlot”). In such cases this document attempts to give some guidance as to what quantitative term should be \nassigned to those qualitative statements. However, it must be noted that the numbers assigned are not \nabsolute.\nA.2\nValidation Equipment\nMost of the voltage and timing measurements are performed using real time scopes and/or Bit Error Rate \n(BER) testers.\nA.2.2  Bit Error Rate Tester (BERT)\nA.3\nDDR5 DRAM Input Clock Jitter Validation\nA.3.1  Validation of DRAM Input Clock Jitter Specifications\nStandard Improvement Form \nJEDEC\nThe purpose of this form is to provide the Technical Committees of JEDEC with input from the industry \nregarding usage of the subject standard.  Individuals or companies are invited to submit comments to \nJEDEC.  All comments will be collected and dispersed to the appropriate committee(s).\nIf you can provide input, please complete this form and return to:\nJEDEC \nAttn: Publications Department \n3103 North 10th Street \nSuite 240 South \nArlington, VA  22201-2107\n1.\nI recommend changes to the following:\nRequirement, clause number\nTest method number \n \nClause number\nThe referenced clause number has proven to be: \nUnclear \n \nToo Rigid \n \nIn Error\n2.\nRecommendations for correction:\n3.\nOther suggestions for document improvement:\nCity/State/Zip: \n \nDate:",
      "metadata": {
        "kinds": [
          "text"
        ]
      }
    }
  ]
}