{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521748377460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521748377468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 22 22:52:57 2018 " "Processing started: Thu Mar 22 22:52:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521748377468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521748377468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cache_example -c cache_example " "Command: quartus_map --read_settings_files=on --write_settings_files=off cache_example -c cache_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521748377468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521748378331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521748378331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ram_tb " "Found entity 1: simple_ram_tb" {  } { { "simple_ram_tb.v" "" { Text "C:/Repositories/CA-Project/simple_ram_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521748402624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521748402624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ram " "Found entity 1: simple_ram" {  } { { "simple_ram.v" "" { Text "C:/Repositories/CA-Project/simple_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521748402630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521748402630 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "simple_cash.v(26) " "Verilog HDL information at simple_cash.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "simple_cash.v" "" { Text "C:/Repositories/CA-Project/simple_cash.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521748402637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_cash.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_cash.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_cash " "Found entity 1: simple_cash" {  } { { "simple_cash.v" "" { Text "C:/Repositories/CA-Project/simple_cash.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521748402638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521748402638 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache_example.v(26) " "Verilog HDL information at cache_example.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "cache_example.v" "" { Text "C:/Repositories/CA-Project/cache_example.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521748402643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_example.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_example " "Found entity 1: cache_example" {  } { { "cache_example.v" "" { Text "C:/Repositories/CA-Project/cache_example.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521748402645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521748402645 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable simple_cash.v(30) " "Verilog HDL Procedural Assignment error at simple_cash.v(30): object \"enable\" on left-hand side of assignment must have a variable data type" {  } { { "simple_cash.v" "" { Text "C:/Repositories/CA-Project/simple_cash.v" 30 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1521748402646 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable simple_cash.v(35) " "Verilog HDL Procedural Assignment error at simple_cash.v(35): object \"enable\" on left-hand side of assignment must have a variable data type" {  } { { "simple_cash.v" "" { Text "C:/Repositories/CA-Project/simple_cash.v" 35 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1521748402646 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "current_addr simple_cash.v(39) " "Verilog HDL error at simple_cash.v(39): object \"current_addr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "simple_cash.v" "" { Text "C:/Repositories/CA-Project/simple_cash.v" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1521748402646 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "q simple_cash.v(41) " "Verilog HDL Procedural Assignment error at simple_cash.v(41): object \"q\" on left-hand side of assignment must have a variable data type" {  } { { "simple_cash.v" "" { Text "C:/Repositories/CA-Project/simple_cash.v" 41 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1521748402646 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable simple_cash.v(45) " "Verilog HDL Procedural Assignment error at simple_cash.v(45): object \"enable\" on left-hand side of assignment must have a variable data type" {  } { { "simple_cash.v" "" { Text "C:/Repositories/CA-Project/simple_cash.v" 45 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1521748402646 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Repositories/CA-Project/output_files/cache_example.map.smsg " "Generated suppressed messages file C:/Repositories/CA-Project/output_files/cache_example.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521748402676 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521748402796 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 22 22:53:22 2018 " "Processing ended: Thu Mar 22 22:53:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521748402796 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521748402796 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521748402796 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521748402796 ""}
