#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Mar 24 14:05:41 2017
# Process ID: 15516
# Current directory: G:/px_axis_ddr2wave_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18296 G:\px_axis_ddr2wave_1\px_axis_ddr2wave_1.xpr
# Log file: G:/px_axis_ddr2wave_1/vivado.log
# Journal file: G:/px_axis_ddr2wave_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/px_axis_ddr2wave_1/px_axis_ddr2wave_1.xpr
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Pentek/IP/2016.4/pentek [current_project]
update_ip_catalog
create_ip -name px_axil_bram_ctlr -vendor pentek.com -library px_ip -version 1.0 -module_name px_axis_ddr2wave1_bramctlr -dir g:/px_axis_ddr2wave_1/px_axis_ddr2wave_1.srcs/sources_1/ip
set_property -dict [list CONFIG.num_addr_bits {12} CONFIG.read_latency {2}] [get_ips px_axis_ddr2wave1_bramctlr]
generate_target {instantiation_template} [get_files g:/px_axis_ddr2wave_1/px_axis_ddr2wave_1.srcs/sources_1/ip/px_axis_ddr2wave1_bramctlr/px_axis_ddr2wave1_bramctlr.xci]
create_ip -name axi_crossbar -vendor xilinx.com -library ip -version 2.1 -module_name px_axis_ddr2wave1_xbar -dir g:/px_axis_ddr2wave_1/px_axis_ddr2wave_1.srcs/sources_1/ip
set_property -dict [list CONFIG.ADDR_WIDTH {13} CONFIG.PROTOCOL {AXI4LITE} CONFIG.M01_A00_BASE_ADDR {0x0000000000001000} CONFIG.M00_A00_ADDR_WIDTH {13} CONFIG.M01_A00_ADDR_WIDTH {13} CONFIG.CONNECTIVITY_MODE {SASD} CONFIG.R_REGISTER {1} CONFIG.S00_WRITE_ACCEPTANCE {1} CONFIG.S01_WRITE_ACCEPTANCE {1} CONFIG.S02_WRITE_ACCEPTANCE {1} CONFIG.S03_WRITE_ACCEPTANCE {1} CONFIG.S04_WRITE_ACCEPTANCE {1} CONFIG.S05_WRITE_ACCEPTANCE {1} CONFIG.S06_WRITE_ACCEPTANCE {1} CONFIG.S07_WRITE_ACCEPTANCE {1} CONFIG.S08_WRITE_ACCEPTANCE {1} CONFIG.S09_WRITE_ACCEPTANCE {1} CONFIG.S10_WRITE_ACCEPTANCE {1} CONFIG.S11_WRITE_ACCEPTANCE {1} CONFIG.S12_WRITE_ACCEPTANCE {1} CONFIG.S13_WRITE_ACCEPTANCE {1} CONFIG.S14_WRITE_ACCEPTANCE {1} CONFIG.S15_WRITE_ACCEPTANCE {1} CONFIG.S00_READ_ACCEPTANCE {1} CONFIG.S01_READ_ACCEPTANCE {1} CONFIG.S02_READ_ACCEPTANCE {1} CONFIG.S03_READ_ACCEPTANCE {1} CONFIG.S04_READ_ACCEPTANCE {1} CONFIG.S05_READ_ACCEPTANCE {1} CONFIG.S06_READ_ACCEPTANCE {1} CONFIG.S07_READ_ACCEPTANCE {1} CONFIG.S08_READ_ACCEPTANCE {1} CONFIG.S09_READ_ACCEPTANCE {1} CONFIG.S10_READ_ACCEPTANCE {1} CONFIG.S11_READ_ACCEPTANCE {1} CONFIG.S12_READ_ACCEPTANCE {1} CONFIG.S13_READ_ACCEPTANCE {1} CONFIG.S14_READ_ACCEPTANCE {1} CONFIG.S15_READ_ACCEPTANCE {1} CONFIG.M00_WRITE_ISSUING {1} CONFIG.M01_WRITE_ISSUING {1} CONFIG.M02_WRITE_ISSUING {1} CONFIG.M03_WRITE_ISSUING {1} CONFIG.M04_WRITE_ISSUING {1} CONFIG.M05_WRITE_ISSUING {1} CONFIG.M06_WRITE_ISSUING {1} CONFIG.M07_WRITE_ISSUING {1} CONFIG.M08_WRITE_ISSUING {1} CONFIG.M09_WRITE_ISSUING {1} CONFIG.M10_WRITE_ISSUING {1} CONFIG.M11_WRITE_ISSUING {1} CONFIG.M12_WRITE_ISSUING {1} CONFIG.M13_WRITE_ISSUING {1} CONFIG.M14_WRITE_ISSUING {1} CONFIG.M15_WRITE_ISSUING {1} CONFIG.M00_READ_ISSUING {1} CONFIG.M01_READ_ISSUING {1} CONFIG.M02_READ_ISSUING {1} CONFIG.M03_READ_ISSUING {1} CONFIG.M04_READ_ISSUING {1} CONFIG.M05_READ_ISSUING {1} CONFIG.M06_READ_ISSUING {1} CONFIG.M07_READ_ISSUING {1} CONFIG.M08_READ_ISSUING {1} CONFIG.M09_READ_ISSUING {1} CONFIG.M10_READ_ISSUING {1} CONFIG.M11_READ_ISSUING {1} CONFIG.M12_READ_ISSUING {1} CONFIG.M13_READ_ISSUING {1} CONFIG.M14_READ_ISSUING {1} CONFIG.M15_READ_ISSUING {1} CONFIG.S00_SINGLE_THREAD {1}] [get_ips px_axis_ddr2wave1_xbar]
generate_target {instantiation_template} [get_files g:/px_axis_ddr2wave_1/px_axis_ddr2wave_1.srcs/sources_1/ip/px_axis_ddr2wave1_xbar/px_axis_ddr2wave1_xbar.xci]
