// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=768, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE // -- Begin function _Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2824[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.visible .entry _Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0[16],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_9[32]
)
.reqntid 768, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<276>;
	.reg .b16 	%rs<249>;
	.reg .b32 	%r<3743>;
	.reg .f32 	%f<787>;
	.reg .b64 	%rd<309>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r317, [_Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd40, [_Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r318, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p3, %r318, 76895;
	@%p3 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd57, [_Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_9];
	ld.param.u64 	%rd41, [_Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r319, %r2, 768;
	mov.u32 	%r3, %tid.y;
	shl.b32 	%r4, %r3, 5;
	or.b32  	%r320, %r319, %r1;
	add.s32 	%r321, %r320, %r4;
	mul.wide.u32 	%rd63, %r321, 4;
	add.s64 	%rd5, %rd57, %rd63;
	mov.u32 	%r322, 1;
	st.global.u32 	[%rd5], %r322;
	ld.global.u32 	%r5, [%rd41];
	setp.lt.s32 	%p4, %r5, 0;
	@%p4 bra 	$L__BB0_6;
// %bb.3:                               // %L205
	ld.param.u64 	%rd45, [_Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2];
	ld.global.u32 	%r6, [%rd45];
	setp.lt.s32 	%p5, %r6, %r5;
	setp.gt.s32 	%p6, %r6, 1024;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	$L__BB0_6;
// %bb.4:                               // %L215
	ld.param.u64 	%rd49, [_Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3];
	ld.global.u32 	%r7, [%rd49];
	sub.s32 	%r9, %r6, %r5;
	mad.lo.s32 	%r323, %r9, -1431655765, 715827872;
	shf.r.wrap.b32 	%r324, %r323, %r323, 4;
	setp.gt.u32 	%p8, %r324, 89478484;
	setp.lt.s32 	%p9, %r7, 0;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB0_6;
// %bb.5:                               // %L221
	ld.param.u64 	%rd53, [_Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4];
	ld.global.u32 	%r8, [%rd53];
	setp.ge.s32 	%p11, %r8, %r7;
	setp.lt.s32 	%p12, %r8, 33;
	and.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_167;
	bra.uni 	$L__BB0_6;
$L__BB0_167:                            // %pass75
	sub.s32 	%r325, %r8, %r7;
	mul.hi.s32 	%r326, %r9, 1717986919;
	shr.u32 	%r327, %r326, 31;
	shr.s32 	%r328, %r326, 4;
	add.s32 	%r329, %r328, %r327;
	setp.ne.s32 	%p14, %r325, %r329;
	@%p14 bra 	$L__BB0_6;
// %bb.168:                             // %pass126
	and.b32  	%r227, %r1, 3;
	shr.u32 	%r228, %r1, 2;
	mul.lo.s32 	%r330, %r227, %r228;
	and.b32  	%r331, %r330, 7;
	cvt.rn.f32.s32 	%f201, %r331;
	mov.f32 	%f202, 0f40800000;
	div.approx.f32 	%f169, %f201, %f202;
	abs.f32 	%f785, %f169;
	setp.lt.f32 	%p15, %f785, 0f40000000;
	setp.gtu.f32 	%p275, %f785, 0f4B800000;
	mov.f32 	%f781, %f785;
	@%p15 bra 	$L__BB0_180;
// %bb.169:
	@%p275 bra 	$L__BB0_176;
	bra.uni 	$L__BB0_170;
$L__BB0_176:
	mov.b32 	%r230, %f785;
	and.b32  	%r332, %r230, 8388607;
	or.b32  	%r3738, %r332, 1065353216;
	mov.b32 	%f780, %r3738;
	add.s32 	%r333, %r230, -1073741824;
	and.b32  	%r3739, %r333, -8388608;
	setp.eq.s32 	%p22, %r3739, 0;
	@%p22 bra 	$L__BB0_179;
// %bb.177:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f212, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f211,%f212;
	// end inline asm
$L__BB0_178:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r334, %r3739, 192937984;
	add.s32 	%r335, %r3738, %r334;
	mov.b32 	%f213, %r335;
	mul.f32 	%f214, %f211, %f213;
	sub.f32 	%f215, %f213, %f214;
	fma.rn.f32 	%f216, %f215, %f211, %f214;
	sub.f32 	%f217, %f213, %f216;
	fma.rz.f32 	%f218, %f217, %f211, %f216;
	cvt.rzi.f32.f32 	%f219, %f218;
	sub.f32 	%f780, %f213, %f219;
	sub.s32 	%r3739, %r3739, %r334;
	mov.b32 	%r3738, %f780;
	setp.ne.s32 	%p23, %r3739, 0;
	setp.ne.s32 	%p24, %r3738, 0;
	and.pred  	%p25, %p23, %p24;
	@%p25 bra 	$L__BB0_178;
$L__BB0_179:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p26, %r230, 2139095039;
	selp.f32 	%f220, 0f7FFFFFFF, 0f4B800000, %p26;
	mul.f32 	%f221, %f780, 0f34000000;
	mul.f32 	%f781, %f220, %f221;
	bra.uni 	$L__BB0_180;
$L__BB0_170:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f203, 0f40000000;
	div.approx.f32 	%f204, %f785, %f203;
	cvt.rzi.f32.f32 	%f779, %f204;
	fma.rn.f32 	%f172, %f779, 0fC0000000, %f785;
	mov.b32 	%r229, %f172;
	setp.lt.u32 	%p17, %r229, 1073741824;
	@%p17 bra 	$L__BB0_175;
// %bb.171:
	setp.lt.u32 	%p18, %r229, -2147483647;
	@%p18 bra 	$L__BB0_173;
// %bb.172:
	add.f32 	%f209, %f779, 0fBF800000;
	setp.lt.f32 	%p21, %f172, 0fC0000000;
	add.f32 	%f210, %f209, 0fBF800000;
	selp.f32 	%f779, %f210, %f209, %p21;
	bra.uni 	$L__BB0_175;
$L__BB0_173:
	add.f32 	%f779, %f779, 0f3F800000;
	setp.ltu.f32 	%p19, %f172, 0f40800000;
	@%p19 bra 	$L__BB0_175;
// %bb.174:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f205, %f779, 0f3F800000;
	fma.rn.f32 	%f207, %f203, 0fC0400000, %f172;
	setp.ge.f32 	%p20, %f207, 0f00000000;
	add.f32 	%f208, %f205, 0f3F800000;
	selp.f32 	%f779, %f208, %f205, %p20;
$L__BB0_175:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f781, %f779, 0fC0000000, %f785;
$L__BB0_180:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f222, %f781;
	setp.gtu.f32 	%p27, %f222, 0f7F800000;
	mov.b32 	%r336, %f169;
	and.b32  	%r237, %r336, -2147483648;
	@%p27 bra 	$L__BB0_182;
// %bb.181:
	mov.b32 	%r337, %f781;
	or.b32  	%r338, %r237, %r337;
	mov.b32 	%f781, %r338;
$L__BB0_182:                            // %__nv_fmodf.exit
	add.f32 	%f224, %f781, %f781;
	mov.b32 	%r345, %f224;
	and.b32  	%r346, %r345, -2147483648;
	or.b32  	%r347, %r346, 1056964608;
	mov.b32 	%f225, %r347;
	add.f32 	%f226, %f224, %f225;
	cvt.rzi.f32.f32 	%f227, %f226;
	abs.f32 	%f228, %f224;
	setp.gt.f32 	%p28, %f228, 0f4B000000;
	selp.f32 	%f229, %f224, %f227, %p28;
	cvt.rzi.f32.f32 	%f230, %f224;
	setp.lt.f32 	%p29, %f228, 0f3F000000;
	selp.f32 	%f231, %f230, %f229, %p29;
	fma.rn.f32 	%f232, %f231, 0fBF000000, %f781;
	mul.f32 	%f233, %f232, %f232;
	fma.rn.f32 	%f234, %f233, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f235, %f233, 0f3E684E12, 0fBFAAD2E0;
	mov.f32 	%f223, 0f00000000;
	shl.b32 	%r240, %r1, 1;
	and.b32  	%r241, %r240, 6;
	or.b32  	%r242, %r241, 1;
	setp.eq.s32 	%p35, %r241, 6;
	mov.f32 	%f729, 0f41C00000;
	mul.lo.s32 	%r3635, %r241, %r228;
	mov.f32 	%f735, %f223;
	mov.f32 	%f736, %f223;
	@%p35 bra 	$L__BB0_22;
// %bb.7:                               // %L428
	cvt.u16.u32 	%rs1, %r3635;
	and.b16  	%rs2, %rs1, 255;
	mul.lo.s16 	%rs3, %rs2, 171;
	shr.u16 	%rs4, %rs3, 13;
	mul.lo.s16 	%rs5, %rs4, 48;
	sub.s16 	%rs6, %rs1, %rs5;
	and.b16  	%rs7, %rs6, 255;
	cvt.rn.f32.u16 	%f255, %rs7;
	div.approx.f32 	%f1, %f255, %f729;
	abs.f32 	%f733, %f1;
	setp.lt.f32 	%p36, %f733, 0f40000000;
	@%p36 bra 	$L__BB0_19;
// %bb.8:
	setp.gtu.f32 	%p37, %f733, 0f4B800000;
	@%p37 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_9;
$L__BB0_15:
	mov.b32 	%r11, %f733;
	and.b32  	%r354, %r11, 8388607;
	or.b32  	%r3639, %r354, 1065353216;
	mov.b32 	%f732, %r3639;
	add.s32 	%r355, %r11, -1073741824;
	and.b32  	%r3640, %r355, -8388608;
	setp.eq.s32 	%p43, %r3640, 0;
	@%p43 bra 	$L__BB0_18;
// %bb.16:                              // %__nv_fmaf_rn.exit4.i.i.i1027.preheader
	mov.f32 	%f266, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f265,%f266;
	// end inline asm
$L__BB0_17:                             // %__nv_fmaf_rn.exit4.i.i.i1027
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r356, %r3640, 192937984;
	add.s32 	%r357, %r3639, %r356;
	mov.b32 	%f267, %r357;
	mul.f32 	%f268, %f265, %f267;
	sub.f32 	%f269, %f267, %f268;
	fma.rn.f32 	%f270, %f269, %f265, %f268;
	sub.f32 	%f271, %f267, %f270;
	fma.rz.f32 	%f272, %f271, %f265, %f270;
	cvt.rzi.f32.f32 	%f273, %f272;
	sub.f32 	%f732, %f267, %f273;
	sub.s32 	%r3640, %r3640, %r356;
	mov.b32 	%r3639, %f732;
	setp.ne.s32 	%p44, %r3640, 0;
	setp.ne.s32 	%p45, %r3639, 0;
	and.pred  	%p46, %p44, %p45;
	@%p46 bra 	$L__BB0_17;
$L__BB0_18:                             // %__internal_fmodf_slowpath_mod.exit.i.i1029
	setp.gt.u32 	%p47, %r11, 2139095039;
	selp.f32 	%f274, 0f7FFFFFFF, 0f4B800000, %p47;
	mul.f32 	%f275, %f732, 0f34000000;
	mul.f32 	%f733, %f274, %f275;
	bra.uni 	$L__BB0_19;
$L__BB0_9:                              // %__nv_fast_fdividef.exit.i.i.i1006
	mov.f32 	%f257, 0f40000000;
	div.approx.f32 	%f258, %f733, %f257;
	cvt.rzi.f32.f32 	%f731, %f258;
	fma.rn.f32 	%f4, %f731, 0fC0000000, %f733;
	mov.b32 	%r10, %f4;
	setp.lt.u32 	%p38, %r10, 1073741824;
	@%p38 bra 	$L__BB0_14;
// %bb.10:
	setp.lt.u32 	%p39, %r10, -2147483647;
	@%p39 bra 	$L__BB0_12;
// %bb.11:
	add.f32 	%f263, %f731, 0fBF800000;
	setp.lt.f32 	%p42, %f4, 0fC0000000;
	add.f32 	%f264, %f263, 0fBF800000;
	selp.f32 	%f731, %f264, %f263, %p42;
	bra.uni 	$L__BB0_14;
$L__BB0_12:
	add.f32 	%f731, %f731, 0f3F800000;
	setp.ltu.f32 	%p40, %f4, 0f40800000;
	@%p40 bra 	$L__BB0_14;
// %bb.13:                              // %__nv_fmaf_rn.exit.i.i.i1010
	add.f32 	%f259, %f731, 0f3F800000;
	fma.rn.f32 	%f261, %f257, 0fC0400000, %f4;
	setp.ge.f32 	%p41, %f261, 0f00000000;
	add.f32 	%f262, %f259, 0f3F800000;
	selp.f32 	%f731, %f262, %f259, %p41;
$L__BB0_14:                             // %__internal_fmodf_fastpath_quot.exit.i.i1013
	fma.rn.f32 	%f733, %f731, 0fC0000000, %f733;
$L__BB0_19:                             // %__internal_fmodf_kernel.exit.i1032
	abs.f32 	%f276, %f733;
	setp.gtu.f32 	%p48, %f276, 0f7F800000;
	@%p48 bra 	$L__BB0_21;
// %bb.20:
	mov.b32 	%r358, %f1;
	and.b32  	%r359, %r358, -2147483648;
	mov.b32 	%r360, %f733;
	or.b32  	%r361, %r359, %r360;
	mov.b32 	%f733, %r361;
$L__BB0_21:                             // %__nv_fmodf.exit1033
	add.f32 	%f277, %f733, %f733;
	mov.b32 	%r362, %f277;
	and.b32  	%r363, %r362, -2147483648;
	or.b32  	%r364, %r363, 1056964608;
	mov.b32 	%f278, %r364;
	add.f32 	%f279, %f277, %f278;
	cvt.rzi.f32.f32 	%f280, %f279;
	abs.f32 	%f281, %f277;
	setp.gt.f32 	%p49, %f281, 0f4B000000;
	selp.f32 	%f282, %f277, %f280, %p49;
	cvt.rzi.f32.f32 	%f283, %f277;
	setp.lt.f32 	%p50, %f281, 0f3F000000;
	selp.f32 	%f284, %f283, %f282, %p50;
	cvt.rzi.s32.f32 	%r365, %f284;
	fma.rn.f32 	%f285, %f284, 0fBF000000, %f733;
	mul.f32 	%f286, %f285, %f285;
	fma.rn.f32 	%f287, %f286, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f288, %f286, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f289, %f287, %f286, 0fC0A55DF6;
	fma.rn.f32 	%f290, %f288, %f286, 0f4081E0CF;
	fma.rn.f32 	%f291, %f286, %f285, 0f00000000;
	fma.rn.f32 	%f292, %f290, %f286, 0fC09DE9E6;
	fma.rn.f32 	%f293, %f289, %f291, 0f00000000;
	fma.rn.f32 	%f294, %f292, %f286, 0f3F800000;
	fma.rn.f32 	%f295, %f285, 0f40490FDB, %f293;
	and.b32  	%r366, %r365, 1;
	setp.eq.b32 	%p51, %r366, 1;
	selp.f32 	%f296, %f294, %f295, %p51;
	selp.f32 	%f297, %f295, %f294, %p51;
	and.b32  	%r367, %r365, 2;
	setp.eq.s32 	%p52, %r367, 0;
	neg.f32 	%f298, %f296;
	selp.f32 	%f299, %f296, %f298, %p52;
	add.s32 	%r368, %r365, 1;
	and.b32  	%r369, %r368, 2;
	setp.eq.s32 	%p53, %r369, 0;
	mov.f32 	%f300, 0f00000000;
	sub.f32 	%f301, %f300, %f297;
	selp.f32 	%f302, %f297, %f301, %p53;
	cvt.rzi.f32.f32 	%f303, %f733;
	setp.eq.f32 	%p54, %f303, %f733;
	mul.f32 	%f304, %f733, 0f00000000;
	selp.f32 	%f736, %f304, %f299, %p54;
	abs.f32 	%f305, %f733;
	setp.gt.f32 	%p55, %f305, 0f4B800000;
	add.f32 	%f306, %f736, 0f3F800000;
	selp.f32 	%f735, %f306, %f302, %p55;
$L__BB0_22:                             // %L462
	cvt.rzi.s32.f32 	%r348, %f231;
	fma.rn.f32 	%f236, %f234, %f233, 0fC0A55DF6;
	fma.rn.f32 	%f237, %f235, %f233, 0f4081E0CF;
	fma.rn.f32 	%f238, %f233, %f232, 0f00000000;
	setp.gt.u32 	%p56, %r242, 5;
	mul.lo.s32 	%r3636, %r242, %r228;
	mov.f32 	%f741, %f223;
	mov.f32 	%f742, %f223;
	@%p56 bra 	$L__BB0_38;
// %bb.23:                              // %L466
	mul.hi.u32 	%r371, %r3636, -1431655765;
	shr.u32 	%r372, %r371, 5;
	mul.lo.s32 	%r373, %r372, 48;
	sub.s32 	%r374, %r3636, %r373;
	cvt.rn.f32.s32 	%f308, %r374;
	div.approx.f32 	%f22, %f308, %f729;
	abs.f32 	%f739, %f22;
	setp.lt.f32 	%p57, %f739, 0f40000000;
	@%p57 bra 	$L__BB0_35;
// %bb.24:
	setp.gtu.f32 	%p58, %f739, 0f4B800000;
	@%p58 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_25;
$L__BB0_31:
	mov.b32 	%r19, %f739;
	and.b32  	%r375, %r19, 8388607;
	or.b32  	%r3641, %r375, 1065353216;
	mov.b32 	%f738, %r3641;
	add.s32 	%r376, %r19, -1073741824;
	and.b32  	%r3642, %r376, -8388608;
	setp.eq.s32 	%p64, %r3642, 0;
	@%p64 bra 	$L__BB0_34;
// %bb.32:                              // %__nv_fmaf_rn.exit4.i.i.i1058.preheader
	mov.f32 	%f319, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f318,%f319;
	// end inline asm
$L__BB0_33:                             // %__nv_fmaf_rn.exit4.i.i.i1058
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r377, %r3642, 192937984;
	add.s32 	%r378, %r3641, %r377;
	mov.b32 	%f320, %r378;
	mul.f32 	%f321, %f318, %f320;
	sub.f32 	%f322, %f320, %f321;
	fma.rn.f32 	%f323, %f322, %f318, %f321;
	sub.f32 	%f324, %f320, %f323;
	fma.rz.f32 	%f325, %f324, %f318, %f323;
	cvt.rzi.f32.f32 	%f326, %f325;
	sub.f32 	%f738, %f320, %f326;
	sub.s32 	%r3642, %r3642, %r377;
	mov.b32 	%r3641, %f738;
	setp.ne.s32 	%p65, %r3642, 0;
	setp.ne.s32 	%p66, %r3641, 0;
	and.pred  	%p67, %p65, %p66;
	@%p67 bra 	$L__BB0_33;
$L__BB0_34:                             // %__internal_fmodf_slowpath_mod.exit.i.i1060
	setp.gt.u32 	%p68, %r19, 2139095039;
	selp.f32 	%f327, 0f7FFFFFFF, 0f4B800000, %p68;
	mul.f32 	%f328, %f738, 0f34000000;
	mul.f32 	%f739, %f327, %f328;
	bra.uni 	$L__BB0_35;
$L__BB0_25:                             // %__nv_fast_fdividef.exit.i.i.i1037
	mov.f32 	%f310, 0f40000000;
	div.approx.f32 	%f311, %f739, %f310;
	cvt.rzi.f32.f32 	%f737, %f311;
	fma.rn.f32 	%f25, %f737, 0fC0000000, %f739;
	mov.b32 	%r18, %f25;
	setp.lt.u32 	%p59, %r18, 1073741824;
	@%p59 bra 	$L__BB0_30;
// %bb.26:
	setp.lt.u32 	%p60, %r18, -2147483647;
	@%p60 bra 	$L__BB0_28;
// %bb.27:
	add.f32 	%f316, %f737, 0fBF800000;
	setp.lt.f32 	%p63, %f25, 0fC0000000;
	add.f32 	%f317, %f316, 0fBF800000;
	selp.f32 	%f737, %f317, %f316, %p63;
	bra.uni 	$L__BB0_30;
$L__BB0_28:
	add.f32 	%f737, %f737, 0f3F800000;
	setp.ltu.f32 	%p61, %f25, 0f40800000;
	@%p61 bra 	$L__BB0_30;
// %bb.29:                              // %__nv_fmaf_rn.exit.i.i.i1041
	add.f32 	%f312, %f737, 0f3F800000;
	fma.rn.f32 	%f314, %f310, 0fC0400000, %f25;
	setp.ge.f32 	%p62, %f314, 0f00000000;
	add.f32 	%f315, %f312, 0f3F800000;
	selp.f32 	%f737, %f315, %f312, %p62;
$L__BB0_30:                             // %__internal_fmodf_fastpath_quot.exit.i.i1044
	fma.rn.f32 	%f739, %f737, 0fC0000000, %f739;
$L__BB0_35:                             // %__internal_fmodf_kernel.exit.i1063
	abs.f32 	%f329, %f739;
	setp.gtu.f32 	%p69, %f329, 0f7F800000;
	@%p69 bra 	$L__BB0_37;
// %bb.36:
	mov.b32 	%r379, %f22;
	and.b32  	%r380, %r379, -2147483648;
	mov.b32 	%r381, %f739;
	or.b32  	%r382, %r380, %r381;
	mov.b32 	%f739, %r382;
$L__BB0_37:                             // %__nv_fmodf.exit1064
	add.f32 	%f330, %f739, %f739;
	mov.b32 	%r383, %f330;
	and.b32  	%r384, %r383, -2147483648;
	or.b32  	%r385, %r384, 1056964608;
	mov.b32 	%f331, %r385;
	add.f32 	%f332, %f330, %f331;
	cvt.rzi.f32.f32 	%f333, %f332;
	abs.f32 	%f334, %f330;
	setp.gt.f32 	%p70, %f334, 0f4B000000;
	selp.f32 	%f335, %f330, %f333, %p70;
	cvt.rzi.f32.f32 	%f336, %f330;
	setp.lt.f32 	%p71, %f334, 0f3F000000;
	selp.f32 	%f337, %f336, %f335, %p71;
	cvt.rzi.s32.f32 	%r386, %f337;
	fma.rn.f32 	%f338, %f337, 0fBF000000, %f739;
	mul.f32 	%f339, %f338, %f338;
	fma.rn.f32 	%f340, %f339, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f341, %f339, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f342, %f340, %f339, 0fC0A55DF6;
	fma.rn.f32 	%f343, %f341, %f339, 0f4081E0CF;
	fma.rn.f32 	%f344, %f339, %f338, 0f00000000;
	fma.rn.f32 	%f345, %f343, %f339, 0fC09DE9E6;
	fma.rn.f32 	%f346, %f342, %f344, 0f00000000;
	fma.rn.f32 	%f347, %f345, %f339, 0f3F800000;
	fma.rn.f32 	%f348, %f338, 0f40490FDB, %f346;
	and.b32  	%r387, %r386, 1;
	setp.eq.b32 	%p72, %r387, 1;
	selp.f32 	%f349, %f347, %f348, %p72;
	selp.f32 	%f350, %f348, %f347, %p72;
	and.b32  	%r388, %r386, 2;
	setp.eq.s32 	%p73, %r388, 0;
	neg.f32 	%f351, %f349;
	selp.f32 	%f352, %f349, %f351, %p73;
	add.s32 	%r389, %r386, 1;
	and.b32  	%r390, %r389, 2;
	setp.eq.s32 	%p74, %r390, 0;
	mov.f32 	%f353, 0f00000000;
	sub.f32 	%f354, %f353, %f350;
	selp.f32 	%f355, %f350, %f354, %p74;
	cvt.rzi.f32.f32 	%f356, %f739;
	setp.eq.f32 	%p75, %f356, %f739;
	mul.f32 	%f357, %f739, 0f00000000;
	selp.f32 	%f742, %f357, %f352, %p75;
	abs.f32 	%f358, %f739;
	setp.gt.f32 	%p76, %f358, 0f4B800000;
	add.f32 	%f359, %f742, 0f3F800000;
	selp.f32 	%f741, %f359, %f355, %p76;
$L__BB0_38:                             // %L500
	fma.rn.f32 	%f239, %f237, %f233, 0fC09DE9E6;
	fma.rn.f32 	%f240, %f236, %f238, 0f00000000;
	and.b32  	%r349, %r348, 1;
	setp.gt.u32 	%p78, %r1, 23;
	or.pred  	%p1, %p35, %p78;
	mov.f32 	%f730, 0f40400000;
	mov.f32 	%f747, %f223;
	mov.f32 	%f748, %f223;
	@%p1 bra 	$L__BB0_54;
// %bb.39:                              // %L538
	cvt.u16.u32 	%rs8, %r3635;
	and.b16  	%rs9, %rs8, 255;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 10;
	mul.lo.s16 	%rs12, %rs11, 6;
	sub.s16 	%rs13, %rs8, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f361, %rs14;
	div.approx.f32 	%f43, %f361, %f730;
	abs.f32 	%f745, %f43;
	setp.lt.f32 	%p79, %f745, 0f40000000;
	@%p79 bra 	$L__BB0_51;
// %bb.40:
	setp.gtu.f32 	%p80, %f745, 0f4B800000;
	@%p80 bra 	$L__BB0_47;
	bra.uni 	$L__BB0_41;
$L__BB0_47:
	mov.b32 	%r29, %f745;
	and.b32  	%r398, %r29, 8388607;
	or.b32  	%r3643, %r398, 1065353216;
	mov.b32 	%f744, %r3643;
	add.s32 	%r399, %r29, -1073741824;
	and.b32  	%r3644, %r399, -8388608;
	setp.eq.s32 	%p86, %r3644, 0;
	@%p86 bra 	$L__BB0_50;
// %bb.48:                              // %__nv_fmaf_rn.exit4.i.i.i1089.preheader
	mov.f32 	%f372, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f371,%f372;
	// end inline asm
$L__BB0_49:                             // %__nv_fmaf_rn.exit4.i.i.i1089
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r400, %r3644, 192937984;
	add.s32 	%r401, %r3643, %r400;
	mov.b32 	%f373, %r401;
	mul.f32 	%f374, %f371, %f373;
	sub.f32 	%f375, %f373, %f374;
	fma.rn.f32 	%f376, %f375, %f371, %f374;
	sub.f32 	%f377, %f373, %f376;
	fma.rz.f32 	%f378, %f377, %f371, %f376;
	cvt.rzi.f32.f32 	%f379, %f378;
	sub.f32 	%f744, %f373, %f379;
	sub.s32 	%r3644, %r3644, %r400;
	mov.b32 	%r3643, %f744;
	setp.ne.s32 	%p87, %r3644, 0;
	setp.ne.s32 	%p88, %r3643, 0;
	and.pred  	%p89, %p87, %p88;
	@%p89 bra 	$L__BB0_49;
$L__BB0_50:                             // %__internal_fmodf_slowpath_mod.exit.i.i1091
	setp.gt.u32 	%p90, %r29, 2139095039;
	selp.f32 	%f380, 0f7FFFFFFF, 0f4B800000, %p90;
	mul.f32 	%f381, %f744, 0f34000000;
	mul.f32 	%f745, %f380, %f381;
	bra.uni 	$L__BB0_51;
$L__BB0_41:                             // %__nv_fast_fdividef.exit.i.i.i1068
	mov.f32 	%f363, 0f40000000;
	div.approx.f32 	%f364, %f745, %f363;
	cvt.rzi.f32.f32 	%f743, %f364;
	fma.rn.f32 	%f46, %f743, 0fC0000000, %f745;
	mov.b32 	%r28, %f46;
	setp.lt.u32 	%p81, %r28, 1073741824;
	@%p81 bra 	$L__BB0_46;
// %bb.42:
	setp.lt.u32 	%p82, %r28, -2147483647;
	@%p82 bra 	$L__BB0_44;
// %bb.43:
	add.f32 	%f369, %f743, 0fBF800000;
	setp.lt.f32 	%p85, %f46, 0fC0000000;
	add.f32 	%f370, %f369, 0fBF800000;
	selp.f32 	%f743, %f370, %f369, %p85;
	bra.uni 	$L__BB0_46;
$L__BB0_44:
	add.f32 	%f743, %f743, 0f3F800000;
	setp.ltu.f32 	%p83, %f46, 0f40800000;
	@%p83 bra 	$L__BB0_46;
// %bb.45:                              // %__nv_fmaf_rn.exit.i.i.i1072
	add.f32 	%f365, %f743, 0f3F800000;
	fma.rn.f32 	%f367, %f363, 0fC0400000, %f46;
	setp.ge.f32 	%p84, %f367, 0f00000000;
	add.f32 	%f368, %f365, 0f3F800000;
	selp.f32 	%f743, %f368, %f365, %p84;
$L__BB0_46:                             // %__internal_fmodf_fastpath_quot.exit.i.i1075
	fma.rn.f32 	%f745, %f743, 0fC0000000, %f745;
$L__BB0_51:                             // %__internal_fmodf_kernel.exit.i1094
	abs.f32 	%f382, %f745;
	setp.gtu.f32 	%p91, %f382, 0f7F800000;
	@%p91 bra 	$L__BB0_53;
// %bb.52:
	mov.b32 	%r402, %f43;
	and.b32  	%r403, %r402, -2147483648;
	mov.b32 	%r404, %f745;
	or.b32  	%r405, %r403, %r404;
	mov.b32 	%f745, %r405;
$L__BB0_53:                             // %__nv_fmodf.exit1095
	add.f32 	%f383, %f745, %f745;
	mov.b32 	%r406, %f383;
	and.b32  	%r407, %r406, -2147483648;
	or.b32  	%r408, %r407, 1056964608;
	mov.b32 	%f384, %r408;
	add.f32 	%f385, %f383, %f384;
	cvt.rzi.f32.f32 	%f386, %f385;
	abs.f32 	%f387, %f383;
	setp.gt.f32 	%p92, %f387, 0f4B000000;
	selp.f32 	%f388, %f383, %f386, %p92;
	cvt.rzi.f32.f32 	%f389, %f383;
	setp.lt.f32 	%p93, %f387, 0f3F000000;
	selp.f32 	%f390, %f389, %f388, %p93;
	cvt.rzi.s32.f32 	%r409, %f390;
	fma.rn.f32 	%f391, %f390, 0fBF000000, %f745;
	mul.f32 	%f392, %f391, %f391;
	fma.rn.f32 	%f393, %f392, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f394, %f392, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f395, %f393, %f392, 0fC0A55DF6;
	fma.rn.f32 	%f396, %f394, %f392, 0f4081E0CF;
	fma.rn.f32 	%f397, %f392, %f391, 0f00000000;
	fma.rn.f32 	%f398, %f396, %f392, 0fC09DE9E6;
	fma.rn.f32 	%f399, %f395, %f397, 0f00000000;
	fma.rn.f32 	%f400, %f398, %f392, 0f3F800000;
	fma.rn.f32 	%f401, %f391, 0f40490FDB, %f399;
	and.b32  	%r410, %r409, 1;
	setp.eq.b32 	%p94, %r410, 1;
	selp.f32 	%f402, %f400, %f401, %p94;
	selp.f32 	%f403, %f401, %f400, %p94;
	and.b32  	%r411, %r409, 2;
	setp.eq.s32 	%p95, %r411, 0;
	neg.f32 	%f404, %f402;
	selp.f32 	%f405, %f402, %f404, %p95;
	add.s32 	%r412, %r409, 1;
	and.b32  	%r413, %r412, 2;
	setp.eq.s32 	%p96, %r413, 0;
	mov.f32 	%f406, 0f00000000;
	sub.f32 	%f407, %f406, %f403;
	selp.f32 	%f408, %f403, %f407, %p96;
	cvt.rzi.f32.f32 	%f409, %f745;
	setp.eq.f32 	%p97, %f409, %f745;
	mul.f32 	%f410, %f745, 0f00000000;
	selp.f32 	%f748, %f410, %f405, %p97;
	abs.f32 	%f411, %f745;
	setp.gt.f32 	%p98, %f411, 0f4B800000;
	add.f32 	%f412, %f748, 0f3F800000;
	selp.f32 	%f747, %f412, %f408, %p98;
$L__BB0_54:                             // %L572
	fma.rn.f32 	%f241, %f239, %f233, 0f3F800000;
	fma.rn.f32 	%f242, %f232, 0f40490FDB, %f240;
	setp.eq.b32 	%p30, %r349, 1;
	or.pred  	%p2, %p56, %p78;
	mov.f32 	%f753, %f223;
	mov.f32 	%f754, %f223;
	@%p2 bra 	$L__BB0_70;
// %bb.55:                              // %L580
	mul.hi.u32 	%r415, %r3636, -1431655765;
	shr.u32 	%r416, %r415, 2;
	mul.lo.s32 	%r417, %r416, 6;
	sub.s32 	%r418, %r3636, %r417;
	cvt.rn.f32.s32 	%f414, %r418;
	div.approx.f32 	%f64, %f414, %f730;
	abs.f32 	%f751, %f64;
	setp.lt.f32 	%p101, %f751, 0f40000000;
	@%p101 bra 	$L__BB0_67;
// %bb.56:
	setp.gtu.f32 	%p102, %f751, 0f4B800000;
	@%p102 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_57;
$L__BB0_63:
	mov.b32 	%r37, %f751;
	and.b32  	%r419, %r37, 8388607;
	or.b32  	%r3645, %r419, 1065353216;
	mov.b32 	%f750, %r3645;
	add.s32 	%r420, %r37, -1073741824;
	and.b32  	%r3646, %r420, -8388608;
	setp.eq.s32 	%p108, %r3646, 0;
	@%p108 bra 	$L__BB0_66;
// %bb.64:                              // %__nv_fmaf_rn.exit4.i.i.i1120.preheader
	mov.f32 	%f425, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f424,%f425;
	// end inline asm
$L__BB0_65:                             // %__nv_fmaf_rn.exit4.i.i.i1120
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r421, %r3646, 192937984;
	add.s32 	%r422, %r3645, %r421;
	mov.b32 	%f426, %r422;
	mul.f32 	%f427, %f424, %f426;
	sub.f32 	%f428, %f426, %f427;
	fma.rn.f32 	%f429, %f428, %f424, %f427;
	sub.f32 	%f430, %f426, %f429;
	fma.rz.f32 	%f431, %f430, %f424, %f429;
	cvt.rzi.f32.f32 	%f432, %f431;
	sub.f32 	%f750, %f426, %f432;
	sub.s32 	%r3646, %r3646, %r421;
	mov.b32 	%r3645, %f750;
	setp.ne.s32 	%p109, %r3646, 0;
	setp.ne.s32 	%p110, %r3645, 0;
	and.pred  	%p111, %p109, %p110;
	@%p111 bra 	$L__BB0_65;
$L__BB0_66:                             // %__internal_fmodf_slowpath_mod.exit.i.i1122
	setp.gt.u32 	%p112, %r37, 2139095039;
	selp.f32 	%f433, 0f7FFFFFFF, 0f4B800000, %p112;
	mul.f32 	%f434, %f750, 0f34000000;
	mul.f32 	%f751, %f433, %f434;
	bra.uni 	$L__BB0_67;
$L__BB0_57:                             // %__nv_fast_fdividef.exit.i.i.i1099
	mov.f32 	%f416, 0f40000000;
	div.approx.f32 	%f417, %f751, %f416;
	cvt.rzi.f32.f32 	%f749, %f417;
	fma.rn.f32 	%f67, %f749, 0fC0000000, %f751;
	mov.b32 	%r36, %f67;
	setp.lt.u32 	%p103, %r36, 1073741824;
	@%p103 bra 	$L__BB0_62;
// %bb.58:
	setp.lt.u32 	%p104, %r36, -2147483647;
	@%p104 bra 	$L__BB0_60;
// %bb.59:
	add.f32 	%f422, %f749, 0fBF800000;
	setp.lt.f32 	%p107, %f67, 0fC0000000;
	add.f32 	%f423, %f422, 0fBF800000;
	selp.f32 	%f749, %f423, %f422, %p107;
	bra.uni 	$L__BB0_62;
$L__BB0_60:
	add.f32 	%f749, %f749, 0f3F800000;
	setp.ltu.f32 	%p105, %f67, 0f40800000;
	@%p105 bra 	$L__BB0_62;
// %bb.61:                              // %__nv_fmaf_rn.exit.i.i.i1103
	add.f32 	%f418, %f749, 0f3F800000;
	fma.rn.f32 	%f420, %f416, 0fC0400000, %f67;
	setp.ge.f32 	%p106, %f420, 0f00000000;
	add.f32 	%f421, %f418, 0f3F800000;
	selp.f32 	%f749, %f421, %f418, %p106;
$L__BB0_62:                             // %__internal_fmodf_fastpath_quot.exit.i.i1106
	fma.rn.f32 	%f751, %f749, 0fC0000000, %f751;
$L__BB0_67:                             // %__internal_fmodf_kernel.exit.i1125
	abs.f32 	%f435, %f751;
	setp.gtu.f32 	%p113, %f435, 0f7F800000;
	@%p113 bra 	$L__BB0_69;
// %bb.68:
	mov.b32 	%r423, %f64;
	and.b32  	%r424, %r423, -2147483648;
	mov.b32 	%r425, %f751;
	or.b32  	%r426, %r424, %r425;
	mov.b32 	%f751, %r426;
$L__BB0_69:                             // %__nv_fmodf.exit1126
	add.f32 	%f436, %f751, %f751;
	mov.b32 	%r427, %f436;
	and.b32  	%r428, %r427, -2147483648;
	or.b32  	%r429, %r428, 1056964608;
	mov.b32 	%f437, %r429;
	add.f32 	%f438, %f436, %f437;
	cvt.rzi.f32.f32 	%f439, %f438;
	abs.f32 	%f440, %f436;
	setp.gt.f32 	%p114, %f440, 0f4B000000;
	selp.f32 	%f441, %f436, %f439, %p114;
	cvt.rzi.f32.f32 	%f442, %f436;
	setp.lt.f32 	%p115, %f440, 0f3F000000;
	selp.f32 	%f443, %f442, %f441, %p115;
	cvt.rzi.s32.f32 	%r430, %f443;
	fma.rn.f32 	%f444, %f443, 0fBF000000, %f751;
	mul.f32 	%f445, %f444, %f444;
	fma.rn.f32 	%f446, %f445, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f447, %f445, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f448, %f446, %f445, 0fC0A55DF6;
	fma.rn.f32 	%f449, %f447, %f445, 0f4081E0CF;
	fma.rn.f32 	%f450, %f445, %f444, 0f00000000;
	fma.rn.f32 	%f451, %f449, %f445, 0fC09DE9E6;
	fma.rn.f32 	%f452, %f448, %f450, 0f00000000;
	fma.rn.f32 	%f453, %f451, %f445, 0f3F800000;
	fma.rn.f32 	%f454, %f444, 0f40490FDB, %f452;
	and.b32  	%r431, %r430, 1;
	setp.eq.b32 	%p116, %r431, 1;
	selp.f32 	%f455, %f453, %f454, %p116;
	selp.f32 	%f456, %f454, %f453, %p116;
	and.b32  	%r432, %r430, 2;
	setp.eq.s32 	%p117, %r432, 0;
	neg.f32 	%f457, %f455;
	selp.f32 	%f458, %f455, %f457, %p117;
	add.s32 	%r433, %r430, 1;
	and.b32  	%r434, %r433, 2;
	setp.eq.s32 	%p118, %r434, 0;
	mov.f32 	%f459, 0f00000000;
	sub.f32 	%f460, %f459, %f456;
	selp.f32 	%f461, %f456, %f460, %p118;
	cvt.rzi.f32.f32 	%f462, %f751;
	setp.eq.f32 	%p119, %f462, %f751;
	mul.f32 	%f463, %f751, 0f00000000;
	selp.f32 	%f754, %f463, %f458, %p119;
	abs.f32 	%f464, %f751;
	setp.gt.f32 	%p120, %f464, 0f4B800000;
	add.f32 	%f465, %f754, 0f3F800000;
	selp.f32 	%f753, %f465, %f461, %p120;
$L__BB0_70:                             // %L614
	selp.f32 	%f243, %f241, %f242, %p30;
	and.b32  	%r350, %r348, 2;
	@%p15 bra 	$L__BB0_190;
// %bb.71:
	@%p275 bra 	$L__BB0_186;
	bra.uni 	$L__BB0_72;
$L__BB0_186:
	mov.b32 	%r244, %f785;
	and.b32  	%r447, %r244, 8388607;
	or.b32  	%r3740, %r447, 1065353216;
	mov.b32 	%f784, %r3740;
	add.s32 	%r448, %r244, -1073741824;
	and.b32  	%r3741, %r448, -8388608;
	setp.eq.s32 	%p128, %r3741, 0;
	@%p128 bra 	$L__BB0_189;
// %bb.187:                             // %__nv_fmaf_rn.exit4.i.i.i1151.preheader
	mov.f32 	%f475, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f474,%f475;
	// end inline asm
$L__BB0_188:                            // %__nv_fmaf_rn.exit4.i.i.i1151
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r449, %r3741, 192937984;
	add.s32 	%r450, %r3740, %r449;
	mov.b32 	%f476, %r450;
	mul.f32 	%f477, %f474, %f476;
	sub.f32 	%f478, %f476, %f477;
	fma.rn.f32 	%f479, %f478, %f474, %f477;
	sub.f32 	%f480, %f476, %f479;
	fma.rz.f32 	%f481, %f480, %f474, %f479;
	cvt.rzi.f32.f32 	%f482, %f481;
	sub.f32 	%f784, %f476, %f482;
	sub.s32 	%r3741, %r3741, %r449;
	mov.b32 	%r3740, %f784;
	setp.ne.s32 	%p129, %r3741, 0;
	setp.ne.s32 	%p130, %r3740, 0;
	and.pred  	%p131, %p129, %p130;
	@%p131 bra 	$L__BB0_188;
$L__BB0_189:                            // %__internal_fmodf_slowpath_mod.exit.i.i1153
	setp.gt.u32 	%p132, %r244, 2139095039;
	selp.f32 	%f483, 0f7FFFFFFF, 0f4B800000, %p132;
	mul.f32 	%f484, %f784, 0f34000000;
	mul.f32 	%f785, %f483, %f484;
	bra.uni 	$L__BB0_190;
$L__BB0_72:                             // %__nv_fast_fdividef.exit.i.i.i1130
	mov.f32 	%f466, 0f40000000;
	div.approx.f32 	%f467, %f785, %f466;
	cvt.rzi.f32.f32 	%f783, %f467;
	fma.rn.f32 	%f187, %f783, 0fC0000000, %f785;
	mov.b32 	%r243, %f187;
	setp.lt.u32 	%p123, %r243, 1073741824;
	@%p123 bra 	$L__BB0_185;
// %bb.73:
	setp.lt.u32 	%p124, %r243, -2147483647;
	@%p124 bra 	$L__BB0_183;
// %bb.74:
	add.f32 	%f472, %f783, 0fBF800000;
	setp.lt.f32 	%p127, %f187, 0fC0000000;
	add.f32 	%f473, %f472, 0fBF800000;
	selp.f32 	%f783, %f473, %f472, %p127;
	bra.uni 	$L__BB0_185;
$L__BB0_183:
	add.f32 	%f783, %f783, 0f3F800000;
	setp.ltu.f32 	%p125, %f187, 0f40800000;
	@%p125 bra 	$L__BB0_185;
// %bb.184:                             // %__nv_fmaf_rn.exit.i.i.i1134
	add.f32 	%f468, %f783, 0f3F800000;
	fma.rn.f32 	%f470, %f466, 0fC0400000, %f187;
	setp.ge.f32 	%p126, %f470, 0f00000000;
	add.f32 	%f471, %f468, 0f3F800000;
	selp.f32 	%f783, %f471, %f468, %p126;
$L__BB0_185:                            // %__internal_fmodf_fastpath_quot.exit.i.i1137
	fma.rn.f32 	%f785, %f783, 0fC0000000, %f785;
$L__BB0_190:                            // %__internal_fmodf_kernel.exit.i1156
	setp.eq.s32 	%p31, %r350, 0;
	neg.f32 	%f245, %f243;
	add.s32 	%r351, %r348, 1;
	cvt.rzi.f32.f32 	%f249, %f781;
	abs.f32 	%f485, %f785;
	setp.gtu.f32 	%p133, %f485, 0f7F800000;
	@%p133 bra 	$L__BB0_192;
// %bb.191:
	mov.b32 	%r451, %f785;
	or.b32  	%r452, %r237, %r451;
	mov.b32 	%f785, %r452;
$L__BB0_192:                            // %__nv_fmodf.exit1157
	selp.f32 	%f244, %f242, %f241, %p30;
	selp.f32 	%f246, %f243, %f245, %p31;
	and.b32  	%r352, %r351, 2;
	setp.eq.f32 	%p33, %f249, %f781;
	mul.f32 	%f250, %f781, 0f00000000;
	add.f32 	%f487, %f785, %f785;
	mov.b32 	%r459, %f487;
	and.b32  	%r460, %r459, -2147483648;
	or.b32  	%r461, %r460, 1056964608;
	mov.b32 	%f488, %r461;
	add.f32 	%f489, %f487, %f488;
	cvt.rzi.f32.f32 	%f490, %f489;
	abs.f32 	%f491, %f487;
	setp.gt.f32 	%p135, %f491, 0f4B000000;
	selp.f32 	%f492, %f487, %f490, %p135;
	cvt.rzi.f32.f32 	%f493, %f487;
	setp.lt.f32 	%p136, %f491, 0f3F000000;
	selp.f32 	%f494, %f493, %f492, %p136;
	cvt.rzi.s32.f32 	%r462, %f494;
	fma.rn.f32 	%f495, %f494, 0fBF000000, %f785;
	mul.f32 	%f496, %f495, %f495;
	fma.rn.f32 	%f497, %f496, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f498, %f496, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f499, %f497, %f496, 0fC0A55DF6;
	fma.rn.f32 	%f500, %f498, %f496, 0f4081E0CF;
	fma.rn.f32 	%f501, %f496, %f495, 0f00000000;
	fma.rn.f32 	%f502, %f500, %f496, 0fC09DE9E6;
	fma.rn.f32 	%f503, %f499, %f501, 0f00000000;
	fma.rn.f32 	%f504, %f502, %f496, 0f3F800000;
	fma.rn.f32 	%f505, %f495, 0f40490FDB, %f503;
	and.b32  	%r463, %r462, 1;
	setp.eq.b32 	%p137, %r463, 1;
	selp.f32 	%f506, %f504, %f505, %p137;
	selp.f32 	%f507, %f505, %f504, %p137;
	and.b32  	%r464, %r462, 2;
	setp.eq.s32 	%p138, %r464, 0;
	neg.f32 	%f508, %f506;
	selp.f32 	%f509, %f506, %f508, %p138;
	add.s32 	%r465, %r462, 1;
	and.b32  	%r466, %r465, 2;
	mov.f32 	%f777, 0f00000000;
	cvt.rzi.f32.f32 	%f512, %f785;
	setp.eq.f32 	%p140, %f512, %f785;
	mul.f32 	%f513, %f785, 0f00000000;
	mov.f32 	%f759, %f777;
	mov.f32 	%f760, %f777;
	@%p35 bra 	$L__BB0_90;
// %bb.75:                              // %L716
	cvt.u16.u32 	%rs15, %r3635;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 13;
	mul.lo.s16 	%rs19, %rs18, 48;
	sub.s16 	%rs20, %rs15, %rs19;
	and.b16  	%rs21, %rs20, 255;
	cvt.rn.f32.u16 	%f518, %rs21;
	div.approx.f32 	%f85, %f518, %f729;
	abs.f32 	%f757, %f85;
	setp.lt.f32 	%p142, %f757, 0f40000000;
	@%p142 bra 	$L__BB0_87;
// %bb.76:
	setp.gtu.f32 	%p143, %f757, 0f4B800000;
	@%p143 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_77;
$L__BB0_83:
	mov.b32 	%r49, %f757;
	and.b32  	%r468, %r49, 8388607;
	or.b32  	%r3647, %r468, 1065353216;
	mov.b32 	%f756, %r3647;
	add.s32 	%r469, %r49, -1073741824;
	and.b32  	%r3648, %r469, -8388608;
	setp.eq.s32 	%p149, %r3648, 0;
	@%p149 bra 	$L__BB0_86;
// %bb.84:                              // %__nv_fmaf_rn.exit4.i.i.i1182.preheader
	mov.f32 	%f529, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f528,%f529;
	// end inline asm
$L__BB0_85:                             // %__nv_fmaf_rn.exit4.i.i.i1182
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r470, %r3648, 192937984;
	add.s32 	%r471, %r3647, %r470;
	mov.b32 	%f530, %r471;
	mul.f32 	%f531, %f528, %f530;
	sub.f32 	%f532, %f530, %f531;
	fma.rn.f32 	%f533, %f532, %f528, %f531;
	sub.f32 	%f534, %f530, %f533;
	fma.rz.f32 	%f535, %f534, %f528, %f533;
	cvt.rzi.f32.f32 	%f536, %f535;
	sub.f32 	%f756, %f530, %f536;
	sub.s32 	%r3648, %r3648, %r470;
	mov.b32 	%r3647, %f756;
	setp.ne.s32 	%p150, %r3648, 0;
	setp.ne.s32 	%p151, %r3647, 0;
	and.pred  	%p152, %p150, %p151;
	@%p152 bra 	$L__BB0_85;
$L__BB0_86:                             // %__internal_fmodf_slowpath_mod.exit.i.i1184
	setp.gt.u32 	%p153, %r49, 2139095039;
	selp.f32 	%f537, 0f7FFFFFFF, 0f4B800000, %p153;
	mul.f32 	%f538, %f756, 0f34000000;
	mul.f32 	%f757, %f537, %f538;
	bra.uni 	$L__BB0_87;
$L__BB0_77:                             // %__nv_fast_fdividef.exit.i.i.i1161
	mov.f32 	%f520, 0f40000000;
	div.approx.f32 	%f521, %f757, %f520;
	cvt.rzi.f32.f32 	%f755, %f521;
	fma.rn.f32 	%f88, %f755, 0fC0000000, %f757;
	mov.b32 	%r48, %f88;
	setp.lt.u32 	%p144, %r48, 1073741824;
	@%p144 bra 	$L__BB0_82;
// %bb.78:
	setp.lt.u32 	%p145, %r48, -2147483647;
	@%p145 bra 	$L__BB0_80;
// %bb.79:
	add.f32 	%f526, %f755, 0fBF800000;
	setp.lt.f32 	%p148, %f88, 0fC0000000;
	add.f32 	%f527, %f526, 0fBF800000;
	selp.f32 	%f755, %f527, %f526, %p148;
	bra.uni 	$L__BB0_82;
$L__BB0_80:
	add.f32 	%f755, %f755, 0f3F800000;
	setp.ltu.f32 	%p146, %f88, 0f40800000;
	@%p146 bra 	$L__BB0_82;
// %bb.81:                              // %__nv_fmaf_rn.exit.i.i.i1165
	add.f32 	%f522, %f755, 0f3F800000;
	fma.rn.f32 	%f524, %f520, 0fC0400000, %f88;
	setp.ge.f32 	%p147, %f524, 0f00000000;
	add.f32 	%f525, %f522, 0f3F800000;
	selp.f32 	%f755, %f525, %f522, %p147;
$L__BB0_82:                             // %__internal_fmodf_fastpath_quot.exit.i.i1168
	fma.rn.f32 	%f757, %f755, 0fC0000000, %f757;
$L__BB0_87:                             // %__internal_fmodf_kernel.exit.i1187
	abs.f32 	%f539, %f757;
	setp.gtu.f32 	%p154, %f539, 0f7F800000;
	@%p154 bra 	$L__BB0_89;
// %bb.88:
	mov.b32 	%r472, %f85;
	and.b32  	%r473, %r472, -2147483648;
	mov.b32 	%r474, %f757;
	or.b32  	%r475, %r473, %r474;
	mov.b32 	%f757, %r475;
$L__BB0_89:                             // %__nv_fmodf.exit1188
	add.f32 	%f540, %f757, %f757;
	mov.b32 	%r476, %f540;
	and.b32  	%r477, %r476, -2147483648;
	or.b32  	%r478, %r477, 1056964608;
	mov.b32 	%f541, %r478;
	add.f32 	%f542, %f540, %f541;
	cvt.rzi.f32.f32 	%f543, %f542;
	abs.f32 	%f544, %f540;
	setp.gt.f32 	%p155, %f544, 0f4B000000;
	selp.f32 	%f545, %f540, %f543, %p155;
	cvt.rzi.f32.f32 	%f546, %f540;
	setp.lt.f32 	%p156, %f544, 0f3F000000;
	selp.f32 	%f547, %f546, %f545, %p156;
	cvt.rzi.s32.f32 	%r479, %f547;
	fma.rn.f32 	%f548, %f547, 0fBF000000, %f757;
	mul.f32 	%f549, %f548, %f548;
	fma.rn.f32 	%f550, %f549, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f551, %f549, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f552, %f550, %f549, 0fC0A55DF6;
	fma.rn.f32 	%f553, %f551, %f549, 0f4081E0CF;
	fma.rn.f32 	%f554, %f549, %f548, 0f00000000;
	fma.rn.f32 	%f555, %f553, %f549, 0fC09DE9E6;
	fma.rn.f32 	%f556, %f552, %f554, 0f00000000;
	fma.rn.f32 	%f557, %f555, %f549, 0f3F800000;
	fma.rn.f32 	%f558, %f548, 0f40490FDB, %f556;
	and.b32  	%r480, %r479, 1;
	setp.eq.b32 	%p157, %r480, 1;
	selp.f32 	%f559, %f557, %f558, %p157;
	selp.f32 	%f560, %f558, %f557, %p157;
	and.b32  	%r481, %r479, 2;
	setp.eq.s32 	%p158, %r481, 0;
	neg.f32 	%f561, %f559;
	selp.f32 	%f562, %f559, %f561, %p158;
	add.s32 	%r482, %r479, 1;
	and.b32  	%r483, %r482, 2;
	setp.eq.s32 	%p159, %r483, 0;
	mov.f32 	%f563, 0f00000000;
	sub.f32 	%f564, %f563, %f560;
	selp.f32 	%f565, %f560, %f564, %p159;
	cvt.rzi.f32.f32 	%f566, %f757;
	setp.eq.f32 	%p160, %f566, %f757;
	mul.f32 	%f567, %f757, 0f00000000;
	selp.f32 	%f760, %f567, %f562, %p160;
	abs.f32 	%f568, %f757;
	setp.gt.f32 	%p161, %f568, 0f4B800000;
	add.f32 	%f569, %f760, 0f3F800000;
	selp.f32 	%f759, %f569, %f565, %p161;
$L__BB0_90:                             // %L750
	setp.eq.s32 	%p32, %r352, 0;
	sub.f32 	%f247, %f223, %f244;
	selp.f32 	%f251, %f250, %f246, %p33;
	abs.f32 	%f252, %f781;
	setp.eq.s32 	%p139, %r466, 0;
	sub.f32 	%f510, %f777, %f507;
	selp.f32 	%f514, %f513, %f509, %p140;
	abs.f32 	%f515, %f785;
	mov.f32 	%f765, %f777;
	mov.f32 	%f766, %f777;
	@%p56 bra 	$L__BB0_106;
// %bb.91:                              // %L754
	mul.hi.u32 	%r485, %r3636, -1431655765;
	shr.u32 	%r486, %r485, 5;
	mul.lo.s32 	%r487, %r486, 48;
	sub.s32 	%r488, %r3636, %r487;
	cvt.rn.f32.s32 	%f571, %r488;
	div.approx.f32 	%f106, %f571, %f729;
	abs.f32 	%f763, %f106;
	setp.lt.f32 	%p163, %f763, 0f40000000;
	@%p163 bra 	$L__BB0_103;
// %bb.92:
	setp.gtu.f32 	%p164, %f763, 0f4B800000;
	@%p164 bra 	$L__BB0_99;
	bra.uni 	$L__BB0_93;
$L__BB0_99:
	mov.b32 	%r57, %f763;
	and.b32  	%r489, %r57, 8388607;
	or.b32  	%r3649, %r489, 1065353216;
	mov.b32 	%f762, %r3649;
	add.s32 	%r490, %r57, -1073741824;
	and.b32  	%r3650, %r490, -8388608;
	setp.eq.s32 	%p170, %r3650, 0;
	@%p170 bra 	$L__BB0_102;
// %bb.100:                             // %__nv_fmaf_rn.exit4.i.i.i1213.preheader
	mov.f32 	%f582, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f581,%f582;
	// end inline asm
$L__BB0_101:                            // %__nv_fmaf_rn.exit4.i.i.i1213
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r491, %r3650, 192937984;
	add.s32 	%r492, %r3649, %r491;
	mov.b32 	%f583, %r492;
	mul.f32 	%f584, %f581, %f583;
	sub.f32 	%f585, %f583, %f584;
	fma.rn.f32 	%f586, %f585, %f581, %f584;
	sub.f32 	%f587, %f583, %f586;
	fma.rz.f32 	%f588, %f587, %f581, %f586;
	cvt.rzi.f32.f32 	%f589, %f588;
	sub.f32 	%f762, %f583, %f589;
	sub.s32 	%r3650, %r3650, %r491;
	mov.b32 	%r3649, %f762;
	setp.ne.s32 	%p171, %r3650, 0;
	setp.ne.s32 	%p172, %r3649, 0;
	and.pred  	%p173, %p171, %p172;
	@%p173 bra 	$L__BB0_101;
$L__BB0_102:                            // %__internal_fmodf_slowpath_mod.exit.i.i1215
	setp.gt.u32 	%p174, %r57, 2139095039;
	selp.f32 	%f590, 0f7FFFFFFF, 0f4B800000, %p174;
	mul.f32 	%f591, %f762, 0f34000000;
	mul.f32 	%f763, %f590, %f591;
	bra.uni 	$L__BB0_103;
$L__BB0_93:                             // %__nv_fast_fdividef.exit.i.i.i1192
	mov.f32 	%f573, 0f40000000;
	div.approx.f32 	%f574, %f763, %f573;
	cvt.rzi.f32.f32 	%f761, %f574;
	fma.rn.f32 	%f109, %f761, 0fC0000000, %f763;
	mov.b32 	%r56, %f109;
	setp.lt.u32 	%p165, %r56, 1073741824;
	@%p165 bra 	$L__BB0_98;
// %bb.94:
	setp.lt.u32 	%p166, %r56, -2147483647;
	@%p166 bra 	$L__BB0_96;
// %bb.95:
	add.f32 	%f579, %f761, 0fBF800000;
	setp.lt.f32 	%p169, %f109, 0fC0000000;
	add.f32 	%f580, %f579, 0fBF800000;
	selp.f32 	%f761, %f580, %f579, %p169;
	bra.uni 	$L__BB0_98;
$L__BB0_96:
	add.f32 	%f761, %f761, 0f3F800000;
	setp.ltu.f32 	%p167, %f109, 0f40800000;
	@%p167 bra 	$L__BB0_98;
// %bb.97:                              // %__nv_fmaf_rn.exit.i.i.i1196
	add.f32 	%f575, %f761, 0f3F800000;
	fma.rn.f32 	%f577, %f573, 0fC0400000, %f109;
	setp.ge.f32 	%p168, %f577, 0f00000000;
	add.f32 	%f578, %f575, 0f3F800000;
	selp.f32 	%f761, %f578, %f575, %p168;
$L__BB0_98:                             // %__internal_fmodf_fastpath_quot.exit.i.i1199
	fma.rn.f32 	%f763, %f761, 0fC0000000, %f763;
$L__BB0_103:                            // %__internal_fmodf_kernel.exit.i1218
	abs.f32 	%f592, %f763;
	setp.gtu.f32 	%p175, %f592, 0f7F800000;
	@%p175 bra 	$L__BB0_105;
// %bb.104:
	mov.b32 	%r493, %f106;
	and.b32  	%r494, %r493, -2147483648;
	mov.b32 	%r495, %f763;
	or.b32  	%r496, %r494, %r495;
	mov.b32 	%f763, %r496;
$L__BB0_105:                            // %__nv_fmodf.exit1219
	add.f32 	%f593, %f763, %f763;
	mov.b32 	%r497, %f593;
	and.b32  	%r498, %r497, -2147483648;
	or.b32  	%r499, %r498, 1056964608;
	mov.b32 	%f594, %r499;
	add.f32 	%f595, %f593, %f594;
	cvt.rzi.f32.f32 	%f596, %f595;
	abs.f32 	%f597, %f593;
	setp.gt.f32 	%p176, %f597, 0f4B000000;
	selp.f32 	%f598, %f593, %f596, %p176;
	cvt.rzi.f32.f32 	%f599, %f593;
	setp.lt.f32 	%p177, %f597, 0f3F000000;
	selp.f32 	%f600, %f599, %f598, %p177;
	cvt.rzi.s32.f32 	%r500, %f600;
	fma.rn.f32 	%f601, %f600, 0fBF000000, %f763;
	mul.f32 	%f602, %f601, %f601;
	fma.rn.f32 	%f603, %f602, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f604, %f602, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f603, %f602, 0fC0A55DF6;
	fma.rn.f32 	%f606, %f604, %f602, 0f4081E0CF;
	fma.rn.f32 	%f607, %f602, %f601, 0f00000000;
	fma.rn.f32 	%f608, %f606, %f602, 0fC09DE9E6;
	fma.rn.f32 	%f609, %f605, %f607, 0f00000000;
	fma.rn.f32 	%f610, %f608, %f602, 0f3F800000;
	fma.rn.f32 	%f611, %f601, 0f40490FDB, %f609;
	and.b32  	%r501, %r500, 1;
	setp.eq.b32 	%p178, %r501, 1;
	selp.f32 	%f612, %f610, %f611, %p178;
	selp.f32 	%f613, %f611, %f610, %p178;
	and.b32  	%r502, %r500, 2;
	setp.eq.s32 	%p179, %r502, 0;
	neg.f32 	%f614, %f612;
	selp.f32 	%f615, %f612, %f614, %p179;
	add.s32 	%r503, %r500, 1;
	and.b32  	%r504, %r503, 2;
	setp.eq.s32 	%p180, %r504, 0;
	mov.f32 	%f616, 0f00000000;
	sub.f32 	%f617, %f616, %f613;
	selp.f32 	%f618, %f613, %f617, %p180;
	cvt.rzi.f32.f32 	%f619, %f763;
	setp.eq.f32 	%p181, %f619, %f763;
	mul.f32 	%f620, %f763, 0f00000000;
	selp.f32 	%f766, %f620, %f615, %p181;
	abs.f32 	%f621, %f763;
	setp.gt.f32 	%p182, %f621, 0f4B800000;
	add.f32 	%f622, %f766, 0f3F800000;
	selp.f32 	%f765, %f622, %f618, %p182;
$L__BB0_106:                            // %L788
	selp.f32 	%f248, %f244, %f247, %p32;
	setp.gt.f32 	%p34, %f252, 0f4B800000;
	add.f32 	%f253, %f251, 0f3F800000;
	selp.f32 	%f511, %f507, %f510, %p139;
	setp.gt.f32 	%p141, %f515, 0f4B800000;
	add.f32 	%f516, %f514, 0f3F800000;
	mov.f32 	%f771, %f777;
	mov.f32 	%f772, %f777;
	@%p1 bra 	$L__BB0_122;
// %bb.107:                             // %L826
	cvt.u16.u32 	%rs22, %r3635;
	and.b16  	%rs23, %rs22, 255;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 10;
	mul.lo.s16 	%rs26, %rs25, 6;
	sub.s16 	%rs27, %rs22, %rs26;
	and.b16  	%rs28, %rs27, 255;
	cvt.rn.f32.u16 	%f624, %rs28;
	div.approx.f32 	%f127, %f624, %f730;
	abs.f32 	%f769, %f127;
	setp.lt.f32 	%p183, %f769, 0f40000000;
	@%p183 bra 	$L__BB0_119;
// %bb.108:
	setp.gtu.f32 	%p184, %f769, 0f4B800000;
	@%p184 bra 	$L__BB0_115;
	bra.uni 	$L__BB0_109;
$L__BB0_115:
	mov.b32 	%r67, %f769;
	and.b32  	%r512, %r67, 8388607;
	or.b32  	%r3651, %r512, 1065353216;
	mov.b32 	%f768, %r3651;
	add.s32 	%r513, %r67, -1073741824;
	and.b32  	%r3652, %r513, -8388608;
	setp.eq.s32 	%p190, %r3652, 0;
	@%p190 bra 	$L__BB0_118;
// %bb.116:                             // %__nv_fmaf_rn.exit4.i.i.i1244.preheader
	mov.f32 	%f635, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f634,%f635;
	// end inline asm
$L__BB0_117:                            // %__nv_fmaf_rn.exit4.i.i.i1244
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r514, %r3652, 192937984;
	add.s32 	%r515, %r3651, %r514;
	mov.b32 	%f636, %r515;
	mul.f32 	%f637, %f634, %f636;
	sub.f32 	%f638, %f636, %f637;
	fma.rn.f32 	%f639, %f638, %f634, %f637;
	sub.f32 	%f640, %f636, %f639;
	fma.rz.f32 	%f641, %f640, %f634, %f639;
	cvt.rzi.f32.f32 	%f642, %f641;
	sub.f32 	%f768, %f636, %f642;
	sub.s32 	%r3652, %r3652, %r514;
	mov.b32 	%r3651, %f768;
	setp.ne.s32 	%p191, %r3652, 0;
	setp.ne.s32 	%p192, %r3651, 0;
	and.pred  	%p193, %p191, %p192;
	@%p193 bra 	$L__BB0_117;
$L__BB0_118:                            // %__internal_fmodf_slowpath_mod.exit.i.i1246
	setp.gt.u32 	%p194, %r67, 2139095039;
	selp.f32 	%f643, 0f7FFFFFFF, 0f4B800000, %p194;
	mul.f32 	%f644, %f768, 0f34000000;
	mul.f32 	%f769, %f643, %f644;
	bra.uni 	$L__BB0_119;
$L__BB0_109:                            // %__nv_fast_fdividef.exit.i.i.i1223
	mov.f32 	%f626, 0f40000000;
	div.approx.f32 	%f627, %f769, %f626;
	cvt.rzi.f32.f32 	%f767, %f627;
	fma.rn.f32 	%f130, %f767, 0fC0000000, %f769;
	mov.b32 	%r66, %f130;
	setp.lt.u32 	%p185, %r66, 1073741824;
	@%p185 bra 	$L__BB0_114;
// %bb.110:
	setp.lt.u32 	%p186, %r66, -2147483647;
	@%p186 bra 	$L__BB0_112;
// %bb.111:
	add.f32 	%f632, %f767, 0fBF800000;
	setp.lt.f32 	%p189, %f130, 0fC0000000;
	add.f32 	%f633, %f632, 0fBF800000;
	selp.f32 	%f767, %f633, %f632, %p189;
	bra.uni 	$L__BB0_114;
$L__BB0_112:
	add.f32 	%f767, %f767, 0f3F800000;
	setp.ltu.f32 	%p187, %f130, 0f40800000;
	@%p187 bra 	$L__BB0_114;
// %bb.113:                             // %__nv_fmaf_rn.exit.i.i.i1227
	add.f32 	%f628, %f767, 0f3F800000;
	fma.rn.f32 	%f630, %f626, 0fC0400000, %f130;
	setp.ge.f32 	%p188, %f630, 0f00000000;
	add.f32 	%f631, %f628, 0f3F800000;
	selp.f32 	%f767, %f631, %f628, %p188;
$L__BB0_114:                            // %__internal_fmodf_fastpath_quot.exit.i.i1230
	fma.rn.f32 	%f769, %f767, 0fC0000000, %f769;
$L__BB0_119:                            // %__internal_fmodf_kernel.exit.i1249
	abs.f32 	%f645, %f769;
	setp.gtu.f32 	%p195, %f645, 0f7F800000;
	@%p195 bra 	$L__BB0_121;
// %bb.120:
	mov.b32 	%r516, %f127;
	and.b32  	%r517, %r516, -2147483648;
	mov.b32 	%r518, %f769;
	or.b32  	%r519, %r517, %r518;
	mov.b32 	%f769, %r519;
$L__BB0_121:                            // %__nv_fmodf.exit1250
	add.f32 	%f646, %f769, %f769;
	mov.b32 	%r520, %f646;
	and.b32  	%r521, %r520, -2147483648;
	or.b32  	%r522, %r521, 1056964608;
	mov.b32 	%f647, %r522;
	add.f32 	%f648, %f646, %f647;
	cvt.rzi.f32.f32 	%f649, %f648;
	abs.f32 	%f650, %f646;
	setp.gt.f32 	%p196, %f650, 0f4B000000;
	selp.f32 	%f651, %f646, %f649, %p196;
	cvt.rzi.f32.f32 	%f652, %f646;
	setp.lt.f32 	%p197, %f650, 0f3F000000;
	selp.f32 	%f653, %f652, %f651, %p197;
	cvt.rzi.s32.f32 	%r523, %f653;
	fma.rn.f32 	%f654, %f653, 0fBF000000, %f769;
	mul.f32 	%f655, %f654, %f654;
	fma.rn.f32 	%f656, %f655, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f657, %f655, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f658, %f656, %f655, 0fC0A55DF6;
	fma.rn.f32 	%f659, %f657, %f655, 0f4081E0CF;
	fma.rn.f32 	%f660, %f655, %f654, 0f00000000;
	fma.rn.f32 	%f661, %f659, %f655, 0fC09DE9E6;
	fma.rn.f32 	%f662, %f658, %f660, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f655, 0f3F800000;
	fma.rn.f32 	%f664, %f654, 0f40490FDB, %f662;
	and.b32  	%r524, %r523, 1;
	setp.eq.b32 	%p198, %r524, 1;
	selp.f32 	%f665, %f663, %f664, %p198;
	selp.f32 	%f666, %f664, %f663, %p198;
	and.b32  	%r525, %r523, 2;
	setp.eq.s32 	%p199, %r525, 0;
	neg.f32 	%f667, %f665;
	selp.f32 	%f668, %f665, %f667, %p199;
	add.s32 	%r526, %r523, 1;
	and.b32  	%r527, %r526, 2;
	setp.eq.s32 	%p200, %r527, 0;
	mov.f32 	%f669, 0f00000000;
	sub.f32 	%f670, %f669, %f666;
	selp.f32 	%f671, %f666, %f670, %p200;
	cvt.rzi.f32.f32 	%f672, %f769;
	setp.eq.f32 	%p201, %f672, %f769;
	mul.f32 	%f673, %f769, 0f00000000;
	selp.f32 	%f772, %f673, %f668, %p201;
	abs.f32 	%f674, %f769;
	setp.gt.f32 	%p202, %f674, 0f4B800000;
	add.f32 	%f675, %f772, 0f3F800000;
	selp.f32 	%f771, %f675, %f671, %p202;
$L__BB0_122:                            // %L860
	selp.f32 	%f254, %f253, %f248, %p34;
	selp.f32 	%f517, %f516, %f511, %p141;
	mov.f32 	%f778, %f777;
	@%p2 bra 	$L__BB0_138;
// %bb.123:                             // %L868
	mul.hi.u32 	%r529, %r3636, -1431655765;
	shr.u32 	%r530, %r529, 2;
	mul.lo.s32 	%r531, %r530, 6;
	sub.s32 	%r532, %r3636, %r531;
	cvt.rn.f32.s32 	%f677, %r532;
	div.approx.f32 	%f148, %f677, %f730;
	abs.f32 	%f775, %f148;
	setp.lt.f32 	%p203, %f775, 0f40000000;
	@%p203 bra 	$L__BB0_135;
// %bb.124:
	setp.gtu.f32 	%p204, %f775, 0f4B800000;
	@%p204 bra 	$L__BB0_131;
	bra.uni 	$L__BB0_125;
$L__BB0_131:
	mov.b32 	%r75, %f775;
	and.b32  	%r533, %r75, 8388607;
	or.b32  	%r3653, %r533, 1065353216;
	mov.b32 	%f774, %r3653;
	add.s32 	%r534, %r75, -1073741824;
	and.b32  	%r3654, %r534, -8388608;
	setp.eq.s32 	%p210, %r3654, 0;
	@%p210 bra 	$L__BB0_134;
// %bb.132:                             // %__nv_fmaf_rn.exit4.i.i.i1275.preheader
	mov.f32 	%f688, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f687,%f688;
	// end inline asm
$L__BB0_133:                            // %__nv_fmaf_rn.exit4.i.i.i1275
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r535, %r3654, 192937984;
	add.s32 	%r536, %r3653, %r535;
	mov.b32 	%f689, %r536;
	mul.f32 	%f690, %f687, %f689;
	sub.f32 	%f691, %f689, %f690;
	fma.rn.f32 	%f692, %f691, %f687, %f690;
	sub.f32 	%f693, %f689, %f692;
	fma.rz.f32 	%f694, %f693, %f687, %f692;
	cvt.rzi.f32.f32 	%f695, %f694;
	sub.f32 	%f774, %f689, %f695;
	sub.s32 	%r3654, %r3654, %r535;
	mov.b32 	%r3653, %f774;
	setp.ne.s32 	%p211, %r3654, 0;
	setp.ne.s32 	%p212, %r3653, 0;
	and.pred  	%p213, %p211, %p212;
	@%p213 bra 	$L__BB0_133;
$L__BB0_134:                            // %__internal_fmodf_slowpath_mod.exit.i.i1277
	setp.gt.u32 	%p214, %r75, 2139095039;
	selp.f32 	%f696, 0f7FFFFFFF, 0f4B800000, %p214;
	mul.f32 	%f697, %f774, 0f34000000;
	mul.f32 	%f775, %f696, %f697;
	bra.uni 	$L__BB0_135;
$L__BB0_125:                            // %__nv_fast_fdividef.exit.i.i.i1254
	mov.f32 	%f679, 0f40000000;
	div.approx.f32 	%f680, %f775, %f679;
	cvt.rzi.f32.f32 	%f773, %f680;
	fma.rn.f32 	%f151, %f773, 0fC0000000, %f775;
	mov.b32 	%r74, %f151;
	setp.lt.u32 	%p205, %r74, 1073741824;
	@%p205 bra 	$L__BB0_130;
// %bb.126:
	setp.lt.u32 	%p206, %r74, -2147483647;
	@%p206 bra 	$L__BB0_128;
// %bb.127:
	add.f32 	%f685, %f773, 0fBF800000;
	setp.lt.f32 	%p209, %f151, 0fC0000000;
	add.f32 	%f686, %f685, 0fBF800000;
	selp.f32 	%f773, %f686, %f685, %p209;
	bra.uni 	$L__BB0_130;
$L__BB0_128:
	add.f32 	%f773, %f773, 0f3F800000;
	setp.ltu.f32 	%p207, %f151, 0f40800000;
	@%p207 bra 	$L__BB0_130;
// %bb.129:                             // %__nv_fmaf_rn.exit.i.i.i1258
	add.f32 	%f681, %f773, 0f3F800000;
	fma.rn.f32 	%f683, %f679, 0fC0400000, %f151;
	setp.ge.f32 	%p208, %f683, 0f00000000;
	add.f32 	%f684, %f681, 0f3F800000;
	selp.f32 	%f773, %f684, %f681, %p208;
$L__BB0_130:                            // %__internal_fmodf_fastpath_quot.exit.i.i1261
	fma.rn.f32 	%f775, %f773, 0fC0000000, %f775;
$L__BB0_135:                            // %__internal_fmodf_kernel.exit.i1280
	abs.f32 	%f698, %f775;
	setp.gtu.f32 	%p215, %f698, 0f7F800000;
	@%p215 bra 	$L__BB0_137;
// %bb.136:
	mov.b32 	%r537, %f148;
	and.b32  	%r538, %r537, -2147483648;
	mov.b32 	%r539, %f775;
	or.b32  	%r540, %r538, %r539;
	mov.b32 	%f775, %r540;
$L__BB0_137:                            // %__nv_fmodf.exit1281
	add.f32 	%f699, %f775, %f775;
	mov.b32 	%r541, %f699;
	and.b32  	%r542, %r541, -2147483648;
	or.b32  	%r543, %r542, 1056964608;
	mov.b32 	%f700, %r543;
	add.f32 	%f701, %f699, %f700;
	cvt.rzi.f32.f32 	%f702, %f701;
	abs.f32 	%f703, %f699;
	setp.gt.f32 	%p216, %f703, 0f4B000000;
	selp.f32 	%f704, %f699, %f702, %p216;
	cvt.rzi.f32.f32 	%f705, %f699;
	setp.lt.f32 	%p217, %f703, 0f3F000000;
	selp.f32 	%f706, %f705, %f704, %p217;
	cvt.rzi.s32.f32 	%r544, %f706;
	fma.rn.f32 	%f707, %f706, 0fBF000000, %f775;
	mul.f32 	%f708, %f707, %f707;
	fma.rn.f32 	%f709, %f708, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f710, %f708, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f711, %f709, %f708, 0fC0A55DF6;
	fma.rn.f32 	%f712, %f710, %f708, 0f4081E0CF;
	fma.rn.f32 	%f713, %f708, %f707, 0f00000000;
	fma.rn.f32 	%f714, %f712, %f708, 0fC09DE9E6;
	fma.rn.f32 	%f715, %f711, %f713, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f708, 0f3F800000;
	fma.rn.f32 	%f717, %f707, 0f40490FDB, %f715;
	and.b32  	%r545, %r544, 1;
	setp.eq.b32 	%p218, %r545, 1;
	selp.f32 	%f718, %f716, %f717, %p218;
	selp.f32 	%f719, %f717, %f716, %p218;
	and.b32  	%r546, %r544, 2;
	setp.eq.s32 	%p219, %r546, 0;
	neg.f32 	%f720, %f718;
	selp.f32 	%f721, %f718, %f720, %p219;
	add.s32 	%r547, %r544, 1;
	and.b32  	%r548, %r547, 2;
	setp.eq.s32 	%p220, %r548, 0;
	mov.f32 	%f722, 0f00000000;
	sub.f32 	%f723, %f722, %f719;
	selp.f32 	%f724, %f719, %f723, %p220;
	cvt.rzi.f32.f32 	%f725, %f775;
	setp.eq.f32 	%p221, %f725, %f775;
	mul.f32 	%f726, %f775, 0f00000000;
	selp.f32 	%f778, %f726, %f721, %p221;
	abs.f32 	%f727, %f775;
	setp.gt.f32 	%p222, %f727, 0f4B800000;
	add.f32 	%f728, %f778, 0f3F800000;
	selp.f32 	%f777, %f728, %f724, %p222;
$L__BB0_138:                            // %L902
	mov.b32 	%r341, %f254;
	mov.b32 	%r344, %f251;
	mov.b32 	%r436, %f747;
	mov.b32 	%r437, %f753;
	mov.b32 	%r442, %f748;
	mov.b32 	%r443, %f754;
	mov.b32 	%r455, %f517;
	mov.b32 	%r458, %f514;
	mov.b32 	%r550, %f771;
	mov.b32 	%r551, %f777;
	mov.b32 	%r556, %f772;
	mov.b32 	%r557, %f778;
	mov.u32 	%r3742, 999999999;
	cvt.u16.u32 	%rs247, %r1;
	@%p78 bra 	$L__BB0_140;
// %bb.139:                             // %L938
	ld.param.u64 	%rd1, [_Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5];
	and.b16  	%rs30, %rs247, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs247, %rs33;
	cvt.u32.u16 	%r562, %rs34;
	and.b32  	%r563, %r562, 255;
	mad.lo.s32 	%r564, %r563, 24, %r3;
	cvt.u16.u32 	%rs35, %r564;
	mul.hi.u16 	%rs36, %rs35, -7281;
	shr.u16 	%rs37, %rs36, 9;
	mul.lo.s16 	%rs38, %rs37, 576;
	sub.s16 	%rs39, %rs35, %rs38;
	cvt.u32.u16 	%r565, %rs39;
	mul.wide.u32 	%rd64, %r565, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.u32 	%r566, [%rd65];
	cvt.s32.s16 	%r567, %r566;
	shr.s32 	%r568, %r566, 16;
	mul.lo.s32 	%r569, %r568, 801;
	mad.lo.s32 	%r3742, %r567, 33, %r569;
$L__BB0_140:                            // %pass424
	xor.b32  	%r340, %r344, -2147483648;
	mov.b32 	%r392, %f735;
	mov.b32 	%r393, %f741;
	mov.b32 	%r395, %f736;
	mov.b32 	%r396, %f742;
	xor.b32  	%r439, %r442, -2147483648;
	xor.b32  	%r440, %r443, -2147483648;
	xor.b32  	%r454, %r458, -2147483648;
	mov.b32 	%r506, %f759;
	mov.b32 	%r507, %f765;
	mov.b32 	%r509, %f760;
	mov.b32 	%r510, %f766;
	xor.b32  	%r553, %r556, -2147483648;
	xor.b32  	%r554, %r557, -2147483648;
	and.b32  	%r570, %r1, 24;
	setp.ne.s32 	%p224, %r570, 24;
	cvt.u16.u32 	%rs248, %r228;
	mul.lo.s32 	%r3655, %r2, 1152;
	@%p224 bra 	$L__BB0_141;
// %bb.193:                             // %pass424.L1272_crit_edge
	mul.lo.s16 	%rs47, %rs248, 171;
	shr.u16 	%rs48, %rs47, 10;
	mul.lo.s16 	%rs49, %rs48, 6;
	sub.s16 	%rs50, %rs248, %rs49;
	cvt.u32.u16 	%r582, %rs50;
	and.b32  	%r3656, %r582, 255;
	mov.u32 	%r3657, 0;
	mov.u32 	%r3658, %r3657;
	bra.uni 	$L__BB0_142;
$L__BB0_141:                            // %pass461
	ld.param.u64 	%rd2, [_Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6];
	mul.lo.s32 	%r571, %r227, 144;
	mul.lo.s16 	%rs41, %rs248, 171;
	shr.u16 	%rs42, %rs41, 10;
	mul.lo.s16 	%rs43, %rs42, 6;
	sub.s16 	%rs44, %rs248, %rs43;
	cvt.u32.u16 	%r572, %rs44;
	and.b32  	%r3656, %r572, 255;
	and.b16  	%rs45, %rs44, 255;
	mul.wide.u16 	%r573, %rs45, 24;
	or.b32  	%r574, %r3655, %r3;
	add.s32 	%r575, %r574, %r571;
	add.s32 	%r576, %r575, %r573;
	mul.wide.u32 	%rd66, %r576, 4;
	add.s64 	%rd67, %rd2, %rd66;
	ld.global.u32 	%r3657, [%rd67];
	or.b32  	%r577, %r3, 576;
	add.s32 	%r578, %r577, %r3655;
	add.s32 	%r579, %r578, %r571;
	add.s32 	%r580, %r579, %r573;
	mul.wide.u32 	%rd68, %r580, 4;
	add.s64 	%rd69, %rd2, %rd68;
	ld.global.u32 	%r3658, [%rd69];
$L__BB0_142:                            // %L1272
	ld.param.u64 	%rd3, [_Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7];
	ld.param.u64 	%rd4, [_Z3frb13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8];
	// begin inline asm
	cvt.rn.f16x2.f32 %r339, %r341, %r340;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r342, %r344, %r341;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r391, %r393, %r392;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r394, %r396, %r395;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r435, %r437, %r436;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r438, %r440, %r439;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r441, %r443, %r442;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r444, %r437, %r436;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r453, %r455, %r454;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r456, %r458, %r455;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r505, %r507, %r506;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r508, %r510, %r509;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r549, %r551, %r550;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r552, %r554, %r553;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r555, %r557, %r556;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r558, %r551, %r550;
	// end inline asm
	mov.u32 	%r3659, 0;
	shl.b32 	%r91, %r5, 16;
	shl.b32 	%r584, %r1, 2;
	and.b32  	%r92, %r584, 60;
	shl.b32 	%r585, %r1, 3;
	and.b32  	%r93, %r585, 128;
	shl.b32 	%r94, %r2, 8;
	or.b32  	%r95, %r584, 64;
	or.b32  	%r96, %r93, %r94;
	add.s32 	%r97, %r3, 24;
	shr.u32 	%r586, %r1, 4;
	and.b32  	%r587, %r240, 30;
	or.b32  	%r588, %r587, %r586;
	mul.lo.s32 	%r98, %r588, 257;
	or.b32  	%r589, %r240, %r586;
	or.b32  	%r590, %r589, 32;
	mul.lo.s32 	%r99, %r590, 257;
	shr.u32 	%r591, %r3, 3;
	and.b32  	%r592, %r4, 224;
	and.b16  	%rs52, %rs247, 255;
	mul.lo.s16 	%rs53, %rs52, 171;
	shr.u16 	%rs54, %rs53, 12;
	mul.lo.s16 	%rs55, %rs54, 24;
	sub.s16 	%rs56, %rs247, %rs55;
	cvt.u32.u16 	%r593, %rs56;
	and.b32  	%r100, %r593, 255;
	mad.lo.s32 	%r101, %r591, 257, %r592;
	shr.u32 	%r594, %r97, 3;
	mad.lo.s32 	%r102, %r594, 257, %r592;
	add.s32 	%r595, %r3, 48;
	shr.u32 	%r596, %r595, 3;
	mad.lo.s32 	%r103, %r596, 257, %r592;
	add.s32 	%r597, %r3, 72;
	shr.u32 	%r598, %r597, 3;
	mad.lo.s32 	%r104, %r598, 257, %r592;
	or.b32  	%r599, %r591, 12;
	mad.lo.s32 	%r105, %r599, 257, %r592;
	add.s32 	%r600, %r3, 120;
	shr.u32 	%r601, %r600, 3;
	mad.lo.s32 	%r106, %r601, 257, %r592;
	add.s32 	%r602, %r3, 144;
	shr.u32 	%r603, %r602, 3;
	mad.lo.s32 	%r107, %r603, 257, %r592;
	add.s32 	%r604, %r3, 168;
	shr.u32 	%r605, %r604, 3;
	mad.lo.s32 	%r108, %r605, 257, %r592;
	or.b32  	%r606, %r591, 24;
	mad.lo.s32 	%r109, %r606, 257, %r592;
	add.s32 	%r607, %r3, 216;
	shr.u32 	%r608, %r607, 3;
	mad.lo.s32 	%r110, %r608, 257, %r592;
	add.s32 	%r609, %r3, 240;
	shr.u32 	%r610, %r609, 3;
	mad.lo.s32 	%r111, %r610, 257, %r592;
	add.s32 	%r611, %r3, 264;
	shr.u32 	%r612, %r611, 3;
	mad.lo.s32 	%r112, %r612, 257, %r592;
	or.b32  	%r613, %r591, 36;
	mad.lo.s32 	%r113, %r613, 257, %r592;
	add.s32 	%r614, %r3, 312;
	shr.u32 	%r615, %r614, 3;
	mad.lo.s32 	%r114, %r615, 257, %r592;
	add.s32 	%r616, %r3, 336;
	shr.u32 	%r617, %r616, 3;
	mad.lo.s32 	%r115, %r617, 257, %r592;
	add.s32 	%r618, %r3, 360;
	shr.u32 	%r619, %r618, 3;
	mad.lo.s32 	%r116, %r619, 257, %r592;
	or.b32  	%r620, %r591, 48;
	mad.lo.s32 	%r117, %r620, 257, %r592;
	add.s32 	%r621, %r3, 408;
	shr.u32 	%r622, %r621, 3;
	mad.lo.s32 	%r118, %r622, 257, %r592;
	add.s32 	%r623, %r3, 432;
	shr.u32 	%r624, %r623, 3;
	mad.lo.s32 	%r119, %r624, 257, %r592;
	add.s32 	%r625, %r3, 456;
	shr.u32 	%r626, %r625, 3;
	mad.lo.s32 	%r120, %r626, 257, %r592;
	or.b32  	%r627, %r591, 60;
	mad.lo.s32 	%r121, %r627, 257, %r592;
	add.s32 	%r628, %r3, 504;
	bfe.u32 	%r629, %r628, 3, 6;
	mad.lo.s32 	%r122, %r629, 257, %r592;
	mul.lo.s32 	%r630, %r3, 33;
	mad.lo.s32 	%r631, %r227, 4806, %r630;
	mad.lo.s32 	%r632, %r3656, 801, %r631;
	bfe.s32 	%r633, %r1, 3, 1;
	and.b32  	%r634, %r633, 514;
	mul.lo.s32 	%r635, %r586, 257;
	and.b32  	%r636, %r1, 1;
	neg.s32 	%r637, %r636;
	and.b32  	%r638, %r637, 4112;
	bfe.s32 	%r639, %r1, 2, 1;
	and.b32  	%r640, %r639, 1028;
	bfe.s32 	%r641, %r1, 1, 1;
	and.b32  	%r642, %r641, 2056;
	add.s32 	%r643, %r635, %r3;
	add.s32 	%r644, %r643, %r634;
	add.s32 	%r645, %r644, %r638;
	add.s32 	%r646, %r645, %r640;
	add.s32 	%r647, %r646, %r642;
	mul.wide.u32 	%rd70, %r647, 4;
	mov.u64 	%rd71, shmem;
	add.s64 	%rd6, %rd71, %rd70;
	or.b32  	%r648, %r3, 8256;
	add.s32 	%r649, %r648, %r635;
	add.s32 	%r650, %r649, %r634;
	add.s32 	%r651, %r650, %r638;
	add.s32 	%r652, %r651, %r640;
	add.s32 	%r653, %r652, %r642;
	mul.wide.u32 	%rd72, %r653, 4;
	add.s64 	%rd7, %rd71, %rd72;
	or.b32  	%r654, %r3, 32;
	add.s32 	%r655, %r654, %r635;
	add.s32 	%r656, %r655, %r634;
	add.s32 	%r657, %r656, %r638;
	add.s32 	%r658, %r657, %r640;
	add.s32 	%r659, %r658, %r642;
	mul.wide.u32 	%rd73, %r659, 4;
	add.s64 	%rd8, %rd71, %rd73;
	or.b32  	%r660, %r3, 8288;
	add.s32 	%r661, %r660, %r635;
	add.s32 	%r662, %r661, %r634;
	add.s32 	%r663, %r662, %r638;
	add.s32 	%r664, %r663, %r640;
	add.s32 	%r665, %r664, %r642;
	mul.wide.u32 	%rd74, %r665, 4;
	add.s64 	%rd9, %rd71, %rd74;
	shr.u32 	%r666, %r3, 4;
	mul.lo.s32 	%r667, %r227, 6;
	and.b32  	%r668, %r3, 1;
	neg.s32 	%r669, %r668;
	and.b32  	%r670, %r669, 8256;
	bfe.s32 	%r671, %r3, 1, 1;
	and.b32  	%r672, %r671, 4112;
	bfe.s32 	%r673, %r3, 3, 1;
	and.b32  	%r674, %r3, 8;
	setp.eq.s32 	%p225, %r674, 0;
	and.b32  	%r675, %r673, 1028;
	bfe.s32 	%r676, %r3, 2, 1;
	and.b32  	%r677, %r676, 2056;
	mad.lo.s32 	%r678, %r666, 514, %r667;
	add.s32 	%r679, %r678, %r670;
	add.s32 	%r680, %r679, %r672;
	add.s32 	%r681, %r680, %r675;
	add.s32 	%r682, %r681, %r677;
	add.s32 	%r683, %r682, %r3656;
	mul.wide.u32 	%rd75, %r683, 4;
	add.s64 	%rd10, %rd71, %rd75;
	bfe.s32 	%r684, %r97, 4, 1;
	and.b32  	%r685, %r684, 514;
	shr.u32 	%r686, %r97, 5;
	selp.b32 	%r687, 1028, 0, %p225;
	mad.lo.s32 	%r688, %r686, 257, %r667;
	add.s32 	%r689, %r688, %r670;
	add.s32 	%r690, %r689, %r672;
	add.s32 	%r691, %r690, %r687;
	add.s32 	%r692, %r691, %r677;
	add.s32 	%r693, %r692, %r685;
	add.s32 	%r694, %r693, %r3656;
	mul.wide.u32 	%rd76, %r694, 4;
	add.s64 	%rd11, %rd71, %rd76;
	add.s32 	%r695, %r683, 32;
	mul.wide.u32 	%rd77, %r695, 4;
	add.s64 	%rd12, %rd71, %rd77;
	add.s32 	%r696, %r694, 32;
	mul.wide.u32 	%rd78, %r696, 4;
	add.s64 	%rd13, %rd71, %rd78;
	mul.lo.s32 	%r697, %r7, 294912;
	mad.lo.s32 	%r698, %r3, 24, %r3655;
	add.s32 	%r123, %r698, %r100;
	cvt.s64.s32 	%rd14, %r697;
	cvt.u16.u32 	%rs57, %r97;
	and.b16  	%rs58, %rs57, 255;
	mul.lo.s16 	%rs59, %rs58, 171;
	shr.u16 	%rs60, %rs59, 13;
	mul.lo.s16 	%rs61, %rs60, 48;
	sub.s16 	%rs62, %rs57, %rs61;
	cvt.u32.u16 	%r699, %rs62;
	and.b32  	%r700, %r699, 255;
	or.b32  	%r701, %r3655, %r100;
	mad.lo.s32 	%r124, %r700, 24, %r701;
	mul.wide.u32 	%rd79, %r632, 4;
	add.s64 	%rd15, %rd71, %rd79;
	add.s32 	%r702, %r647, 64;
	mul.wide.u32 	%rd80, %r702, 4;
	add.s64 	%rd16, %rd71, %rd80;
	add.s32 	%r703, %r653, 64;
	mul.wide.u32 	%rd81, %r703, 4;
	add.s64 	%rd17, %rd71, %rd81;
	add.s32 	%r704, %r659, 64;
	mul.wide.u32 	%rd82, %r704, 4;
	add.s64 	%rd18, %rd71, %rd82;
	add.s32 	%r705, %r665, 64;
	mul.wide.u32 	%rd83, %r705, 4;
	add.s64 	%rd19, %rd71, %rd83;
	add.s32 	%r706, %r647, 128;
	mul.wide.u32 	%rd84, %r706, 4;
	add.s64 	%rd20, %rd71, %rd84;
	add.s32 	%r707, %r653, 128;
	mul.wide.u32 	%rd85, %r707, 4;
	add.s64 	%rd21, %rd71, %rd85;
	add.s32 	%r708, %r659, 128;
	mul.wide.u32 	%rd86, %r708, 4;
	add.s64 	%rd22, %rd71, %rd86;
	add.s32 	%r709, %r665, 128;
	mul.wide.u32 	%rd87, %r709, 4;
	add.s64 	%rd23, %rd71, %rd87;
	add.s32 	%r710, %r647, 192;
	mul.wide.u32 	%rd88, %r710, 4;
	add.s64 	%rd24, %rd71, %rd88;
	add.s32 	%r711, %r653, 192;
	mul.wide.u32 	%rd89, %r711, 4;
	add.s64 	%rd25, %rd71, %rd89;
	add.s32 	%r712, %r659, 192;
	mul.wide.u32 	%rd90, %r712, 4;
	add.s64 	%rd26, %rd71, %rd90;
	add.s32 	%r713, %r665, 192;
	mul.wide.u32 	%rd91, %r713, 4;
	add.s64 	%rd27, %rd71, %rd91;
	add.s32 	%r714, %r683, 64;
	mul.wide.u32 	%rd92, %r714, 4;
	add.s64 	%rd28, %rd71, %rd92;
	add.s32 	%r715, %r694, 64;
	mul.wide.u32 	%rd93, %r715, 4;
	add.s64 	%rd29, %rd71, %rd93;
	add.s32 	%r716, %r683, 96;
	mul.wide.u32 	%rd94, %r716, 4;
	add.s64 	%rd30, %rd71, %rd94;
	add.s32 	%r717, %r694, 96;
	mul.wide.u32 	%rd95, %r717, 4;
	add.s64 	%rd31, %rd71, %rd95;
	add.s32 	%r718, %r683, 128;
	mul.wide.u32 	%rd96, %r718, 4;
	add.s64 	%rd32, %rd71, %rd96;
	add.s32 	%r719, %r694, 128;
	mul.wide.u32 	%rd97, %r719, 4;
	add.s64 	%rd33, %rd71, %rd97;
	add.s32 	%r720, %r683, 160;
	mul.wide.u32 	%rd98, %r720, 4;
	add.s64 	%rd34, %rd71, %rd98;
	add.s32 	%r721, %r694, 160;
	mul.wide.u32 	%rd99, %r721, 4;
	add.s64 	%rd35, %rd71, %rd99;
	add.s32 	%r722, %r683, 192;
	mul.wide.u32 	%rd100, %r722, 4;
	add.s64 	%rd36, %rd71, %rd100;
	add.s32 	%r723, %r694, 192;
	mul.wide.u32 	%rd101, %r723, 4;
	add.s64 	%rd37, %rd71, %rd101;
	add.s32 	%r724, %r683, 224;
	mul.wide.u32 	%rd102, %r724, 4;
	add.s64 	%rd38, %rd71, %rd102;
	add.s32 	%r725, %r694, 224;
	mul.wide.u32 	%rd103, %r725, 4;
	add.s64 	%rd39, %rd71, %rd103;
	setp.gt.u32 	%p227, %r3, 7;
	setp.lt.u32 	%p228, %r1, 16;
	setp.lt.u32 	%p236, %r1, 24;
	mov.u32 	%r3689, %r3659;
	mov.u32 	%r3690, %r3659;
	mov.u32 	%r3691, %r3659;
	mov.u32 	%r3692, %r3659;
	bra.uni 	$L__BB0_143;
$L__BB0_165:                            // %L30693
                                        //   in Loop: Header=BB0_143 Depth=1
	add.s32 	%r226, %r3659, 48;
	setp.ne.s32 	%p274, %r3659, 432;
	mov.u32 	%r3659, %r226;
	@%p274 bra 	$L__BB0_143;
	bra.uni 	$L__BB0_166;
$L__BB0_143:                            // %L1275
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_146 Depth 2
                                        //     Child Loop BB0_156 Depth 2
	add.s32 	%r726, %r3659, %r5;
	setp.gt.s32 	%p226, %r6, %r726;
	@%p226 bra 	$L__BB0_144;
	bra.uni 	$L__BB0_166;
$L__BB0_144:                            // %oksrem586
                                        //   in Loop: Header=BB0_143 Depth=1
	mul.hi.u32 	%r920, %r3659, -1431655765;
	shr.u32 	%r921, %r920, 5;
	mul.lo.s32 	%r260, %r921, 48;
	add.s32 	%r922, %r260, %r3;
	cvt.u16.u32 	%rs63, %r922;
	shr.s16 	%rs64, %rs63, 15;
	shr.u16 	%rs65, %rs64, 7;
	add.s16 	%rs66, %rs63, %rs65;
	and.b16  	%rs67, %rs66, -512;
	sub.s16 	%rs68, %rs63, %rs67;
	cvt.u32.u16 	%r923, %rs68;
	shl.b32 	%r924, %r923, 16;
	or.b32  	%r925, %r924, %r92;
	or.b32  	%r926, %r925, %r93;
	or.b32  	%r927, %r926, %r94;
	add.s32 	%r928, %r927, %r91;
	shr.s32 	%r929, %r928, 31;
	shr.u32 	%r930, %r929, 7;
	add.s32 	%r931, %r928, %r930;
	shr.s32 	%r932, %r931, 25;
	setp.lt.s32 	%p230, %r928, 0;
	and.b32  	%r933, %r931, -33554432;
	setp.ne.s32 	%p231, %r933, %r928;
	and.pred  	%p232, %p230, %p231;
	selp.u32 	%r934, 1, 0, %p232;
	sub.s32 	%r935, %r934, %r932;
	shl.b32 	%r936, %r935, 25;
	add.s32 	%r937, %r936, %r928;
	mul.wide.s32 	%rd104, %r937, 4;
	add.s64 	%rd105, %rd3, %rd104;
	ld.global.v4.u32 	{%r938, %r939, %r940, %r941}, [%rd105];
	or.b32  	%r942, %r924, %r95;
	or.b32  	%r943, %r96, %r942;
	add.s32 	%r944, %r943, %r91;
	shr.s32 	%r945, %r944, 31;
	shr.u32 	%r946, %r945, 7;
	add.s32 	%r947, %r944, %r946;
	shr.u32 	%r948, %r947, 25;
	shr.u32 	%r949, %r944, 31;
	sub.s32 	%r950, %r949, %r948;
	shl.b32 	%r951, %r950, 25;
	or.b32  	%r952, %r944, 1;
	add.s32 	%r953, %r952, %r951;
	mul.wide.s32 	%rd106, %r953, 4;
	add.s64 	%rd107, %rd3, %rd106;
	ld.global.v4.u32 	{%r954, %r955, %r956, %r957}, [%rd107+-4];
	add.s32 	%r958, %r97, %r260;
	cvt.u16.u32 	%rs69, %r958;
	shr.s16 	%rs70, %rs69, 15;
	shr.u16 	%rs71, %rs70, 7;
	add.s16 	%rs72, %rs69, %rs71;
	and.b16  	%rs73, %rs72, -512;
	sub.s16 	%rs74, %rs69, %rs73;
	cvt.u32.u16 	%r959, %rs74;
	shl.b32 	%r960, %r959, 16;
	or.b32  	%r961, %r960, %r92;
	or.b32  	%r962, %r961, %r93;
	or.b32  	%r963, %r962, %r94;
	add.s32 	%r964, %r963, %r91;
	shr.s32 	%r965, %r964, 31;
	shr.u32 	%r966, %r965, 7;
	add.s32 	%r967, %r964, %r966;
	shr.s32 	%r968, %r967, 25;
	setp.lt.s32 	%p233, %r964, 0;
	and.b32  	%r969, %r967, -33554432;
	setp.ne.s32 	%p234, %r969, %r964;
	and.pred  	%p235, %p233, %p234;
	selp.u32 	%r970, 1, 0, %p235;
	sub.s32 	%r971, %r970, %r968;
	shl.b32 	%r972, %r971, 25;
	add.s32 	%r973, %r972, %r964;
	mul.wide.s32 	%rd108, %r973, 4;
	add.s64 	%rd109, %rd3, %rd108;
	ld.global.v4.u32 	{%r974, %r975, %r976, %r977}, [%rd109];
	or.b32  	%r978, %r960, %r95;
	or.b32  	%r979, %r96, %r978;
	add.s32 	%r980, %r979, %r91;
	shr.s32 	%r981, %r980, 31;
	shr.u32 	%r982, %r981, 7;
	add.s32 	%r983, %r980, %r982;
	shr.u32 	%r984, %r983, 25;
	shr.u32 	%r985, %r980, 31;
	sub.s32 	%r986, %r985, %r984;
	shl.b32 	%r987, %r986, 25;
	or.b32  	%r988, %r980, 1;
	add.s32 	%r989, %r988, %r987;
	mul.wide.s32 	%rd110, %r989, 4;
	add.s64 	%rd111, %rd3, %rd110;
	ld.global.v4.u32 	{%r990, %r991, %r992, %r993}, [%rd111+-4];
	selp.b32 	%r994, %r940, %r938, %p228;
	shfl.sync.bfly.b32	%r995, %r994, 16, 31, -1;
	selp.b32 	%r729, %r938, %r995, %p228;
	selp.b32 	%r734, %r995, %r940, %p228;
	selp.b32 	%r996, %r941, %r939, %p228;
	shfl.sync.bfly.b32	%r997, %r996, 16, 31, -1;
	selp.b32 	%r737, %r939, %r997, %p228;
	selp.b32 	%r742, %r997, %r941, %p228;
	selp.b32 	%r998, %r956, %r954, %p228;
	shfl.sync.bfly.b32	%r999, %r998, 16, 31, -1;
	selp.b32 	%r745, %r954, %r999, %p228;
	selp.b32 	%r750, %r999, %r956, %p228;
	selp.b32 	%r1000, %r957, %r955, %p228;
	shfl.sync.bfly.b32	%r1001, %r1000, 16, 31, -1;
	selp.b32 	%r753, %r955, %r1001, %p228;
	selp.b32 	%r758, %r1001, %r957, %p228;
	selp.b32 	%r1002, %r976, %r974, %p228;
	shfl.sync.bfly.b32	%r1003, %r1002, 16, 31, -1;
	selp.b32 	%r761, %r974, %r1003, %p228;
	selp.b32 	%r766, %r1003, %r976, %p228;
	selp.b32 	%r1004, %r977, %r975, %p228;
	shfl.sync.bfly.b32	%r1005, %r1004, 16, 31, -1;
	selp.b32 	%r769, %r975, %r1005, %p228;
	selp.b32 	%r774, %r1005, %r977, %p228;
	selp.b32 	%r1006, %r992, %r990, %p228;
	shfl.sync.bfly.b32	%r1007, %r1006, 16, 31, -1;
	selp.b32 	%r777, %r990, %r1007, %p228;
	selp.b32 	%r782, %r1007, %r992, %p228;
	selp.b32 	%r1008, %r993, %r991, %p228;
	shfl.sync.bfly.b32	%r1009, %r1008, 16, 31, -1;
	selp.b32 	%r785, %r991, %r1009, %p228;
	selp.b32 	%r790, %r1009, %r993, %p228;
	shl.b32 	%r730, %r734, 4;
	mov.u32 	%r728, 252645135;
	// begin inline asm
	lop3.b32 %r792, %r728, %r729, %r730, 202;
	// end inline asm
	shr.u32 	%r733, %r729, 4;
	// begin inline asm
	lop3.b32 %r808, %r728, %r733, %r734, 202;
	// end inline asm
	shl.b32 	%r738, %r742, 4;
	// begin inline asm
	lop3.b32 %r800, %r728, %r737, %r738, 202;
	// end inline asm
	shr.u32 	%r741, %r737, 4;
	// begin inline asm
	lop3.b32 %r816, %r728, %r741, %r742, 202;
	// end inline asm
	shl.b32 	%r746, %r750, 4;
	// begin inline asm
	lop3.b32 %r824, %r728, %r745, %r746, 202;
	// end inline asm
	shr.u32 	%r749, %r745, 4;
	// begin inline asm
	lop3.b32 %r840, %r728, %r749, %r750, 202;
	// end inline asm
	shl.b32 	%r754, %r758, 4;
	// begin inline asm
	lop3.b32 %r832, %r728, %r753, %r754, 202;
	// end inline asm
	shr.u32 	%r757, %r753, 4;
	// begin inline asm
	lop3.b32 %r848, %r728, %r757, %r758, 202;
	// end inline asm
	shl.b32 	%r762, %r766, 4;
	// begin inline asm
	lop3.b32 %r793, %r728, %r761, %r762, 202;
	// end inline asm
	shr.u32 	%r765, %r761, 4;
	// begin inline asm
	lop3.b32 %r809, %r728, %r765, %r766, 202;
	// end inline asm
	shl.b32 	%r770, %r774, 4;
	// begin inline asm
	lop3.b32 %r801, %r728, %r769, %r770, 202;
	// end inline asm
	shr.u32 	%r773, %r769, 4;
	// begin inline asm
	lop3.b32 %r817, %r728, %r773, %r774, 202;
	// end inline asm
	shl.b32 	%r778, %r782, 4;
	// begin inline asm
	lop3.b32 %r825, %r728, %r777, %r778, 202;
	// end inline asm
	shr.u32 	%r781, %r777, 4;
	// begin inline asm
	lop3.b32 %r841, %r728, %r781, %r782, 202;
	// end inline asm
	shl.b32 	%r786, %r790, 4;
	// begin inline asm
	lop3.b32 %r833, %r728, %r785, %r786, 202;
	// end inline asm
	shr.u32 	%r789, %r785, 4;
	// begin inline asm
	lop3.b32 %r849, %r728, %r789, %r790, 202;
	// end inline asm
	mov.u32 	%r794, 25152;
	// begin inline asm
	prmt.b32 %r856, %r792, %r793, %r794;
	// end inline asm
	mov.u32 	%r798, 29521;
	// begin inline asm
	prmt.b32 %r888, %r792, %r793, %r798;
	// end inline asm
	// begin inline asm
	prmt.b32 %r864, %r800, %r801, %r794;
	// end inline asm
	// begin inline asm
	prmt.b32 %r896, %r800, %r801, %r798;
	// end inline asm
	// begin inline asm
	prmt.b32 %r857, %r808, %r809, %r794;
	// end inline asm
	// begin inline asm
	prmt.b32 %r889, %r808, %r809, %r798;
	// end inline asm
	// begin inline asm
	prmt.b32 %r865, %r816, %r817, %r794;
	// end inline asm
	// begin inline asm
	prmt.b32 %r897, %r816, %r817, %r798;
	// end inline asm
	// begin inline asm
	prmt.b32 %r872, %r824, %r825, %r794;
	// end inline asm
	// begin inline asm
	prmt.b32 %r904, %r824, %r825, %r798;
	// end inline asm
	// begin inline asm
	prmt.b32 %r880, %r832, %r833, %r794;
	// end inline asm
	// begin inline asm
	prmt.b32 %r912, %r832, %r833, %r798;
	// end inline asm
	// begin inline asm
	prmt.b32 %r873, %r840, %r841, %r794;
	// end inline asm
	// begin inline asm
	prmt.b32 %r905, %r840, %r841, %r798;
	// end inline asm
	// begin inline asm
	prmt.b32 %r881, %r848, %r849, %r794;
	// end inline asm
	// begin inline asm
	prmt.b32 %r913, %r848, %r849, %r798;
	// end inline asm
	mov.u32 	%r914, 21520;
	// begin inline asm
	prmt.b32 %r855, %r856, %r857, %r914;
	// end inline asm
	mov.u32 	%r918, 30258;
	// begin inline asm
	prmt.b32 %r859, %r856, %r857, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r863, %r864, %r865, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r867, %r864, %r865, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r871, %r872, %r873, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r875, %r872, %r873, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r879, %r880, %r881, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r883, %r880, %r881, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r887, %r888, %r889, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r891, %r888, %r889, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r895, %r896, %r897, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r899, %r896, %r897, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r903, %r904, %r905, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r907, %r904, %r905, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r911, %r912, %r913, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r915, %r912, %r913, %r918;
	// end inline asm
	mul.hi.s16 	%rs75, %rs63, 10923;
	shr.u16 	%rs76, %rs75, 15;
	shr.s16 	%rs77, %rs75, 2;
	add.s16 	%rs78, %rs77, %rs76;
	mul.lo.s16 	%rs79, %rs78, 24;
	sub.s16 	%rs80, %rs63, %rs79;
	cvt.s32.s16 	%r1010, %rs80;
	add.s32 	%r1011, %r98, %r1010;
	mul.wide.s32 	%rd112, %r1011, 4;
	add.s64 	%rd114, %rd71, %rd112;
	st.shared.u32 	[%rd114], %r855;
	add.s32 	%r1012, %r1011, 128;
	mul.wide.u32 	%rd115, %r1012, 4;
	add.s64 	%rd116, %rd71, %rd115;
	st.shared.u32 	[%rd116], %r863;
	add.s32 	%r1013, %r1011, 64;
	mul.wide.u32 	%rd117, %r1013, 4;
	add.s64 	%rd118, %rd71, %rd117;
	st.shared.u32 	[%rd118], %r859;
	add.s32 	%r1014, %r1011, 192;
	mul.wide.u32 	%rd119, %r1014, 4;
	add.s64 	%rd120, %rd71, %rd119;
	st.shared.u32 	[%rd120], %r867;
	add.s32 	%r1015, %r99, %r1010;
	mul.wide.u32 	%rd121, %r1015, 4;
	add.s64 	%rd122, %rd71, %rd121;
	st.shared.u32 	[%rd122], %r871;
	add.s32 	%r1016, %r1015, 128;
	mul.wide.u32 	%rd123, %r1016, 4;
	add.s64 	%rd124, %rd71, %rd123;
	st.shared.u32 	[%rd124], %r879;
	add.s32 	%r1017, %r1015, 64;
	mul.wide.u32 	%rd125, %r1017, 4;
	add.s64 	%rd126, %rd71, %rd125;
	st.shared.u32 	[%rd126], %r875;
	add.s32 	%r1018, %r1015, 192;
	mul.wide.u32 	%rd127, %r1018, 4;
	add.s64 	%rd128, %rd71, %rd127;
	st.shared.u32 	[%rd128], %r883;
	add.s32 	%r1019, %r1011, 32;
	mul.wide.u32 	%rd129, %r1019, 4;
	add.s64 	%rd130, %rd71, %rd129;
	st.shared.u32 	[%rd130], %r887;
	add.s32 	%r1020, %r1011, 160;
	mul.wide.u32 	%rd131, %r1020, 4;
	add.s64 	%rd132, %rd71, %rd131;
	st.shared.u32 	[%rd132], %r895;
	add.s32 	%r1021, %r1011, 96;
	mul.wide.u32 	%rd133, %r1021, 4;
	add.s64 	%rd134, %rd71, %rd133;
	st.shared.u32 	[%rd134], %r891;
	add.s32 	%r1022, %r1011, 224;
	mul.wide.u32 	%rd135, %r1022, 4;
	add.s64 	%rd136, %rd71, %rd135;
	st.shared.u32 	[%rd136], %r899;
	add.s32 	%r1023, %r1015, 32;
	mul.wide.u32 	%rd137, %r1023, 4;
	add.s64 	%rd138, %rd71, %rd137;
	st.shared.u32 	[%rd138], %r903;
	add.s32 	%r1024, %r1015, 160;
	mul.wide.u32 	%rd139, %r1024, 4;
	add.s64 	%rd140, %rd71, %rd139;
	st.shared.u32 	[%rd140], %r911;
	add.s32 	%r1025, %r1015, 96;
	mul.wide.u32 	%rd141, %r1025, 4;
	add.s64 	%rd142, %rd71, %rd141;
	st.shared.u32 	[%rd142], %r907;
	add.s32 	%r1026, %r1015, 224;
	mul.wide.u32 	%rd143, %r1026, 4;
	add.s64 	%rd144, %rd71, %rd143;
	st.shared.u32 	[%rd144], %r915;
	bar.sync 	0;
	add.s32 	%r1027, %r260, %r100;
	cvt.u16.u32 	%rs81, %r1027;
	mul.hi.s16 	%rs82, %rs81, 10923;
	shr.u16 	%rs83, %rs82, 15;
	shr.s16 	%rs84, %rs82, 2;
	add.s16 	%rs85, %rs84, %rs83;
	mul.lo.s16 	%rs86, %rs85, 24;
	sub.s16 	%rs87, %rs81, %rs86;
	cvt.s32.s16 	%r1028, %rs87;
	add.s32 	%r1029, %r101, %r1028;
	mul.wide.s32 	%rd145, %r1029, 4;
	add.s64 	%rd146, %rd71, %rd145;
	ld.shared.u32 	%r1030, [%rd146];
	add.s32 	%r1031, %r102, %r1028;
	mul.wide.u32 	%rd147, %r1031, 4;
	add.s64 	%rd148, %rd71, %rd147;
	ld.shared.u32 	%r1032, [%rd148];
	add.s32 	%r1033, %r103, %r1028;
	mul.wide.u32 	%rd149, %r1033, 4;
	add.s64 	%rd150, %rd71, %rd149;
	ld.shared.u32 	%r1034, [%rd150];
	add.s32 	%r1035, %r104, %r1028;
	mul.wide.u32 	%rd151, %r1035, 4;
	add.s64 	%rd152, %rd71, %rd151;
	ld.shared.u32 	%r1036, [%rd152];
	add.s32 	%r1037, %r105, %r1028;
	mul.wide.u32 	%rd153, %r1037, 4;
	add.s64 	%rd154, %rd71, %rd153;
	ld.shared.u32 	%r1038, [%rd154];
	add.s32 	%r1039, %r106, %r1028;
	mul.wide.u32 	%rd155, %r1039, 4;
	add.s64 	%rd156, %rd71, %rd155;
	ld.shared.u32 	%r1040, [%rd156];
	add.s32 	%r1041, %r107, %r1028;
	mul.wide.u32 	%rd157, %r1041, 4;
	add.s64 	%rd158, %rd71, %rd157;
	ld.shared.u32 	%r1042, [%rd158];
	add.s32 	%r1043, %r108, %r1028;
	mul.wide.u32 	%rd159, %r1043, 4;
	add.s64 	%rd160, %rd71, %rd159;
	ld.shared.u32 	%r1044, [%rd160];
	add.s32 	%r1045, %r109, %r1028;
	mul.wide.u32 	%rd161, %r1045, 4;
	add.s64 	%rd162, %rd71, %rd161;
	ld.shared.u32 	%r1046, [%rd162];
	add.s32 	%r1047, %r110, %r1028;
	mul.wide.u32 	%rd163, %r1047, 4;
	add.s64 	%rd164, %rd71, %rd163;
	ld.shared.u32 	%r1048, [%rd164];
	add.s32 	%r1049, %r111, %r1028;
	mul.wide.u32 	%rd165, %r1049, 4;
	add.s64 	%rd166, %rd71, %rd165;
	ld.shared.u32 	%r1050, [%rd166];
	add.s32 	%r1051, %r112, %r1028;
	mul.wide.u32 	%rd167, %r1051, 4;
	add.s64 	%rd168, %rd71, %rd167;
	ld.shared.u32 	%r1052, [%rd168];
	add.s32 	%r1053, %r113, %r1028;
	mul.wide.u32 	%rd169, %r1053, 4;
	add.s64 	%rd170, %rd71, %rd169;
	ld.shared.u32 	%r1054, [%rd170];
	add.s32 	%r1055, %r114, %r1028;
	mul.wide.u32 	%rd171, %r1055, 4;
	add.s64 	%rd172, %rd71, %rd171;
	ld.shared.u32 	%r1056, [%rd172];
	add.s32 	%r1057, %r115, %r1028;
	mul.wide.u32 	%rd173, %r1057, 4;
	add.s64 	%rd174, %rd71, %rd173;
	ld.shared.u32 	%r1058, [%rd174];
	add.s32 	%r1059, %r116, %r1028;
	mul.wide.u32 	%rd175, %r1059, 4;
	add.s64 	%rd176, %rd71, %rd175;
	ld.shared.u32 	%r1060, [%rd176];
	add.s32 	%r1061, %r117, %r1028;
	mul.wide.u32 	%rd177, %r1061, 4;
	add.s64 	%rd178, %rd71, %rd177;
	ld.shared.u32 	%r1062, [%rd178];
	add.s32 	%r1063, %r118, %r1028;
	mul.wide.u32 	%rd179, %r1063, 4;
	add.s64 	%rd180, %rd71, %rd179;
	ld.shared.u32 	%r1064, [%rd180];
	add.s32 	%r1065, %r119, %r1028;
	mul.wide.u32 	%rd181, %r1065, 4;
	add.s64 	%rd182, %rd71, %rd181;
	ld.shared.u32 	%r1066, [%rd182];
	add.s32 	%r1067, %r120, %r1028;
	mul.wide.u32 	%rd183, %r1067, 4;
	add.s64 	%rd184, %rd71, %rd183;
	ld.shared.u32 	%r1068, [%rd184];
	add.s32 	%r1069, %r121, %r1028;
	mul.wide.u32 	%rd185, %r1069, 4;
	add.s64 	%rd186, %rd71, %rd185;
	ld.shared.u32 	%r1070, [%rd186];
	add.s32 	%r1071, %r122, %r1028;
	mul.wide.s32 	%rd187, %r1071, 4;
	add.s64 	%rd188, %rd71, %rd187;
	ld.shared.u32 	%r1072, [%rd188];
	bar.sync 	0;
	shfl.sync.idx.b32	%r1073, %r3742, 0, 31, -1;
	shfl.sync.idx.b32	%r1074, %r3742, 1, 31, -1;
	shfl.sync.idx.b32	%r1075, %r3742, 2, 31, -1;
	shfl.sync.idx.b32	%r1076, %r3742, 3, 31, -1;
	shfl.sync.idx.b32	%r1077, %r3742, 4, 31, -1;
	shfl.sync.idx.b32	%r1078, %r3742, 5, 31, -1;
	shfl.sync.idx.b32	%r1079, %r3742, 6, 31, -1;
	shfl.sync.idx.b32	%r1080, %r3742, 7, 31, -1;
	shfl.sync.idx.b32	%r1081, %r3742, 8, 31, -1;
	shfl.sync.idx.b32	%r1082, %r3742, 9, 31, -1;
	shfl.sync.idx.b32	%r1083, %r3742, 10, 31, -1;
	shfl.sync.idx.b32	%r1084, %r3742, 11, 31, -1;
	shfl.sync.idx.b32	%r1085, %r3742, 12, 31, -1;
	shfl.sync.idx.b32	%r1086, %r3742, 13, 31, -1;
	shfl.sync.idx.b32	%r1087, %r3742, 14, 31, -1;
	shfl.sync.idx.b32	%r1088, %r3742, 15, 31, -1;
	shfl.sync.idx.b32	%r1089, %r3742, 16, 31, -1;
	shfl.sync.idx.b32	%r1090, %r3742, 17, 31, -1;
	shfl.sync.idx.b32	%r1091, %r3742, 18, 31, -1;
	shfl.sync.idx.b32	%r1092, %r3742, 19, 31, -1;
	shfl.sync.idx.b32	%r1093, %r3742, 20, 31, -1;
	shfl.sync.idx.b32	%r1094, %r3742, 21, 31, -1;
	shfl.sync.idx.b32	%r1095, %r3742, 22, 31, -1;
	shfl.sync.idx.b32	%r1096, %r3742, 23, 31, -1;
	add.s32 	%r1097, %r1073, %r1028;
	mul.wide.s32 	%rd189, %r1097, 4;
	add.s64 	%rd190, %rd71, %rd189;
	st.shared.u32 	[%rd190], %r1030;
	add.s32 	%r1098, %r1074, %r1028;
	mul.wide.s32 	%rd191, %r1098, 4;
	add.s64 	%rd192, %rd71, %rd191;
	st.shared.u32 	[%rd192], %r1032;
	add.s32 	%r1099, %r1075, %r1028;
	mul.wide.s32 	%rd193, %r1099, 4;
	add.s64 	%rd194, %rd71, %rd193;
	st.shared.u32 	[%rd194], %r1034;
	add.s32 	%r1100, %r1076, %r1028;
	mul.wide.s32 	%rd195, %r1100, 4;
	add.s64 	%rd196, %rd71, %rd195;
	st.shared.u32 	[%rd196], %r1036;
	add.s32 	%r1101, %r1077, %r1028;
	mul.wide.s32 	%rd197, %r1101, 4;
	add.s64 	%rd198, %rd71, %rd197;
	st.shared.u32 	[%rd198], %r1038;
	add.s32 	%r1102, %r1078, %r1028;
	mul.wide.s32 	%rd199, %r1102, 4;
	add.s64 	%rd200, %rd71, %rd199;
	st.shared.u32 	[%rd200], %r1040;
	add.s32 	%r1103, %r1079, %r1028;
	mul.wide.s32 	%rd201, %r1103, 4;
	add.s64 	%rd202, %rd71, %rd201;
	st.shared.u32 	[%rd202], %r1042;
	add.s32 	%r1104, %r1080, %r1028;
	mul.wide.s32 	%rd203, %r1104, 4;
	add.s64 	%rd204, %rd71, %rd203;
	st.shared.u32 	[%rd204], %r1044;
	add.s32 	%r1105, %r1081, %r1028;
	mul.wide.s32 	%rd205, %r1105, 4;
	add.s64 	%rd206, %rd71, %rd205;
	st.shared.u32 	[%rd206], %r1046;
	add.s32 	%r1106, %r1082, %r1028;
	mul.wide.s32 	%rd207, %r1106, 4;
	add.s64 	%rd208, %rd71, %rd207;
	st.shared.u32 	[%rd208], %r1048;
	add.s32 	%r1107, %r1083, %r1028;
	mul.wide.s32 	%rd209, %r1107, 4;
	add.s64 	%rd210, %rd71, %rd209;
	st.shared.u32 	[%rd210], %r1050;
	add.s32 	%r1108, %r1084, %r1028;
	mul.wide.s32 	%rd211, %r1108, 4;
	add.s64 	%rd212, %rd71, %rd211;
	st.shared.u32 	[%rd212], %r1052;
	add.s32 	%r1109, %r1085, %r1028;
	mul.wide.s32 	%rd213, %r1109, 4;
	add.s64 	%rd214, %rd71, %rd213;
	st.shared.u32 	[%rd214], %r1054;
	add.s32 	%r1110, %r1086, %r1028;
	mul.wide.s32 	%rd215, %r1110, 4;
	add.s64 	%rd216, %rd71, %rd215;
	st.shared.u32 	[%rd216], %r1056;
	add.s32 	%r1111, %r1087, %r1028;
	mul.wide.s32 	%rd217, %r1111, 4;
	add.s64 	%rd218, %rd71, %rd217;
	st.shared.u32 	[%rd218], %r1058;
	add.s32 	%r1112, %r1088, %r1028;
	mul.wide.s32 	%rd219, %r1112, 4;
	add.s64 	%rd220, %rd71, %rd219;
	st.shared.u32 	[%rd220], %r1060;
	add.s32 	%r1113, %r1089, %r1028;
	mul.wide.s32 	%rd221, %r1113, 4;
	add.s64 	%rd222, %rd71, %rd221;
	st.shared.u32 	[%rd222], %r1062;
	add.s32 	%r1114, %r1090, %r1028;
	mul.wide.s32 	%rd223, %r1114, 4;
	add.s64 	%rd224, %rd71, %rd223;
	st.shared.u32 	[%rd224], %r1064;
	add.s32 	%r1115, %r1091, %r1028;
	mul.wide.s32 	%rd225, %r1115, 4;
	add.s64 	%rd226, %rd71, %rd225;
	st.shared.u32 	[%rd226], %r1066;
	add.s32 	%r1116, %r1092, %r1028;
	mul.wide.s32 	%rd227, %r1116, 4;
	add.s64 	%rd228, %rd71, %rd227;
	st.shared.u32 	[%rd228], %r1068;
	add.s32 	%r1117, %r1093, %r1028;
	mul.wide.s32 	%rd229, %r1117, 4;
	add.s64 	%rd230, %rd71, %rd229;
	st.shared.u32 	[%rd230], %r1070;
	selp.b32 	%r1118, 0, %r1072, %p227;
	add.s32 	%r1119, %r1094, %r1028;
	mul.wide.s32 	%rd231, %r1119, 4;
	add.s64 	%rd232, %rd71, %rd231;
	st.shared.u32 	[%rd232], %r1118;
	add.s32 	%r1120, %r1095, %r1028;
	mul.wide.s32 	%rd233, %r1120, 4;
	add.s64 	%rd234, %rd71, %rd233;
	mov.u32 	%r3664, 0;
	st.shared.u32 	[%rd234], %r3664;
	add.s32 	%r1121, %r1096, %r1028;
	mul.wide.s32 	%rd235, %r1121, 4;
	add.s64 	%rd236, %rd71, %rd235;
	st.shared.u32 	[%rd236], %r3664;
	bar.sync 	0;
	mov.u32 	%r3665, %r3664;
	mov.u32 	%r3666, %r3664;
	mov.u32 	%r3667, %r3664;
	mov.u32 	%r3668, %r3664;
	mov.u32 	%r3669, %r3664;
	mov.u32 	%r3670, %r3664;
	mov.u32 	%r3671, %r3664;
	mov.u32 	%r3672, %r3664;
	mov.u32 	%r3673, %r3664;
	mov.u32 	%r3674, %r3664;
	mov.u32 	%r3675, %r3664;
	mov.u32 	%r3676, %r3664;
	mov.u32 	%r3677, %r3664;
	mov.u32 	%r3678, %r3664;
	mov.u32 	%r3679, %r3664;
	mov.u32 	%r3680, %r3664;
	mov.u32 	%r3681, %r3664;
	mov.u32 	%r3682, %r3664;
	mov.u32 	%r3683, %r3664;
	mov.u32 	%r3684, %r3664;
	mov.u32 	%r3685, %r3664;
	mov.u32 	%r3686, %r3664;
	mov.u32 	%r3687, %r3664;
	@%p78 bra 	$L__BB0_145;
// %bb.194:                             // %oksrem3917
                                        //   in Loop: Header=BB0_143 Depth=1
	cvt.u16.u32 	%rs88, %r260;
	mul.hi.s16 	%rs89, %rs88, 10923;
	shr.u16 	%rs90, %rs89, 15;
	shr.s16 	%rs91, %rs89, 2;
	add.s16 	%rs92, %rs91, %rs90;
	mul.lo.s16 	%rs93, %rs92, 24;
	sub.s16 	%rs94, %rs88, %rs93;
	cvt.s32.s16 	%r1122, %rs94;
	mul.wide.s32 	%rd237, %r1122, 4;
	add.s64 	%rd238, %rd15, %rd237;
	ld.shared.u32 	%r3664, [%rd238];
	ld.shared.u32 	%r3665, [%rd15+4];
	ld.shared.u32 	%r3666, [%rd15+8];
	ld.shared.u32 	%r3667, [%rd15+12];
	ld.shared.u32 	%r3668, [%rd15+16];
	ld.shared.u32 	%r3669, [%rd15+20];
	ld.shared.u32 	%r3670, [%rd15+24];
	ld.shared.u32 	%r3671, [%rd15+28];
	ld.shared.u32 	%r3672, [%rd15+32];
	ld.shared.u32 	%r3673, [%rd15+36];
	ld.shared.u32 	%r3674, [%rd15+40];
	ld.shared.u32 	%r3675, [%rd15+44];
	ld.shared.u32 	%r3676, [%rd15+48];
	ld.shared.u32 	%r3677, [%rd15+52];
	ld.shared.u32 	%r3678, [%rd15+56];
	ld.shared.u32 	%r3679, [%rd15+60];
	add.s16 	%rs95, %rs88, 16;
	mul.hi.s16 	%rs96, %rs95, 10923;
	shr.u16 	%rs97, %rs96, 15;
	shr.s16 	%rs98, %rs96, 2;
	add.s16 	%rs99, %rs98, %rs97;
	mul.lo.s16 	%rs100, %rs99, 24;
	sub.s16 	%rs101, %rs95, %rs100;
	cvt.s32.s16 	%r1123, %rs101;
	mul.wide.s32 	%rd239, %r1123, 4;
	add.s64 	%rd240, %rd15, %rd239;
	ld.shared.u32 	%r3680, [%rd240];
	add.s16 	%rs102, %rs88, 17;
	mul.hi.s16 	%rs103, %rs102, 10923;
	shr.u16 	%rs104, %rs103, 15;
	shr.s16 	%rs105, %rs103, 2;
	add.s16 	%rs106, %rs105, %rs104;
	mul.lo.s16 	%rs107, %rs106, 24;
	sub.s16 	%rs108, %rs102, %rs107;
	cvt.s32.s16 	%r1124, %rs108;
	mul.wide.s32 	%rd241, %r1124, 4;
	add.s64 	%rd242, %rd15, %rd241;
	ld.shared.u32 	%r3681, [%rd242];
	add.s16 	%rs109, %rs88, 18;
	mul.hi.s16 	%rs110, %rs109, 10923;
	shr.u16 	%rs111, %rs110, 15;
	shr.s16 	%rs112, %rs110, 2;
	add.s16 	%rs113, %rs112, %rs111;
	mul.lo.s16 	%rs114, %rs113, 24;
	sub.s16 	%rs115, %rs109, %rs114;
	cvt.s32.s16 	%r1125, %rs115;
	mul.wide.s32 	%rd243, %r1125, 4;
	add.s64 	%rd244, %rd15, %rd243;
	ld.shared.u32 	%r3682, [%rd244];
	add.s16 	%rs116, %rs88, 19;
	mul.hi.s16 	%rs117, %rs116, 10923;
	shr.u16 	%rs118, %rs117, 15;
	shr.s16 	%rs119, %rs117, 2;
	add.s16 	%rs120, %rs119, %rs118;
	mul.lo.s16 	%rs121, %rs120, 24;
	sub.s16 	%rs122, %rs116, %rs121;
	cvt.s32.s16 	%r1126, %rs122;
	mul.wide.s32 	%rd245, %r1126, 4;
	add.s64 	%rd246, %rd15, %rd245;
	ld.shared.u32 	%r3683, [%rd246];
	add.s16 	%rs123, %rs88, 20;
	mul.hi.s16 	%rs124, %rs123, 10923;
	shr.u16 	%rs125, %rs124, 15;
	shr.s16 	%rs126, %rs124, 2;
	add.s16 	%rs127, %rs126, %rs125;
	mul.lo.s16 	%rs128, %rs127, 24;
	sub.s16 	%rs129, %rs123, %rs128;
	cvt.s32.s16 	%r1127, %rs129;
	mul.wide.s32 	%rd247, %r1127, 4;
	add.s64 	%rd248, %rd15, %rd247;
	ld.shared.u32 	%r3684, [%rd248];
	add.s16 	%rs130, %rs88, 21;
	mul.hi.s16 	%rs131, %rs130, 10923;
	shr.u16 	%rs132, %rs131, 15;
	shr.s16 	%rs133, %rs131, 2;
	add.s16 	%rs134, %rs133, %rs132;
	mul.lo.s16 	%rs135, %rs134, 24;
	sub.s16 	%rs136, %rs130, %rs135;
	cvt.s32.s16 	%r1128, %rs136;
	mul.wide.s32 	%rd249, %r1128, 4;
	add.s64 	%rd250, %rd15, %rd249;
	ld.shared.u32 	%r3685, [%rd250];
	add.s16 	%rs137, %rs88, 22;
	mul.hi.s16 	%rs138, %rs137, 10923;
	shr.u16 	%rs139, %rs138, 15;
	shr.s16 	%rs140, %rs138, 2;
	add.s16 	%rs141, %rs140, %rs139;
	mul.lo.s16 	%rs142, %rs141, 24;
	sub.s16 	%rs143, %rs137, %rs142;
	cvt.s32.s16 	%r1129, %rs143;
	mul.wide.s32 	%rd251, %r1129, 4;
	add.s64 	%rd252, %rd15, %rd251;
	ld.shared.u32 	%r3686, [%rd252];
	add.s16 	%rs144, %rs88, 23;
	mul.hi.s16 	%rs145, %rs144, 10923;
	shr.u16 	%rs146, %rs145, 15;
	shr.s16 	%rs147, %rs145, 2;
	add.s16 	%rs148, %rs147, %rs146;
	mul.lo.s16 	%rs149, %rs148, 24;
	sub.s16 	%rs150, %rs144, %rs149;
	cvt.s32.s16 	%r1130, %rs150;
	mul.wide.s32 	%rd253, %r1130, 4;
	add.s64 	%rd254, %rd15, %rd253;
	ld.shared.u32 	%r3687, [%rd254];
$L__BB0_145:                            // %L11422
                                        //   in Loop: Header=BB0_143 Depth=1
	bar.sync 	0;
	mov.u32 	%r3688, 12;
	bra.uni 	$L__BB0_146;
$L__BB0_153:                            // %L21048
                                        //   in Loop: Header=BB0_146 Depth=2
	add.s32 	%r3690, %r3690, 1;
	mov.u32 	%r3689, 0;
	mov.u32 	%r3691, %r3689;
	mov.u32 	%r3692, %r3689;
$L__BB0_154:                            // %L21049
                                        //   in Loop: Header=BB0_146 Depth=2
	bar.sync 	0;
	add.s32 	%r3688, %r3688, -4;
	setp.ne.s32 	%p254, %r3688, -12;
	@%p254 bra 	$L__BB0_146;
	bra.uni 	$L__BB0_155;
$L__BB0_146:                            // %L11448
                                        //   Parent Loop BB0_143 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p237, %r3688, 12;
	selp.b32 	%r1669, %r3664, 0, %p237;
	setp.eq.s32 	%p238, %r3688, 8;
	selp.b32 	%r1670, %r3668, %r1669, %p238;
	setp.eq.s32 	%p239, %r3688, 4;
	selp.b32 	%r1671, %r3672, %r1670, %p239;
	setp.eq.s32 	%p240, %r3688, 0;
	selp.b32 	%r1672, %r3676, %r1671, %p240;
	setp.eq.s32 	%p241, %r3688, -4;
	selp.b32 	%r1673, %r3680, %r1672, %p241;
	setp.eq.s32 	%p242, %r3688, -8;
	selp.b32 	%r1674, %r3684, %r1673, %p242;
	selp.b32 	%r1675, %r3665, 0, %p237;
	selp.b32 	%r1676, %r3669, %r1675, %p238;
	selp.b32 	%r1677, %r3673, %r1676, %p239;
	selp.b32 	%r1678, %r3677, %r1677, %p240;
	selp.b32 	%r1679, %r3681, %r1678, %p241;
	selp.b32 	%r1680, %r3685, %r1679, %p242;
	selp.b32 	%r1681, %r3666, 0, %p237;
	selp.b32 	%r1682, %r3670, %r1681, %p238;
	selp.b32 	%r1683, %r3674, %r1682, %p239;
	selp.b32 	%r1684, %r3678, %r1683, %p240;
	selp.b32 	%r1685, %r3682, %r1684, %p241;
	selp.b32 	%r1686, %r3686, %r1685, %p242;
	selp.b32 	%r1687, %r3667, 0, %p237;
	selp.b32 	%r1688, %r3671, %r1687, %p238;
	selp.b32 	%r1689, %r3675, %r1688, %p239;
	selp.b32 	%r1690, %r3679, %r1689, %p240;
	selp.b32 	%r1691, %r3683, %r1690, %p241;
	selp.b32 	%r1692, %r3687, %r1691, %p242;
	mov.u16 	%rs188, 25600;
	// begin inline asm
	mov.b32 %r1137, {%rs188, %rs188};
	// end inline asm
	mov.u16 	%rs190, 21504;
	// begin inline asm
	mov.b32 %r1148, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1136, %r1674, -2004318072;
	mov.u32 	%r1273, 983055;
	// begin inline asm
	lop3.b32 %r1134, %r1273, %r1136, %r1137, 202;
	// end inline asm
	mov.u16 	%rs194, 18432;
	// begin inline asm
	mov.b32 %r1138, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1139, %r1137, %r1138;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1142, %r1134, %r1139;
	// end inline asm
	mov.u32 	%r1284, 15728880;
	// begin inline asm
	lop3.b32 %r1145, %r1284, %r1136, %r1148, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1149, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1150, %r1148, %r1149;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1153, %r1145, %r1150;
	// end inline asm
	// begin inline asm
	mov.b32 %r1183, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r1194, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1182, %r1680, -2004318072;
	// begin inline asm
	lop3.b32 %r1180, %r1273, %r1182, %r1183, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1184, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1185, %r1183, %r1184;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1188, %r1180, %r1185;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1191, %r1284, %r1182, %r1194, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1195, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1196, %r1194, %r1195;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1199, %r1191, %r1196;
	// end inline asm
	// begin inline asm
	mov.b32 %r1229, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r1240, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1228, %r1686, -2004318072;
	// begin inline asm
	lop3.b32 %r1226, %r1273, %r1228, %r1229, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1230, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1231, %r1229, %r1230;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1234, %r1226, %r1231;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1237, %r1284, %r1228, %r1240, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1241, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1242, %r1240, %r1241;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1245, %r1237, %r1242;
	// end inline asm
	// begin inline asm
	mov.b32 %r1275, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r1286, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1274, %r1692, -2004318072;
	// begin inline asm
	lop3.b32 %r1272, %r1273, %r1274, %r1275, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1276, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1277, %r1275, %r1276;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1280, %r1272, %r1277;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1283, %r1284, %r1274, %r1286, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1287, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1288, %r1286, %r1287;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1291, %r1283, %r1288;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3657;
    mov.b32 {%r2re, %r2im}, %r1142;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1316, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3658;
    mov.b32 {%r2re, %r2im}, %r1153;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1319, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3657;
    mov.b32 {%r2re, %r2im}, %r1188;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1322, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3658;
    mov.b32 {%r2re, %r2im}, %r1199;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1325, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3657;
    mov.b32 {%r2re, %r2im}, %r1234;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1328, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3658;
    mov.b32 {%r2re, %r2im}, %r1245;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1331, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3657;
    mov.b32 {%r2re, %r2im}, %r1280;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1334, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3658;
    mov.b32 {%r2re, %r2im}, %r1291;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1337, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1668, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1403, %r1400}, {%r339, %r342}, {%r1316}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1412, %r1409}, {%r339, %r342}, {%r1319}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1421, %r1418}, {%r339, %r342}, {%r1322}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1430, %r1427}, {%r339, %r342}, {%r1325}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1439, %r1436}, {%r339, %r342}, {%r1328}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1448, %r1445}, {%r339, %r342}, {%r1331}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1457, %r1454}, {%r339, %r342}, {%r1334}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1466, %r1463}, {%r339, %r342}, {%r1337}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1396, %r394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1398, %r1396, %r1400;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1401, %r391, %r1403, %r1398;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1405, %r394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1407, %r1405, %r1409;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1410, %r391, %r1412, %r1407;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1414, %r394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1416, %r1414, %r1418;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1419, %r391, %r1421, %r1416;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1423, %r394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1425, %r1423, %r1427;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1428, %r391, %r1430, %r1425;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1432, %r394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1434, %r1432, %r1436;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1437, %r391, %r1439, %r1434;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1441, %r394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1443, %r1441, %r1445;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1446, %r391, %r1448, %r1443;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1450, %r394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1452, %r1450, %r1454;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1455, %r391, %r1457, %r1452;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1459, %r394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1461, %r1459, %r1463;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1464, %r391, %r1466, %r1461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1468, %r394, %r1403;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1471, %r391, %r1400, %r1468;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1475, %r394, %r1412;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1478, %r391, %r1409, %r1475;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1482, %r394, %r1421;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1485, %r391, %r1418, %r1482;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1489, %r394, %r1430;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1492, %r391, %r1427, %r1489;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1496, %r394, %r1439;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1499, %r391, %r1436, %r1496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1503, %r394, %r1448;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1506, %r391, %r1445, %r1503;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1510, %r394, %r1457;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1513, %r391, %r1454, %r1510;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1517, %r394, %r1466;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1520, %r391, %r1463, %r1517;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1605, %r1606}, {%r435, %r441, %r438, %r444}, {%r1401, %r1471}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1613, %r1614}, {%r435, %r441, %r438, %r444}, {%r1410, %r1478}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1621, %r1622}, {%r435, %r441, %r438, %r444}, {%r1419, %r1485}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1629, %r1630}, {%r435, %r441, %r438, %r444}, {%r1428, %r1492}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1637, %r1638}, {%r435, %r441, %r438, %r444}, {%r1437, %r1499}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1645, %r1646}, {%r435, %r441, %r438, %r444}, {%r1446, %r1506}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1653, %r1654}, {%r435, %r441, %r438, %r444}, {%r1455, %r1513}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1661, %r1662}, {%r435, %r441, %r438, %r444}, {%r1464, %r1520}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	prmt.b32 %r1604, %r1605, %r1606, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1608, %r1605, %r1606, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1612, %r1613, %r1614, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1616, %r1613, %r1614, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1620, %r1621, %r1622, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1624, %r1621, %r1622, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1628, %r1629, %r1630, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1632, %r1629, %r1630, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1636, %r1637, %r1638, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1640, %r1637, %r1638, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1644, %r1645, %r1646, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1648, %r1645, %r1646, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1652, %r1653, %r1654, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1656, %r1653, %r1654, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1660, %r1661, %r1662, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1664, %r1661, %r1662, %r918;
	// end inline asm
	st.shared.u32 	[%rd6], %r1604;
	st.shared.u32 	[%rd7], %r1608;
	st.shared.u32 	[%rd8], %r1612;
	st.shared.u32 	[%rd9], %r1616;
	st.shared.u32 	[%rd16], %r1620;
	st.shared.u32 	[%rd17], %r1624;
	st.shared.u32 	[%rd18], %r1628;
	st.shared.u32 	[%rd19], %r1632;
	st.shared.u32 	[%rd20], %r1636;
	st.shared.u32 	[%rd21], %r1640;
	st.shared.u32 	[%rd22], %r1644;
	st.shared.u32 	[%rd23], %r1648;
	st.shared.u32 	[%rd24], %r1652;
	st.shared.u32 	[%rd25], %r1656;
	st.shared.u32 	[%rd26], %r1660;
	st.shared.u32 	[%rd27], %r1664;
	bar.sync 	0;
	mov.u32 	%r3693, %r1668;
	mov.u32 	%r3694, %r1668;
	mov.u32 	%r3695, %r1668;
	mov.u32 	%r3696, %r1668;
	@%p236 bra 	$L__BB0_195;
	bra.uni 	$L__BB0_147;
$L__BB0_195:                            // %pass7541
                                        //   in Loop: Header=BB0_146 Depth=2
	ld.shared.u32 	%r3693, [%rd10];
	ld.shared.u32 	%r3694, [%rd11];
	ld.shared.u32 	%r3695, [%rd12];
	ld.shared.u32 	%r3696, [%rd13];
$L__BB0_147:                            // %L16953
                                        //   in Loop: Header=BB0_146 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1728, %r1725}, {%r453, %r456}, {%r3693}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1737, %r1734}, {%r453, %r456}, {%r3694}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1746, %r1743}, {%r453, %r456}, {%r3695}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1755, %r1752}, {%r453, %r456}, {%r3696}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1721, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1723, %r1721, %r1725;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1726, %r505, %r1728, %r1723;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1730, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1732, %r1730, %r1734;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1735, %r505, %r1737, %r1732;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1739, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1741, %r1739, %r1743;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1744, %r505, %r1746, %r1741;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1748, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1750, %r1748, %r1752;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1753, %r505, %r1755, %r1750;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1757, %r508, %r1728;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1760, %r505, %r1725, %r1757;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1764, %r508, %r1737;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1767, %r505, %r1734, %r1764;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1771, %r508, %r1746;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1774, %r505, %r1743, %r1771;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1778, %r508, %r1755;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1781, %r505, %r1752, %r1778;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1826, %r1829}, {%r549, %r555, %r552, %r558}, {%r1726, %r1760}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1845, %r1848}, {%r549, %r555, %r552, %r558}, {%r1735, %r1767}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1833, %r1837}, {%r549, %r555, %r552, %r558}, {%r1744, %r1774}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1852, %r1856}, {%r549, %r555, %r552, %r558}, {%r1753, %r1781}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1825, %r1826, %r1826;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1828, %r1829, %r1829, %r1825;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1832, %r1833, %r1833, %r1828;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1836, %r1837, %r1837, %r1832;
	// end inline asm
	mov.u32 	%r1860, 442899046;
	// begin inline asm
	fma.rn.f16x2 %r1840, %r1860, %r1836, %r3692;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1844, %r1845, %r1845;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1847, %r1848, %r1848, %r1844;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1851, %r1852, %r1852, %r1847;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1855, %r1856, %r1856, %r1851;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1859, %r1860, %r1855, %r3691;
	// end inline asm
	mov.u32 	%r3697, %r1668;
	mov.u32 	%r3698, %r1668;
	mov.u32 	%r3699, %r1668;
	mov.u32 	%r3700, %r1668;
	@%p236 bra 	$L__BB0_196;
	bra.uni 	$L__BB0_148;
$L__BB0_196:                            // %pass8146
                                        //   in Loop: Header=BB0_146 Depth=2
	ld.shared.u32 	%r3697, [%rd28];
	ld.shared.u32 	%r3698, [%rd29];
	ld.shared.u32 	%r3699, [%rd30];
	ld.shared.u32 	%r3700, [%rd31];
$L__BB0_148:                            // %L18160
                                        //   in Loop: Header=BB0_146 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1899, %r1896}, {%r453, %r456}, {%r3697}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1908, %r1905}, {%r453, %r456}, {%r3698}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1917, %r1914}, {%r453, %r456}, {%r3699}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1926, %r1923}, {%r453, %r456}, {%r3700}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1892, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1894, %r1892, %r1896;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1897, %r505, %r1899, %r1894;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1901, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1903, %r1901, %r1905;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1906, %r505, %r1908, %r1903;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1910, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1912, %r1910, %r1914;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1915, %r505, %r1917, %r1912;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1919, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1921, %r1919, %r1923;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1924, %r505, %r1926, %r1921;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1928, %r508, %r1899;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1931, %r505, %r1896, %r1928;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1935, %r508, %r1908;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1938, %r505, %r1905, %r1935;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1942, %r508, %r1917;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1945, %r505, %r1914, %r1942;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1949, %r508, %r1926;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1952, %r505, %r1923, %r1949;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1997, %r2000}, {%r549, %r555, %r552, %r558}, {%r1897, %r1931}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2016, %r2019}, {%r549, %r555, %r552, %r558}, {%r1906, %r1938}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2004, %r2008}, {%r549, %r555, %r552, %r558}, {%r1915, %r1945}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2023, %r2027}, {%r549, %r555, %r552, %r558}, {%r1924, %r1952}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1996, %r1997, %r1997;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1999, %r2000, %r2000, %r1996;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2003, %r2004, %r2004, %r1999;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2007, %r2008, %r2008, %r2003;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2011, %r1860, %r2007, %r1840;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2015, %r2016, %r2016;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2018, %r2019, %r2019, %r2015;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2022, %r2023, %r2023, %r2018;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2026, %r2027, %r2027, %r2022;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2030, %r1860, %r2026, %r1859;
	// end inline asm
	mov.u32 	%r3701, %r1668;
	mov.u32 	%r3702, %r1668;
	mov.u32 	%r3703, %r1668;
	mov.u32 	%r3704, %r1668;
	@%p236 bra 	$L__BB0_197;
	bra.uni 	$L__BB0_149;
$L__BB0_197:                            // %pass8751
                                        //   in Loop: Header=BB0_146 Depth=2
	ld.shared.u32 	%r3701, [%rd32];
	ld.shared.u32 	%r3702, [%rd33];
	ld.shared.u32 	%r3703, [%rd34];
	ld.shared.u32 	%r3704, [%rd35];
$L__BB0_149:                            // %L19367
                                        //   in Loop: Header=BB0_146 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2070, %r2067}, {%r453, %r456}, {%r3701}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2079, %r2076}, {%r453, %r456}, {%r3702}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2088, %r2085}, {%r453, %r456}, {%r3703}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2097, %r2094}, {%r453, %r456}, {%r3704}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2063, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2065, %r2063, %r2067;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2068, %r505, %r2070, %r2065;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2072, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2074, %r2072, %r2076;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2077, %r505, %r2079, %r2074;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2081, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2083, %r2081, %r2085;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2086, %r505, %r2088, %r2083;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2090, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2092, %r2090, %r2094;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2095, %r505, %r2097, %r2092;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2099, %r508, %r2070;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2102, %r505, %r2067, %r2099;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2106, %r508, %r2079;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2109, %r505, %r2076, %r2106;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2113, %r508, %r2088;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2116, %r505, %r2085, %r2113;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2120, %r508, %r2097;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2123, %r505, %r2094, %r2120;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2168, %r2171}, {%r549, %r555, %r552, %r558}, {%r2068, %r2102}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2187, %r2190}, {%r549, %r555, %r552, %r558}, {%r2077, %r2109}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2175, %r2179}, {%r549, %r555, %r552, %r558}, {%r2086, %r2116}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2194, %r2198}, {%r549, %r555, %r552, %r558}, {%r2095, %r2123}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2167, %r2168, %r2168;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2170, %r2171, %r2171, %r2167;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2174, %r2175, %r2175, %r2170;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2178, %r2179, %r2179, %r2174;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2182, %r1860, %r2178, %r2011;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2186, %r2187, %r2187;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2189, %r2190, %r2190, %r2186;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2193, %r2194, %r2194, %r2189;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2197, %r2198, %r2198, %r2193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2201, %r1860, %r2197, %r2030;
	// end inline asm
	mov.u32 	%r3705, %r1668;
	mov.u32 	%r3706, %r1668;
	mov.u32 	%r3707, %r1668;
	mov.u32 	%r3708, %r1668;
	@%p236 bra 	$L__BB0_198;
	bra.uni 	$L__BB0_150;
$L__BB0_198:                            // %pass9356
                                        //   in Loop: Header=BB0_146 Depth=2
	ld.shared.u32 	%r3705, [%rd36];
	ld.shared.u32 	%r3706, [%rd37];
	ld.shared.u32 	%r3707, [%rd38];
	ld.shared.u32 	%r3708, [%rd39];
$L__BB0_150:                            // %L20574
                                        //   in Loop: Header=BB0_146 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2241, %r2238}, {%r453, %r456}, {%r3705}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2250, %r2247}, {%r453, %r456}, {%r3706}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2259, %r2256}, {%r453, %r456}, {%r3707}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2268, %r2265}, {%r453, %r456}, {%r3708}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2234, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2236, %r2234, %r2238;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2239, %r505, %r2241, %r2236;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2243, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2245, %r2243, %r2247;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2248, %r505, %r2250, %r2245;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2252, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2254, %r2252, %r2256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2257, %r505, %r2259, %r2254;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2261, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2263, %r2261, %r2265;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2266, %r505, %r2268, %r2263;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2270, %r508, %r2241;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2273, %r505, %r2238, %r2270;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2277, %r508, %r2250;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2280, %r505, %r2247, %r2277;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2284, %r508, %r2259;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2287, %r505, %r2256, %r2284;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2291, %r508, %r2268;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2294, %r505, %r2265, %r2291;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2339, %r2342}, {%r549, %r555, %r552, %r558}, {%r2239, %r2273}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2358, %r2361}, {%r549, %r555, %r552, %r558}, {%r2248, %r2280}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2346, %r2350}, {%r549, %r555, %r552, %r558}, {%r2257, %r2287}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2365, %r2369}, {%r549, %r555, %r552, %r558}, {%r2266, %r2294}, {%r1668, %r1668};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2338, %r2339, %r2339;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2341, %r2342, %r2342, %r2338;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2345, %r2346, %r2346, %r2341;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2349, %r2350, %r2350, %r2345;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3692, %r1860, %r2349, %r2182;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2357, %r2358, %r2358;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2360, %r2361, %r2361, %r2357;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2364, %r2365, %r2365, %r2360;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2368, %r2369, %r2369, %r2364;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3691, %r1860, %r2368, %r2201;
	// end inline asm
	add.s32 	%r3689, %r3689, 4;
	setp.ne.s32 	%p246, %r3689, 40;
	@%p246 bra 	$L__BB0_154;
// %bb.151:                             // %L20724
                                        //   in Loop: Header=BB0_146 Depth=2
	@%p78 bra 	$L__BB0_153;
// %bb.152:                             // %L20784
                                        //   in Loop: Header=BB0_146 Depth=2
	mul.lo.s32 	%r2376, %r3690, 294912;
	add.s32 	%r2377, %r123, %r2376;
	cvt.s64.s32 	%rd255, %r2377;
	add.s64 	%rd256, %rd255, %rd14;
	mul.hi.s64 	%rd257, %rd256, 1024819115206086201;
	shr.u64 	%rd258, %rd257, 63;
	shr.s64 	%rd259, %rd257, 18;
	add.s64 	%rd260, %rd259, %rd258;
	setp.lt.s64 	%p248, %rd256, 0;
	mul.lo.s64 	%rd261, %rd260, 4718592;
	setp.ne.s64 	%p249, %rd261, %rd256;
	and.pred  	%p250, %p248, %p249;
	selp.s64 	%rd262, -1, 0, %p250;
	add.s64 	%rd263, %rd260, %rd262;
	mul.lo.s64 	%rd264, %rd263, -4718592;
	add.s64 	%rd265, %rd264, %rd256;
	shl.b64 	%rd266, %rd265, 2;
	add.s64 	%rd267, %rd4, %rd266;
	st.global.u32 	[%rd267], %r3692;
	add.s32 	%r2378, %r124, %r2376;
	cvt.s64.s32 	%rd268, %r2378;
	add.s64 	%rd269, %rd268, %rd14;
	mul.hi.s64 	%rd270, %rd269, 1024819115206086201;
	shr.u64 	%rd271, %rd270, 63;
	shr.s64 	%rd272, %rd270, 18;
	add.s64 	%rd273, %rd272, %rd271;
	setp.lt.s64 	%p251, %rd269, 0;
	mul.lo.s64 	%rd274, %rd273, 4718592;
	setp.ne.s64 	%p252, %rd274, %rd269;
	and.pred  	%p253, %p251, %p252;
	selp.s64 	%rd275, -1, 0, %p253;
	add.s64 	%rd276, %rd273, %rd275;
	mul.lo.s64 	%rd277, %rd276, -4718592;
	add.s64 	%rd278, %rd277, %rd269;
	shl.b64 	%rd279, %rd278, 2;
	add.s64 	%rd280, %rd4, %rd279;
	st.global.u32 	[%rd280], %r3691;
	bra.uni 	$L__BB0_153;
$L__BB0_155:                            // %L21074.preheader
                                        //   in Loop: Header=BB0_143 Depth=1
	mov.u32 	%r3713, 12;
	bra.uni 	$L__BB0_156;
$L__BB0_163:                            // %L30674
                                        //   in Loop: Header=BB0_156 Depth=2
	add.s32 	%r3690, %r3690, 1;
	mov.u32 	%r3689, 0;
	mov.u32 	%r3691, %r3689;
	mov.u32 	%r3692, %r3689;
$L__BB0_164:                            // %L30675
                                        //   in Loop: Header=BB0_156 Depth=2
	bar.sync 	0;
	add.s32 	%r3713, %r3713, -4;
	setp.ne.s32 	%p273, %r3713, -12;
	@%p273 bra 	$L__BB0_156;
	bra.uni 	$L__BB0_165;
$L__BB0_156:                            // %L21074
                                        //   Parent Loop BB0_143 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p256, %r3713, 12;
	selp.b32 	%r2918, %r3664, 0, %p256;
	setp.eq.s32 	%p257, %r3713, 8;
	selp.b32 	%r2919, %r3668, %r2918, %p257;
	setp.eq.s32 	%p258, %r3713, 4;
	selp.b32 	%r2920, %r3672, %r2919, %p258;
	setp.eq.s32 	%p259, %r3713, 0;
	selp.b32 	%r2921, %r3676, %r2920, %p259;
	setp.eq.s32 	%p260, %r3713, -4;
	selp.b32 	%r2922, %r3680, %r2921, %p260;
	setp.eq.s32 	%p261, %r3713, -8;
	selp.b32 	%r2923, %r3684, %r2922, %p261;
	selp.b32 	%r2924, %r3665, 0, %p256;
	selp.b32 	%r2925, %r3669, %r2924, %p257;
	selp.b32 	%r2926, %r3673, %r2925, %p258;
	selp.b32 	%r2927, %r3677, %r2926, %p259;
	selp.b32 	%r2928, %r3681, %r2927, %p260;
	selp.b32 	%r2929, %r3685, %r2928, %p261;
	selp.b32 	%r2930, %r3666, 0, %p256;
	selp.b32 	%r2931, %r3670, %r2930, %p257;
	selp.b32 	%r2932, %r3674, %r2931, %p258;
	selp.b32 	%r2933, %r3678, %r2932, %p259;
	selp.b32 	%r2934, %r3682, %r2933, %p260;
	selp.b32 	%r2935, %r3686, %r2934, %p261;
	selp.b32 	%r2936, %r3667, 0, %p256;
	selp.b32 	%r2937, %r3671, %r2936, %p257;
	selp.b32 	%r2938, %r3675, %r2937, %p258;
	selp.b32 	%r2939, %r3679, %r2938, %p259;
	selp.b32 	%r2940, %r3683, %r2939, %p260;
	selp.b32 	%r2941, %r3687, %r2940, %p261;
	// begin inline asm
	mov.b32 %r2408, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2419, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r2942, %r2923, 8;
	xor.b32  	%r2418, %r2942, 8947848;
	// begin inline asm
	lop3.b32 %r2405, %r1273, %r2418, %r2408, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2409, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2410, %r2408, %r2409;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2413, %r2405, %r2410;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2416, %r1284, %r2418, %r2419, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2420, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2421, %r2419, %r2420;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2424, %r2416, %r2421;
	// end inline asm
	// begin inline asm
	mov.b32 %r2454, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2465, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r2943, %r2929, 8;
	xor.b32  	%r2464, %r2943, 8947848;
	// begin inline asm
	lop3.b32 %r2451, %r1273, %r2464, %r2454, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2455, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2456, %r2454, %r2455;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2459, %r2451, %r2456;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2462, %r1284, %r2464, %r2465, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2466, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2467, %r2465, %r2466;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2470, %r2462, %r2467;
	// end inline asm
	// begin inline asm
	mov.b32 %r2500, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2511, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r2944, %r2935, 8;
	xor.b32  	%r2510, %r2944, 8947848;
	// begin inline asm
	lop3.b32 %r2497, %r1273, %r2510, %r2500, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2501, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2502, %r2500, %r2501;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2505, %r2497, %r2502;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2508, %r1284, %r2510, %r2511, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2512, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2513, %r2511, %r2512;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2516, %r2508, %r2513;
	// end inline asm
	// begin inline asm
	mov.b32 %r2546, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2557, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r2945, %r2941, 8;
	xor.b32  	%r2556, %r2945, 8947848;
	// begin inline asm
	lop3.b32 %r2543, %r1273, %r2556, %r2546, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2547, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2548, %r2546, %r2547;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2551, %r2543, %r2548;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2554, %r1284, %r2556, %r2557, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2558, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2559, %r2557, %r2558;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2562, %r2554, %r2559;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3657;
    mov.b32 {%r2re, %r2im}, %r2413;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2565, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3658;
    mov.b32 {%r2re, %r2im}, %r2424;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2568, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3657;
    mov.b32 {%r2re, %r2im}, %r2459;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2571, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3658;
    mov.b32 {%r2re, %r2im}, %r2470;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2574, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3657;
    mov.b32 {%r2re, %r2im}, %r2505;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2577, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3658;
    mov.b32 {%r2re, %r2im}, %r2516;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2580, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3657;
    mov.b32 {%r2re, %r2im}, %r2551;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2583, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3658;
    mov.b32 {%r2re, %r2im}, %r2562;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2586, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r2917, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2652, %r2649}, {%r339, %r342}, {%r2565}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2661, %r2658}, {%r339, %r342}, {%r2568}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2670, %r2667}, {%r339, %r342}, {%r2571}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2679, %r2676}, {%r339, %r342}, {%r2574}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2688, %r2685}, {%r339, %r342}, {%r2577}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2697, %r2694}, {%r339, %r342}, {%r2580}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2706, %r2703}, {%r339, %r342}, {%r2583}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2715, %r2712}, {%r339, %r342}, {%r2586}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2645, %r394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2647, %r2645, %r2649;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2650, %r391, %r2652, %r2647;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2654, %r394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2656, %r2654, %r2658;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2659, %r391, %r2661, %r2656;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2663, %r394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2665, %r2663, %r2667;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2668, %r391, %r2670, %r2665;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2672, %r394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2674, %r2672, %r2676;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2677, %r391, %r2679, %r2674;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2681, %r394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2683, %r2681, %r2685;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2686, %r391, %r2688, %r2683;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2690, %r394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2692, %r2690, %r2694;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2695, %r391, %r2697, %r2692;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2699, %r394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2701, %r2699, %r2703;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2704, %r391, %r2706, %r2701;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2708, %r394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2710, %r2708, %r2712;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2713, %r391, %r2715, %r2710;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2717, %r394, %r2652;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2720, %r391, %r2649, %r2717;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2724, %r394, %r2661;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2727, %r391, %r2658, %r2724;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2731, %r394, %r2670;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2734, %r391, %r2667, %r2731;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2738, %r394, %r2679;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2741, %r391, %r2676, %r2738;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2745, %r394, %r2688;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2748, %r391, %r2685, %r2745;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2752, %r394, %r2697;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2755, %r391, %r2694, %r2752;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2759, %r394, %r2706;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2762, %r391, %r2703, %r2759;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2766, %r394, %r2715;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2769, %r391, %r2712, %r2766;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2854, %r2855}, {%r435, %r441, %r438, %r444}, {%r2650, %r2720}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2862, %r2863}, {%r435, %r441, %r438, %r444}, {%r2659, %r2727}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2870, %r2871}, {%r435, %r441, %r438, %r444}, {%r2668, %r2734}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2878, %r2879}, {%r435, %r441, %r438, %r444}, {%r2677, %r2741}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2886, %r2887}, {%r435, %r441, %r438, %r444}, {%r2686, %r2748}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2894, %r2895}, {%r435, %r441, %r438, %r444}, {%r2695, %r2755}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2902, %r2903}, {%r435, %r441, %r438, %r444}, {%r2704, %r2762}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2910, %r2911}, {%r435, %r441, %r438, %r444}, {%r2713, %r2769}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	prmt.b32 %r2853, %r2854, %r2855, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2857, %r2854, %r2855, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2861, %r2862, %r2863, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2865, %r2862, %r2863, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2869, %r2870, %r2871, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2873, %r2870, %r2871, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2877, %r2878, %r2879, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2881, %r2878, %r2879, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2885, %r2886, %r2887, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2889, %r2886, %r2887, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2893, %r2894, %r2895, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2897, %r2894, %r2895, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2901, %r2902, %r2903, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2905, %r2902, %r2903, %r918;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2909, %r2910, %r2911, %r914;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2913, %r2910, %r2911, %r918;
	// end inline asm
	st.shared.u32 	[%rd6], %r2853;
	st.shared.u32 	[%rd7], %r2857;
	st.shared.u32 	[%rd8], %r2861;
	st.shared.u32 	[%rd9], %r2865;
	st.shared.u32 	[%rd16], %r2869;
	st.shared.u32 	[%rd17], %r2873;
	st.shared.u32 	[%rd18], %r2877;
	st.shared.u32 	[%rd19], %r2881;
	st.shared.u32 	[%rd20], %r2885;
	st.shared.u32 	[%rd21], %r2889;
	st.shared.u32 	[%rd22], %r2893;
	st.shared.u32 	[%rd23], %r2897;
	st.shared.u32 	[%rd24], %r2901;
	st.shared.u32 	[%rd25], %r2905;
	st.shared.u32 	[%rd26], %r2909;
	st.shared.u32 	[%rd27], %r2913;
	bar.sync 	0;
	mov.u32 	%r3718, %r2917;
	mov.u32 	%r3719, %r2917;
	mov.u32 	%r3720, %r2917;
	mov.u32 	%r3721, %r2917;
	@%p236 bra 	$L__BB0_199;
	bra.uni 	$L__BB0_157;
$L__BB0_199:                            // %pass12237
                                        //   in Loop: Header=BB0_156 Depth=2
	ld.shared.u32 	%r3721, [%rd10];
	ld.shared.u32 	%r3720, [%rd11];
	ld.shared.u32 	%r3719, [%rd12];
	ld.shared.u32 	%r3718, [%rd13];
$L__BB0_157:                            // %L26579
                                        //   in Loop: Header=BB0_156 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2981, %r2978}, {%r453, %r456}, {%r3721}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2990, %r2987}, {%r453, %r456}, {%r3720}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2999, %r2996}, {%r453, %r456}, {%r3719}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3008, %r3005}, {%r453, %r456}, {%r3718}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2974, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2976, %r2974, %r2978;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2979, %r505, %r2981, %r2976;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2983, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2985, %r2983, %r2987;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2988, %r505, %r2990, %r2985;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2992, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2994, %r2992, %r2996;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2997, %r505, %r2999, %r2994;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3001, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3003, %r3001, %r3005;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3006, %r505, %r3008, %r3003;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3010, %r508, %r2981;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3013, %r505, %r2978, %r3010;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3017, %r508, %r2990;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3020, %r505, %r2987, %r3017;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3024, %r508, %r2999;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3027, %r505, %r2996, %r3024;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3031, %r508, %r3008;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3034, %r505, %r3005, %r3031;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3079, %r3082}, {%r549, %r555, %r552, %r558}, {%r2979, %r3013}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3098, %r3101}, {%r549, %r555, %r552, %r558}, {%r2988, %r3020}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3086, %r3090}, {%r549, %r555, %r552, %r558}, {%r2997, %r3027}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3105, %r3109}, {%r549, %r555, %r552, %r558}, {%r3006, %r3034}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3078, %r3079, %r3079;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3081, %r3082, %r3082, %r3078;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3085, %r3086, %r3086, %r3081;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3089, %r3090, %r3090, %r3085;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3093, %r1860, %r3089, %r3692;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3097, %r3098, %r3098;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3100, %r3101, %r3101, %r3097;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3104, %r3105, %r3105, %r3100;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3108, %r3109, %r3109, %r3104;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3112, %r1860, %r3108, %r3691;
	// end inline asm
	mov.u32 	%r3722, %r2917;
	mov.u32 	%r3723, %r2917;
	mov.u32 	%r3724, %r2917;
	mov.u32 	%r3725, %r2917;
	@%p236 bra 	$L__BB0_200;
	bra.uni 	$L__BB0_158;
$L__BB0_200:                            // %pass12842
                                        //   in Loop: Header=BB0_156 Depth=2
	ld.shared.u32 	%r3725, [%rd28];
	ld.shared.u32 	%r3724, [%rd29];
	ld.shared.u32 	%r3723, [%rd30];
	ld.shared.u32 	%r3722, [%rd31];
$L__BB0_158:                            // %L27786
                                        //   in Loop: Header=BB0_156 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3152, %r3149}, {%r453, %r456}, {%r3725}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3161, %r3158}, {%r453, %r456}, {%r3724}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3170, %r3167}, {%r453, %r456}, {%r3723}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3179, %r3176}, {%r453, %r456}, {%r3722}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3145, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3147, %r3145, %r3149;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3150, %r505, %r3152, %r3147;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3154, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3156, %r3154, %r3158;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3159, %r505, %r3161, %r3156;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3163, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3165, %r3163, %r3167;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3168, %r505, %r3170, %r3165;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3172, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3174, %r3172, %r3176;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3177, %r505, %r3179, %r3174;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3181, %r508, %r3152;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3184, %r505, %r3149, %r3181;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3188, %r508, %r3161;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3191, %r505, %r3158, %r3188;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3195, %r508, %r3170;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3198, %r505, %r3167, %r3195;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3202, %r508, %r3179;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3205, %r505, %r3176, %r3202;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3250, %r3253}, {%r549, %r555, %r552, %r558}, {%r3150, %r3184}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3269, %r3272}, {%r549, %r555, %r552, %r558}, {%r3159, %r3191}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3257, %r3261}, {%r549, %r555, %r552, %r558}, {%r3168, %r3198}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3276, %r3280}, {%r549, %r555, %r552, %r558}, {%r3177, %r3205}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3249, %r3250, %r3250;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3252, %r3253, %r3253, %r3249;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3256, %r3257, %r3257, %r3252;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3260, %r3261, %r3261, %r3256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3264, %r1860, %r3260, %r3093;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3268, %r3269, %r3269;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3271, %r3272, %r3272, %r3268;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3275, %r3276, %r3276, %r3271;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3279, %r3280, %r3280, %r3275;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3283, %r1860, %r3279, %r3112;
	// end inline asm
	mov.u32 	%r3726, %r2917;
	mov.u32 	%r3727, %r2917;
	mov.u32 	%r3728, %r2917;
	mov.u32 	%r3729, %r2917;
	@%p236 bra 	$L__BB0_201;
	bra.uni 	$L__BB0_159;
$L__BB0_201:                            // %pass13447
                                        //   in Loop: Header=BB0_156 Depth=2
	ld.shared.u32 	%r3729, [%rd32];
	ld.shared.u32 	%r3728, [%rd33];
	ld.shared.u32 	%r3727, [%rd34];
	ld.shared.u32 	%r3726, [%rd35];
$L__BB0_159:                            // %L28993
                                        //   in Loop: Header=BB0_156 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3323, %r3320}, {%r453, %r456}, {%r3729}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3332, %r3329}, {%r453, %r456}, {%r3728}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3341, %r3338}, {%r453, %r456}, {%r3727}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3350, %r3347}, {%r453, %r456}, {%r3726}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3316, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3318, %r3316, %r3320;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3321, %r505, %r3323, %r3318;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3325, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3327, %r3325, %r3329;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3330, %r505, %r3332, %r3327;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3334, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3336, %r3334, %r3338;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3339, %r505, %r3341, %r3336;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3343, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3345, %r3343, %r3347;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3348, %r505, %r3350, %r3345;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3352, %r508, %r3323;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3355, %r505, %r3320, %r3352;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3359, %r508, %r3332;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3362, %r505, %r3329, %r3359;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3366, %r508, %r3341;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3369, %r505, %r3338, %r3366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3373, %r508, %r3350;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3376, %r505, %r3347, %r3373;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3421, %r3424}, {%r549, %r555, %r552, %r558}, {%r3321, %r3355}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3440, %r3443}, {%r549, %r555, %r552, %r558}, {%r3330, %r3362}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3428, %r3432}, {%r549, %r555, %r552, %r558}, {%r3339, %r3369}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3447, %r3451}, {%r549, %r555, %r552, %r558}, {%r3348, %r3376}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3420, %r3421, %r3421;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3423, %r3424, %r3424, %r3420;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3427, %r3428, %r3428, %r3423;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3431, %r3432, %r3432, %r3427;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3435, %r1860, %r3431, %r3264;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3439, %r3440, %r3440;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3442, %r3443, %r3443, %r3439;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3446, %r3447, %r3447, %r3442;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3450, %r3451, %r3451, %r3446;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3454, %r1860, %r3450, %r3283;
	// end inline asm
	mov.u32 	%r3730, %r2917;
	mov.u32 	%r3731, %r2917;
	mov.u32 	%r3732, %r2917;
	mov.u32 	%r3733, %r2917;
	@%p236 bra 	$L__BB0_202;
	bra.uni 	$L__BB0_160;
$L__BB0_202:                            // %pass14052
                                        //   in Loop: Header=BB0_156 Depth=2
	ld.shared.u32 	%r3733, [%rd36];
	ld.shared.u32 	%r3732, [%rd37];
	ld.shared.u32 	%r3731, [%rd38];
	ld.shared.u32 	%r3730, [%rd39];
$L__BB0_160:                            // %L30200
                                        //   in Loop: Header=BB0_156 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3494, %r3491}, {%r453, %r456}, {%r3733}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3503, %r3500}, {%r453, %r456}, {%r3732}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3512, %r3509}, {%r453, %r456}, {%r3731}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3521, %r3518}, {%r453, %r456}, {%r3730}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3487, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3489, %r3487, %r3491;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3492, %r505, %r3494, %r3489;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3496, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3498, %r3496, %r3500;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3501, %r505, %r3503, %r3498;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3505, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3507, %r3505, %r3509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3510, %r505, %r3512, %r3507;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3514, %r508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3516, %r3514, %r3518;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3519, %r505, %r3521, %r3516;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3523, %r508, %r3494;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3526, %r505, %r3491, %r3523;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3530, %r508, %r3503;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3533, %r505, %r3500, %r3530;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3537, %r508, %r3512;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3540, %r505, %r3509, %r3537;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3544, %r508, %r3521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3547, %r505, %r3518, %r3544;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3592, %r3595}, {%r549, %r555, %r552, %r558}, {%r3492, %r3526}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3611, %r3614}, {%r549, %r555, %r552, %r558}, {%r3501, %r3533}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3599, %r3603}, {%r549, %r555, %r552, %r558}, {%r3510, %r3540}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3618, %r3622}, {%r549, %r555, %r552, %r558}, {%r3519, %r3547}, {%r2917, %r2917};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3591, %r3592, %r3592;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3594, %r3595, %r3595, %r3591;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3598, %r3599, %r3599, %r3594;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3602, %r3603, %r3603, %r3598;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3692, %r1860, %r3602, %r3435;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3610, %r3611, %r3611;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3613, %r3614, %r3614, %r3610;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3617, %r3618, %r3618, %r3613;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3621, %r3622, %r3622, %r3617;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3691, %r1860, %r3621, %r3454;
	// end inline asm
	add.s32 	%r3689, %r3689, 4;
	setp.ne.s32 	%p265, %r3689, 40;
	@%p265 bra 	$L__BB0_164;
// %bb.161:                             // %L30350
                                        //   in Loop: Header=BB0_156 Depth=2
	@%p78 bra 	$L__BB0_163;
// %bb.162:                             // %L30410
                                        //   in Loop: Header=BB0_156 Depth=2
	mul.lo.s32 	%r3629, %r3690, 294912;
	add.s32 	%r3630, %r123, %r3629;
	cvt.s64.s32 	%rd281, %r3630;
	add.s64 	%rd282, %rd281, %rd14;
	mul.hi.s64 	%rd283, %rd282, 1024819115206086201;
	shr.u64 	%rd284, %rd283, 63;
	shr.s64 	%rd285, %rd283, 18;
	add.s64 	%rd286, %rd285, %rd284;
	setp.lt.s64 	%p267, %rd282, 0;
	mul.lo.s64 	%rd287, %rd286, 4718592;
	setp.ne.s64 	%p268, %rd287, %rd282;
	and.pred  	%p269, %p267, %p268;
	selp.s64 	%rd288, -1, 0, %p269;
	add.s64 	%rd289, %rd286, %rd288;
	mul.lo.s64 	%rd290, %rd289, -4718592;
	add.s64 	%rd291, %rd290, %rd282;
	shl.b64 	%rd292, %rd291, 2;
	add.s64 	%rd293, %rd4, %rd292;
	st.global.u32 	[%rd293], %r3692;
	add.s32 	%r3631, %r124, %r3629;
	cvt.s64.s32 	%rd294, %r3631;
	add.s64 	%rd295, %rd294, %rd14;
	mul.hi.s64 	%rd296, %rd295, 1024819115206086201;
	shr.u64 	%rd297, %rd296, 63;
	shr.s64 	%rd298, %rd296, 18;
	add.s64 	%rd299, %rd298, %rd297;
	setp.lt.s64 	%p270, %rd295, 0;
	mul.lo.s64 	%rd300, %rd299, 4718592;
	setp.ne.s64 	%p271, %rd300, %rd295;
	and.pred  	%p272, %p270, %p271;
	selp.s64 	%rd301, -1, 0, %p272;
	add.s64 	%rd302, %rd299, %rd301;
	mul.lo.s64 	%rd303, %rd302, -4718592;
	add.s64 	%rd304, %rd303, %rd295;
	shl.b64 	%rd305, %rd304, 2;
	add.s64 	%rd306, %rd4, %rd305;
	st.global.u32 	[%rd306], %r3691;
	bra.uni 	$L__BB0_163;
$L__BB0_166:                            // %L30710
	mov.u32 	%r3633, 0;
	st.global.u32 	[%rd5], %r3633;
	ret;
$L__BB0_6:                              // %L247
	mov.u32 	%r3634, 2;
	st.global.u32 	[%rd5], %r3634;
	mov.u64 	%rd307, exception2824;
	cvta.global.u64 	%rd308, %rd307;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd308;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 8
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd40;
	st.param.b32 	[param0+8], %r317;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 9
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd61, exception1;
	cvta.global.u64 	%rd62, %rd61;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd62;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd40;
	st.param.b32 	[param0+8], %r317;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
