
Copyright (c) 2006-2012, Elgris Technologies, Inc.
Copyright (c) 1998-2005, Electronic Tools Company

EDIF 2 0 0 to OrCAD Capture Schematic Conversion Program SPB 16.60_1.090 built Aug 29 2012

Started on Sat Jun 24 18:55:46 2023

Reading config file C:\Cadence\SPB_16.6\tools\capture\EDI2CAP.CFG

Processing EDIF 2 0 0  file C:\PJH\GIT\PMOD2BNC\16_6\PMOD2BNC_V1_0\Library\LIB_BSS138L_Transistor\BSS138L.edf

This EDIF file has unrecognized origin.
EDIF 200: Syntax Error: source line 45: A '%' without trailing numbers found!
EDIF 200: Syntax Error: source line 45: A '%' without trailing numbers found!
EDIF 200: Syntax Error: source line 45: A '%' without trailing numbers found!
EDIF 200: Syntax Error: source line 86: Unexpected Keyword:figureGroupOverride -- syntax check aborting!
EDIF 200: Note: source line 87: Syntax check resuming
EDIF 200: Syntax Error: source line 96: Unexpected Keyword:figureGroupOverride -- syntax check aborting!
EDIF 200: Note: source line 97: Syntax check resuming
EDIF 200: Syntax Error: source line 106: Unexpected Keyword:figureGroupOverride -- syntax check aborting!
EDIF 200: Note: source line 107: Syntax check resuming
EDIF 200: Syntax Error: source line 117: Unexpected Keyword:figureGroupOverride -- syntax check aborting!
EDIF 200: Note: source line 118: Syntax check resuming
EDIF 200: Syntax Error: source line 127: Unexpected Keyword:figureGroupOverride -- syntax check aborting!
EDIF 200: Note: source line 128: Syntax check resuming
EDIF 200: Syntax Error: source line 137: Unexpected Keyword:figureGroupOverride -- syntax check aborting!
EDIF 200: Note: source line 138: Syntax check resuming
EDIF 200: Syntax Error: source line 147: Unexpected Keyword:figureGroupOverride -- syntax check aborting!
EDIF 200: Note: source line 148: Syntax check resuming
EDIF 200: Syntax Error: source line 157: Unexpected Keyword:figureGroupOverride -- syntax check aborting!
EDIF 200: Note: source line 158: Syntax check resuming
EDIF 200: Syntax Error: source line 167: Unexpected Keyword:figureGroupOverride -- syntax check aborting!
EDIF 200: Note: source line 168: Syntax check resuming
EDIF 200: Syntax Error: source line 177: Unexpected Keyword:figureGroupOverride -- syntax check aborting!
EDIF 200: Note: source line 178: Syntax check resuming
EDIF 200: Syntax Error: source line 185: Unexpected Keyword:figureGroupOverride -- syntax check aborting!
EDIF 200: Note: source line 193: Syntax check resuming

EDIF 200 parsing finished


Design has no schematics => OrCAD Schematic will not be created
Library C:\PJH\GIT\PMOD2BNC\16_6\PMOD2BNC_V1_0\LIBRARY\LIB_BSS138L_TRANSISTOR\BSS138L.OLB is created
              Design Unit is equal to 0.01000000 inches
              Calculated pinSpacing is equal to : 1.00000012 inches
              Calculated grid resolution is equal to: 100 Design Units
Warning: Project is scaled in 0.1 times
Design file has no schematics
Converting Unreferenced Symbols from Design libraries
Writing C:\PJH\GIT\PMOD2BNC\16_6\PMOD2BNC_V1_0\LIBRARY\LIB_BSS138L_TRANSISTOR\BSS138L.INI file
Library C:\PJH\GIT\PMOD2BNC\16_6\PMOD2BNC_V1_0\LIBRARY\LIB_BSS138L_TRANSISTOR\BSS138L.OLB is being saved
   ADVICE: If you DON'T LIKE the result:
    Do another orcadwrite run using one of the following sets of OrCAD writer options:
        'Min pin to pin spacing'=0.50000 inch(s), 'Grid'=50 design unit(s), 
             results in 0 hotspots out of grid
        'Min pin to pin spacing'=0.25000 inch(s), 'Grid'=25 design unit(s), 
             results in 0 hotspots out of grid
        'Min pin to pin spacing'=0.20000 inch(s), 'Grid'=20 design unit(s), 
             results in 0 hotspots out of grid
        'Min pin to pin spacing'=0.10000 inch(s), 'Grid'=10 design unit(s), 
             results in 0 hotspots out of grid

Finished on Sat Jun 24 18:55:46 2023


14 errors detected, 1 warning detected
