
LVTN_STM32F407VET6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000db64  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000610  0800dcf8  0800dcf8  0001dcf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e308  0800e308  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  0800e308  0800e308  0001e308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e310  0800e310  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e310  0800e310  0001e310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e314  0800e314  0001e314  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800e318  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020204  2**0
                  CONTENTS
 10 .bss          00000748  20000204  20000204  00020204  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000094c  2000094c  00020204  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   000187a0  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003579  00000000  00000000  000389d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001600  00000000  00000000  0003bf50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000014f8  00000000  00000000  0003d550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004e35  00000000  00000000  0003ea48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b9ed  00000000  00000000  0004387d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000defe9  00000000  00000000  0005f26a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013e253  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007214  00000000  00000000  0013e2a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000204 	.word	0x20000204
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dcdc 	.word	0x0800dcdc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000208 	.word	0x20000208
 80001cc:	0800dcdc 	.word	0x0800dcdc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <SELECT>:
#define SD_CS_GPIO_Port GPIOA
#define SD_CS_Pin GPIO_PIN_4

/* SPI Chip Select */
static void SELECT(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	2110      	movs	r1, #16
 8001000:	4802      	ldr	r0, [pc, #8]	; (800100c <SELECT+0x14>)
 8001002:	f004 fb3d 	bl	8005680 <HAL_GPIO_WritePin>
}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40020000 	.word	0x40020000

08001010 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8001014:	2201      	movs	r2, #1
 8001016:	2110      	movs	r1, #16
 8001018:	4802      	ldr	r0, [pc, #8]	; (8001024 <DESELECT+0x14>)
 800101a:	f004 fb31 	bl	8005680 <HAL_GPIO_WritePin>
}
 800101e:	bf00      	nop
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	40020000 	.word	0x40020000

08001028 <SPI_TxByte>:

/* SPI   */
static void SPI_TxByte(BYTE data)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001032:	bf00      	nop
 8001034:	4808      	ldr	r0, [pc, #32]	; (8001058 <SPI_TxByte+0x30>)
 8001036:	f006 f8c5 	bl	80071c4 <HAL_SPI_GetState>
 800103a:	4603      	mov	r3, r0
 800103c:	2b01      	cmp	r3, #1
 800103e:	d1f9      	bne.n	8001034 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi1, &data, 1, SPI_TIMEOUT);
 8001040:	1df9      	adds	r1, r7, #7
 8001042:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001046:	2201      	movs	r2, #1
 8001048:	4803      	ldr	r0, [pc, #12]	; (8001058 <SPI_TxByte+0x30>)
 800104a:	f005 fccc 	bl	80069e6 <HAL_SPI_Transmit>
}
 800104e:	bf00      	nop
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000350 	.word	0x20000350

0800105c <SPI_RxByte>:

/* SPI     */
static uint8_t SPI_RxByte(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8001062:	23ff      	movs	r3, #255	; 0xff
 8001064:	71fb      	strb	r3, [r7, #7]
  data = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	71bb      	strb	r3, [r7, #6]

  while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 800106a:	bf00      	nop
 800106c:	4809      	ldr	r0, [pc, #36]	; (8001094 <SPI_RxByte+0x38>)
 800106e:	f006 f8a9 	bl	80071c4 <HAL_SPI_GetState>
 8001072:	4603      	mov	r3, r0
 8001074:	2b01      	cmp	r3, #1
 8001076:	d1f9      	bne.n	800106c <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi1, &dummy, &data, 1, SPI_TIMEOUT);
 8001078:	1dba      	adds	r2, r7, #6
 800107a:	1df9      	adds	r1, r7, #7
 800107c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	2301      	movs	r3, #1
 8001084:	4803      	ldr	r0, [pc, #12]	; (8001094 <SPI_RxByte+0x38>)
 8001086:	f005 fefb 	bl	8006e80 <HAL_SPI_TransmitReceive>

  return data;
 800108a:	79bb      	ldrb	r3, [r7, #6]
}
 800108c:	4618      	mov	r0, r3
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20000350 	.word	0x20000350

08001098 <SPI_RxBytePtr>:

/* SPI     */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 80010a0:	f7ff ffdc 	bl	800105c <SPI_RxByte>
 80010a4:	4603      	mov	r3, r0
 80010a6:	461a      	mov	r2, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	701a      	strb	r2, [r3, #0]
}
 80010ac:	bf00      	nop
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <SD_ReadyWait>:

/* SD Ready  */
static uint8_t SD_ReadyWait(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
  uint8_t res;

  /* 500ms   */
  Timer2 = 50;
 80010ba:	4b0b      	ldr	r3, [pc, #44]	; (80010e8 <SD_ReadyWait+0x34>)
 80010bc:	2232      	movs	r2, #50	; 0x32
 80010be:	701a      	strb	r2, [r3, #0]
  SPI_RxByte();
 80010c0:	f7ff ffcc 	bl	800105c <SPI_RxByte>

  do
  {
    /* 0xFF     SPI  */
    res = SPI_RxByte();
 80010c4:	f7ff ffca 	bl	800105c <SPI_RxByte>
 80010c8:	4603      	mov	r3, r0
 80010ca:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	2bff      	cmp	r3, #255	; 0xff
 80010d0:	d004      	beq.n	80010dc <SD_ReadyWait+0x28>
 80010d2:	4b05      	ldr	r3, [pc, #20]	; (80010e8 <SD_ReadyWait+0x34>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d1f3      	bne.n	80010c4 <SD_ReadyWait+0x10>

  return res;
 80010dc:	79fb      	ldrb	r3, [r7, #7]
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	200008f6 	.word	0x200008f6

080010ec <SD_PowerOn>:

/*   */
static void SD_PowerOn(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 80010f2:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80010f6:	617b      	str	r3, [r7, #20]

  /* Deselect  SPI    . */
  DESELECT();
 80010f8:	f7ff ff8a 	bl	8001010 <DESELECT>

  for(int i = 0; i < 10; i++)
 80010fc:	2300      	movs	r3, #0
 80010fe:	613b      	str	r3, [r7, #16]
 8001100:	e005      	b.n	800110e <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8001102:	20ff      	movs	r0, #255	; 0xff
 8001104:	f7ff ff90 	bl	8001028 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	3301      	adds	r3, #1
 800110c:	613b      	str	r3, [r7, #16]
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	2b09      	cmp	r3, #9
 8001112:	ddf6      	ble.n	8001102 <SD_PowerOn+0x16>
  }

  /* SPI Chips Select */
  SELECT();
 8001114:	f7ff ff70 	bl	8000ff8 <SELECT>

  /*  GO_IDLE_STATE   */
  cmd_arg[0] = (CMD0 | 0x40);
 8001118:	2340      	movs	r3, #64	; 0x40
 800111a:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 800111c:	2300      	movs	r3, #0
 800111e:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 8001128:	2300      	movs	r3, #0
 800112a:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 800112c:	2395      	movs	r3, #149	; 0x95
 800112e:	727b      	strb	r3, [r7, #9]

  /*   */
  for (int i = 0; i < 6; i++)
 8001130:	2300      	movs	r3, #0
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	e009      	b.n	800114a <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 8001136:	1d3a      	adds	r2, r7, #4
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	4413      	add	r3, r2
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff ff72 	bl	8001028 <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	3301      	adds	r3, #1
 8001148:	60fb      	str	r3, [r7, #12]
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	2b05      	cmp	r3, #5
 800114e:	ddf2      	ble.n	8001136 <SD_PowerOn+0x4a>
  }

  /*   */
  while ((SPI_RxByte() != 0x01) && Count)
 8001150:	e002      	b.n	8001158 <SD_PowerOn+0x6c>
  {
    Count--;
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	3b01      	subs	r3, #1
 8001156:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 8001158:	f7ff ff80 	bl	800105c <SPI_RxByte>
 800115c:	4603      	mov	r3, r0
 800115e:	2b01      	cmp	r3, #1
 8001160:	d002      	beq.n	8001168 <SD_PowerOn+0x7c>
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d1f4      	bne.n	8001152 <SD_PowerOn+0x66>
  }

  DESELECT();
 8001168:	f7ff ff52 	bl	8001010 <DESELECT>
  SPI_TxByte(0XFF);
 800116c:	20ff      	movs	r0, #255	; 0xff
 800116e:	f7ff ff5b 	bl	8001028 <SPI_TxByte>

  PowerFlag = 1;
 8001172:	4b03      	ldr	r3, [pc, #12]	; (8001180 <SD_PowerOn+0x94>)
 8001174:	2201      	movs	r2, #1
 8001176:	701a      	strb	r2, [r3, #0]
}
 8001178:	bf00      	nop
 800117a:	3718      	adds	r7, #24
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000221 	.word	0x20000221

08001184 <SD_PowerOff>:

/*   */
static void SD_PowerOff(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8001188:	4b03      	ldr	r3, [pc, #12]	; (8001198 <SD_PowerOff+0x14>)
 800118a:	2200      	movs	r2, #0
 800118c:	701a      	strb	r2, [r3, #0]
}
 800118e:	bf00      	nop
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr
 8001198:	20000221 	.word	0x20000221

0800119c <SD_CheckPower>:

/*    */
static uint8_t SD_CheckPower(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 80011a0:	4b03      	ldr	r3, [pc, #12]	; (80011b0 <SD_CheckPower+0x14>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	20000221 	.word	0x20000221

080011b4 <SD_RxDataBlock>:

/*    */
static bool SD_RxDataBlock(BYTE *buff, UINT btr)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
  uint8_t token;

  /* 100ms  */
  Timer1 = 10;
 80011be:	4b17      	ldr	r3, [pc, #92]	; (800121c <SD_RxDataBlock+0x68>)
 80011c0:	220a      	movs	r2, #10
 80011c2:	701a      	strb	r2, [r3, #0]

  /*   */
  do
  {
    token = SPI_RxByte();
 80011c4:	f7ff ff4a 	bl	800105c <SPI_RxByte>
 80011c8:	4603      	mov	r3, r0
 80011ca:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 80011cc:	7bfb      	ldrb	r3, [r7, #15]
 80011ce:	2bff      	cmp	r3, #255	; 0xff
 80011d0:	d104      	bne.n	80011dc <SD_RxDataBlock+0x28>
 80011d2:	4b12      	ldr	r3, [pc, #72]	; (800121c <SD_RxDataBlock+0x68>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d1f3      	bne.n	80011c4 <SD_RxDataBlock+0x10>

  /* 0xFE  Token     */
  if(token != 0xFE)
 80011dc:	7bfb      	ldrb	r3, [r7, #15]
 80011de:	2bfe      	cmp	r3, #254	; 0xfe
 80011e0:	d001      	beq.n	80011e6 <SD_RxDataBlock+0x32>
    return FALSE;
 80011e2:	2300      	movs	r3, #0
 80011e4:	e016      	b.n	8001214 <SD_RxDataBlock+0x60>

  /*    */
  do
  {
    SPI_RxBytePtr(buff++);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	1c5a      	adds	r2, r3, #1
 80011ea:	607a      	str	r2, [r7, #4]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff ff53 	bl	8001098 <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	1c5a      	adds	r2, r3, #1
 80011f6:	607a      	str	r2, [r7, #4]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff ff4d 	bl	8001098 <SPI_RxBytePtr>
  } while(btr -= 2);
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	3b02      	subs	r3, #2
 8001202:	603b      	str	r3, [r7, #0]
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d1ed      	bne.n	80011e6 <SD_RxDataBlock+0x32>

  SPI_RxByte(); /* CRC  */
 800120a:	f7ff ff27 	bl	800105c <SPI_RxByte>
  SPI_RxByte();
 800120e:	f7ff ff25 	bl	800105c <SPI_RxByte>

  return TRUE;
 8001212:	2301      	movs	r3, #1
}
 8001214:	4618      	mov	r0, r3
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	200008f5 	.word	0x200008f5

08001220 <SD_TxDataBlock>:

/*    */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	460b      	mov	r3, r1
 800122a:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 800122c:	2300      	movs	r3, #0
 800122e:	737b      	strb	r3, [r7, #13]

  /* SD   */
  if (SD_ReadyWait() != 0xFF)
 8001230:	f7ff ff40 	bl	80010b4 <SD_ReadyWait>
 8001234:	4603      	mov	r3, r0
 8001236:	2bff      	cmp	r3, #255	; 0xff
 8001238:	d001      	beq.n	800123e <SD_TxDataBlock+0x1e>
    return FALSE;
 800123a:	2300      	movs	r3, #0
 800123c:	e040      	b.n	80012c0 <SD_TxDataBlock+0xa0>

  /*   */
  SPI_TxByte(token);
 800123e:	78fb      	ldrb	r3, [r7, #3]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff fef1 	bl	8001028 <SPI_TxByte>

  /*    */
  if (token != 0xFD)
 8001246:	78fb      	ldrb	r3, [r7, #3]
 8001248:	2bfd      	cmp	r3, #253	; 0xfd
 800124a:	d031      	beq.n	80012b0 <SD_TxDataBlock+0x90>
  {
    wc = 0;
 800124c:	2300      	movs	r3, #0
 800124e:	73bb      	strb	r3, [r7, #14]

    /* 512    */
    do
    {
      SPI_TxByte(*buff++);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	1c5a      	adds	r2, r3, #1
 8001254:	607a      	str	r2, [r7, #4]
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff fee5 	bl	8001028 <SPI_TxByte>
      SPI_TxByte(*buff++);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	1c5a      	adds	r2, r3, #1
 8001262:	607a      	str	r2, [r7, #4]
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff fede 	bl	8001028 <SPI_TxByte>
    } while (--wc);
 800126c:	7bbb      	ldrb	r3, [r7, #14]
 800126e:	3b01      	subs	r3, #1
 8001270:	73bb      	strb	r3, [r7, #14]
 8001272:	7bbb      	ldrb	r3, [r7, #14]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d1eb      	bne.n	8001250 <SD_TxDataBlock+0x30>

    SPI_RxByte();       /* CRC  */
 8001278:	f7ff fef0 	bl	800105c <SPI_RxByte>
    SPI_RxByte();
 800127c:	f7ff feee 	bl	800105c <SPI_RxByte>

    /*    */
    while (i <= 64)
 8001280:	e00b      	b.n	800129a <SD_TxDataBlock+0x7a>
    {
      resp = SPI_RxByte();
 8001282:	f7ff feeb 	bl	800105c <SPI_RxByte>
 8001286:	4603      	mov	r3, r0
 8001288:	73fb      	strb	r3, [r7, #15]

      /*    */
      if ((resp & 0x1F) == 0x05)
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	f003 031f 	and.w	r3, r3, #31
 8001290:	2b05      	cmp	r3, #5
 8001292:	d006      	beq.n	80012a2 <SD_TxDataBlock+0x82>
        break;

      i++;
 8001294:	7b7b      	ldrb	r3, [r7, #13]
 8001296:	3301      	adds	r3, #1
 8001298:	737b      	strb	r3, [r7, #13]
    while (i <= 64)
 800129a:	7b7b      	ldrb	r3, [r7, #13]
 800129c:	2b40      	cmp	r3, #64	; 0x40
 800129e:	d9f0      	bls.n	8001282 <SD_TxDataBlock+0x62>
 80012a0:	e000      	b.n	80012a4 <SD_TxDataBlock+0x84>
        break;
 80012a2:	bf00      	nop
    }

    /* SPI   Clear */
    while (SPI_RxByte() == 0);
 80012a4:	bf00      	nop
 80012a6:	f7ff fed9 	bl	800105c <SPI_RxByte>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d0fa      	beq.n	80012a6 <SD_TxDataBlock+0x86>
  }

  if ((resp & 0x1F) == 0x05)
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
 80012b2:	f003 031f 	and.w	r3, r3, #31
 80012b6:	2b05      	cmp	r3, #5
 80012b8:	d101      	bne.n	80012be <SD_TxDataBlock+0x9e>
    return TRUE;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e000      	b.n	80012c0 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 80012be:	2300      	movs	r3, #0
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3710      	adds	r7, #16
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <SD_SendCmd>:
#endif /* _READONLY */

/* CMD   */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	6039      	str	r1, [r7, #0]
 80012d2:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;

  /* SD  */
  if (SD_ReadyWait() != 0xFF)
 80012d4:	f7ff feee 	bl	80010b4 <SD_ReadyWait>
 80012d8:	4603      	mov	r3, r0
 80012da:	2bff      	cmp	r3, #255	; 0xff
 80012dc:	d001      	beq.n	80012e2 <SD_SendCmd+0x1a>
    return 0xFF;
 80012de:	23ff      	movs	r3, #255	; 0xff
 80012e0:	e040      	b.n	8001364 <SD_SendCmd+0x9c>

  /*    */
  SPI_TxByte(cmd); 			/* Command */
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff fe9f 	bl	8001028 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	0e1b      	lsrs	r3, r3, #24
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff fe99 	bl	8001028 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	0c1b      	lsrs	r3, r3, #16
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fe93 	bl	8001028 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	0a1b      	lsrs	r3, r3, #8
 8001306:	b2db      	uxtb	r3, r3
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff fe8d 	bl	8001028 <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	b2db      	uxtb	r3, r3
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff fe88 	bl	8001028 <SPI_TxByte>

  /*  CRC  */
  crc = 0;
 8001318:	2300      	movs	r3, #0
 800131a:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	2b40      	cmp	r3, #64	; 0x40
 8001320:	d101      	bne.n	8001326 <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 8001322:	2395      	movs	r3, #149	; 0x95
 8001324:	73fb      	strb	r3, [r7, #15]

  if (cmd == CMD8)
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	2b48      	cmp	r3, #72	; 0x48
 800132a:	d101      	bne.n	8001330 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 800132c:	2387      	movs	r3, #135	; 0x87
 800132e:	73fb      	strb	r3, [r7, #15]

  /* CRC  */
  SPI_TxByte(crc);
 8001330:	7bfb      	ldrb	r3, [r7, #15]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff fe78 	bl	8001028 <SPI_TxByte>

  /* CMD12 Stop Reading       */
  if (cmd == CMD12)
 8001338:	79fb      	ldrb	r3, [r7, #7]
 800133a:	2b4c      	cmp	r3, #76	; 0x4c
 800133c:	d101      	bne.n	8001342 <SD_SendCmd+0x7a>
    SPI_RxByte();
 800133e:	f7ff fe8d 	bl	800105c <SPI_RxByte>

  /* 10    . */
  uint8_t n = 10;
 8001342:	230a      	movs	r3, #10
 8001344:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 8001346:	f7ff fe89 	bl	800105c <SPI_RxByte>
 800134a:	4603      	mov	r3, r0
 800134c:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 800134e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001352:	2b00      	cmp	r3, #0
 8001354:	da05      	bge.n	8001362 <SD_SendCmd+0x9a>
 8001356:	7bbb      	ldrb	r3, [r7, #14]
 8001358:	3b01      	subs	r3, #1
 800135a:	73bb      	strb	r3, [r7, #14]
 800135c:	7bbb      	ldrb	r3, [r7, #14]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d1f1      	bne.n	8001346 <SD_SendCmd+0x7e>

  return res;
 8001362:	7b7b      	ldrb	r3, [r7, #13]
}
 8001364:	4618      	mov	r0, r3
 8001366:	3710      	adds	r7, #16
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}

0800136c <SD_disk_initialize>:
  user_diskio.c  .
-----------------------------------------------------------------------*/

/* SD  */
DSTATUS SD_disk_initialize(BYTE drv)
{
 800136c:	b590      	push	{r4, r7, lr}
 800136e:	b085      	sub	sp, #20
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];

  /*    */
  if(drv)
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <SD_disk_initialize+0x14>
    return STA_NOINIT;
 800137c:	2301      	movs	r3, #1
 800137e:	e0d5      	b.n	800152c <SD_disk_initialize+0x1c0>

  /* SD  */
  if(Stat & STA_NODISK)
 8001380:	4b6c      	ldr	r3, [pc, #432]	; (8001534 <SD_disk_initialize+0x1c8>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	b2db      	uxtb	r3, r3
 8001386:	f003 0302 	and.w	r3, r3, #2
 800138a:	2b00      	cmp	r3, #0
 800138c:	d003      	beq.n	8001396 <SD_disk_initialize+0x2a>
    return Stat;
 800138e:	4b69      	ldr	r3, [pc, #420]	; (8001534 <SD_disk_initialize+0x1c8>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	b2db      	uxtb	r3, r3
 8001394:	e0ca      	b.n	800152c <SD_disk_initialize+0x1c0>

  /* SD Power On */
  SD_PowerOn();
 8001396:	f7ff fea9 	bl	80010ec <SD_PowerOn>

  /* SPI   Chip Select */
  SELECT();
 800139a:	f7ff fe2d 	bl	8000ff8 <SELECT>

  /* SD   */
  type = 0;
 800139e:	2300      	movs	r3, #0
 80013a0:	73bb      	strb	r3, [r7, #14]

  /* Idle   */
  if (SD_SendCmd(CMD0, 0) == 1)
 80013a2:	2100      	movs	r1, #0
 80013a4:	2040      	movs	r0, #64	; 0x40
 80013a6:	f7ff ff8f 	bl	80012c8 <SD_SendCmd>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	f040 80a5 	bne.w	80014fc <SD_disk_initialize+0x190>
  {
    /*  1  */
    Timer1 = 100;
 80013b2:	4b61      	ldr	r3, [pc, #388]	; (8001538 <SD_disk_initialize+0x1cc>)
 80013b4:	2264      	movs	r2, #100	; 0x64
 80013b6:	701a      	strb	r2, [r3, #0]

    /* SD     */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 80013b8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80013bc:	2048      	movs	r0, #72	; 0x48
 80013be:	f7ff ff83 	bl	80012c8 <SD_SendCmd>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d158      	bne.n	800147a <SD_disk_initialize+0x10e>
    {
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 80013c8:	2300      	movs	r3, #0
 80013ca:	73fb      	strb	r3, [r7, #15]
 80013cc:	e00c      	b.n	80013e8 <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 80013ce:	7bfc      	ldrb	r4, [r7, #15]
 80013d0:	f7ff fe44 	bl	800105c <SPI_RxByte>
 80013d4:	4603      	mov	r3, r0
 80013d6:	461a      	mov	r2, r3
 80013d8:	f104 0310 	add.w	r3, r4, #16
 80013dc:	443b      	add	r3, r7
 80013de:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 80013e2:	7bfb      	ldrb	r3, [r7, #15]
 80013e4:	3301      	adds	r3, #1
 80013e6:	73fb      	strb	r3, [r7, #15]
 80013e8:	7bfb      	ldrb	r3, [r7, #15]
 80013ea:	2b03      	cmp	r3, #3
 80013ec:	d9ef      	bls.n	80013ce <SD_disk_initialize+0x62>
      }

      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80013ee:	7abb      	ldrb	r3, [r7, #10]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	f040 8083 	bne.w	80014fc <SD_disk_initialize+0x190>
 80013f6:	7afb      	ldrb	r3, [r7, #11]
 80013f8:	2baa      	cmp	r3, #170	; 0xaa
 80013fa:	d17f      	bne.n	80014fc <SD_disk_initialize+0x190>
      {
        /* 2.7-3.6V   */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 80013fc:	2100      	movs	r1, #0
 80013fe:	2077      	movs	r0, #119	; 0x77
 8001400:	f7ff ff62 	bl	80012c8 <SD_SendCmd>
 8001404:	4603      	mov	r3, r0
 8001406:	2b01      	cmp	r3, #1
 8001408:	d807      	bhi.n	800141a <SD_disk_initialize+0xae>
 800140a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800140e:	2069      	movs	r0, #105	; 0x69
 8001410:	f7ff ff5a 	bl	80012c8 <SD_SendCmd>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d005      	beq.n	8001426 <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 800141a:	4b47      	ldr	r3, [pc, #284]	; (8001538 <SD_disk_initialize+0x1cc>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	b2db      	uxtb	r3, r3
 8001420:	2b00      	cmp	r3, #0
 8001422:	d1eb      	bne.n	80013fc <SD_disk_initialize+0x90>
 8001424:	e000      	b.n	8001428 <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 8001426:	bf00      	nop

        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8001428:	4b43      	ldr	r3, [pc, #268]	; (8001538 <SD_disk_initialize+0x1cc>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	b2db      	uxtb	r3, r3
 800142e:	2b00      	cmp	r3, #0
 8001430:	d064      	beq.n	80014fc <SD_disk_initialize+0x190>
 8001432:	2100      	movs	r1, #0
 8001434:	207a      	movs	r0, #122	; 0x7a
 8001436:	f7ff ff47 	bl	80012c8 <SD_SendCmd>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d15d      	bne.n	80014fc <SD_disk_initialize+0x190>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8001440:	2300      	movs	r3, #0
 8001442:	73fb      	strb	r3, [r7, #15]
 8001444:	e00c      	b.n	8001460 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 8001446:	7bfc      	ldrb	r4, [r7, #15]
 8001448:	f7ff fe08 	bl	800105c <SPI_RxByte>
 800144c:	4603      	mov	r3, r0
 800144e:	461a      	mov	r2, r3
 8001450:	f104 0310 	add.w	r3, r4, #16
 8001454:	443b      	add	r3, r7
 8001456:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 800145a:	7bfb      	ldrb	r3, [r7, #15]
 800145c:	3301      	adds	r3, #1
 800145e:	73fb      	strb	r3, [r7, #15]
 8001460:	7bfb      	ldrb	r3, [r7, #15]
 8001462:	2b03      	cmp	r3, #3
 8001464:	d9ef      	bls.n	8001446 <SD_disk_initialize+0xda>
          }

          type = (ocr[0] & 0x40) ? 6 : 2;
 8001466:	7a3b      	ldrb	r3, [r7, #8]
 8001468:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <SD_disk_initialize+0x108>
 8001470:	2306      	movs	r3, #6
 8001472:	e000      	b.n	8001476 <SD_disk_initialize+0x10a>
 8001474:	2302      	movs	r3, #2
 8001476:	73bb      	strb	r3, [r7, #14]
 8001478:	e040      	b.n	80014fc <SD_disk_initialize+0x190>
      }
    }
    else
    {
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 800147a:	2100      	movs	r1, #0
 800147c:	2077      	movs	r0, #119	; 0x77
 800147e:	f7ff ff23 	bl	80012c8 <SD_SendCmd>
 8001482:	4603      	mov	r3, r0
 8001484:	2b01      	cmp	r3, #1
 8001486:	d808      	bhi.n	800149a <SD_disk_initialize+0x12e>
 8001488:	2100      	movs	r1, #0
 800148a:	2069      	movs	r0, #105	; 0x69
 800148c:	f7ff ff1c 	bl	80012c8 <SD_SendCmd>
 8001490:	4603      	mov	r3, r0
 8001492:	2b01      	cmp	r3, #1
 8001494:	d801      	bhi.n	800149a <SD_disk_initialize+0x12e>
 8001496:	2302      	movs	r3, #2
 8001498:	e000      	b.n	800149c <SD_disk_initialize+0x130>
 800149a:	2301      	movs	r3, #1
 800149c:	73bb      	strb	r3, [r7, #14]

      do {
        if (type == 2)
 800149e:	7bbb      	ldrb	r3, [r7, #14]
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d10e      	bne.n	80014c2 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 80014a4:	2100      	movs	r1, #0
 80014a6:	2077      	movs	r0, #119	; 0x77
 80014a8:	f7ff ff0e 	bl	80012c8 <SD_SendCmd>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d80e      	bhi.n	80014d0 <SD_disk_initialize+0x164>
 80014b2:	2100      	movs	r1, #0
 80014b4:	2069      	movs	r0, #105	; 0x69
 80014b6:	f7ff ff07 	bl	80012c8 <SD_SendCmd>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d107      	bne.n	80014d0 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 80014c0:	e00d      	b.n	80014de <SD_disk_initialize+0x172>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 80014c2:	2100      	movs	r1, #0
 80014c4:	2041      	movs	r0, #65	; 0x41
 80014c6:	f7ff feff 	bl	80012c8 <SD_SendCmd>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d005      	beq.n	80014dc <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 80014d0:	4b19      	ldr	r3, [pc, #100]	; (8001538 <SD_disk_initialize+0x1cc>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d1e1      	bne.n	800149e <SD_disk_initialize+0x132>
 80014da:	e000      	b.n	80014de <SD_disk_initialize+0x172>
            break; /* CMD1 */
 80014dc:	bf00      	nop

      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0)
 80014de:	4b16      	ldr	r3, [pc, #88]	; (8001538 <SD_disk_initialize+0x1cc>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d007      	beq.n	80014f8 <SD_disk_initialize+0x18c>
 80014e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014ec:	2050      	movs	r0, #80	; 0x50
 80014ee:	f7ff feeb 	bl	80012c8 <SD_SendCmd>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <SD_disk_initialize+0x190>
      {
        /*    */
        type = 0;
 80014f8:	2300      	movs	r3, #0
 80014fa:	73bb      	strb	r3, [r7, #14]
      }
    }
  }

  CardType = type;
 80014fc:	4a0f      	ldr	r2, [pc, #60]	; (800153c <SD_disk_initialize+0x1d0>)
 80014fe:	7bbb      	ldrb	r3, [r7, #14]
 8001500:	7013      	strb	r3, [r2, #0]

  DESELECT();
 8001502:	f7ff fd85 	bl	8001010 <DESELECT>

  SPI_RxByte(); /* Idle   (Release DO) */
 8001506:	f7ff fda9 	bl	800105c <SPI_RxByte>

  if (type)
 800150a:	7bbb      	ldrb	r3, [r7, #14]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d008      	beq.n	8001522 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT;
 8001510:	4b08      	ldr	r3, [pc, #32]	; (8001534 <SD_disk_initialize+0x1c8>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	b2db      	uxtb	r3, r3
 8001516:	f023 0301 	bic.w	r3, r3, #1
 800151a:	b2da      	uxtb	r2, r3
 800151c:	4b05      	ldr	r3, [pc, #20]	; (8001534 <SD_disk_initialize+0x1c8>)
 800151e:	701a      	strb	r2, [r3, #0]
 8001520:	e001      	b.n	8001526 <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8001522:	f7ff fe2f 	bl	8001184 <SD_PowerOff>
  }

  return Stat;
 8001526:	4b03      	ldr	r3, [pc, #12]	; (8001534 <SD_disk_initialize+0x1c8>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	b2db      	uxtb	r3, r3
}
 800152c:	4618      	mov	r0, r3
 800152e:	3714      	adds	r7, #20
 8001530:	46bd      	mov	sp, r7
 8001532:	bd90      	pop	{r4, r7, pc}
 8001534:	20000000 	.word	0x20000000
 8001538:	200008f5 	.word	0x200008f5
 800153c:	20000220 	.word	0x20000220

08001540 <SD_disk_status>:

/*    */
DSTATUS SD_disk_status(BYTE drv)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	71fb      	strb	r3, [r7, #7]
  if (drv)
 800154a:	79fb      	ldrb	r3, [r7, #7]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <SD_disk_status+0x14>
    return STA_NOINIT;
 8001550:	2301      	movs	r3, #1
 8001552:	e002      	b.n	800155a <SD_disk_status+0x1a>

  return Stat;
 8001554:	4b04      	ldr	r3, [pc, #16]	; (8001568 <SD_disk_status+0x28>)
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	b2db      	uxtb	r3, r3
}
 800155a:	4618      	mov	r0, r3
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	20000000 	.word	0x20000000

0800156c <SD_disk_read>:

/*   */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	60b9      	str	r1, [r7, #8]
 8001574:	607a      	str	r2, [r7, #4]
 8001576:	603b      	str	r3, [r7, #0]
 8001578:	4603      	mov	r3, r0
 800157a:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 800157c:	7bfb      	ldrb	r3, [r7, #15]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d102      	bne.n	8001588 <SD_disk_read+0x1c>
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d101      	bne.n	800158c <SD_disk_read+0x20>
    return RES_PARERR;
 8001588:	2304      	movs	r3, #4
 800158a:	e051      	b.n	8001630 <SD_disk_read+0xc4>

  if (Stat & STA_NOINIT)
 800158c:	4b2a      	ldr	r3, [pc, #168]	; (8001638 <SD_disk_read+0xcc>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	b2db      	uxtb	r3, r3
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <SD_disk_read+0x32>
    return RES_NOTRDY;
 800159a:	2303      	movs	r3, #3
 800159c:	e048      	b.n	8001630 <SD_disk_read+0xc4>

  if (!(CardType & 4))
 800159e:	4b27      	ldr	r3, [pc, #156]	; (800163c <SD_disk_read+0xd0>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	f003 0304 	and.w	r3, r3, #4
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d102      	bne.n	80015b0 <SD_disk_read+0x44>
    sector *= 512;      /*  sector Byte addressing   */
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	025b      	lsls	r3, r3, #9
 80015ae:	607b      	str	r3, [r7, #4]

  SELECT();
 80015b0:	f7ff fd22 	bl	8000ff8 <SELECT>

  if (count == 1)
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d111      	bne.n	80015de <SD_disk_read+0x72>
  {
    /*    */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 80015ba:	6879      	ldr	r1, [r7, #4]
 80015bc:	2051      	movs	r0, #81	; 0x51
 80015be:	f7ff fe83 	bl	80012c8 <SD_SendCmd>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d129      	bne.n	800161c <SD_disk_read+0xb0>
 80015c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015cc:	68b8      	ldr	r0, [r7, #8]
 80015ce:	f7ff fdf1 	bl	80011b4 <SD_RxDataBlock>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d021      	beq.n	800161c <SD_disk_read+0xb0>
      count = 0;
 80015d8:	2300      	movs	r3, #0
 80015da:	603b      	str	r3, [r7, #0]
 80015dc:	e01e      	b.n	800161c <SD_disk_read+0xb0>
  }
  else
  {
    /*    */
    if (SD_SendCmd(CMD18, sector) == 0)
 80015de:	6879      	ldr	r1, [r7, #4]
 80015e0:	2052      	movs	r0, #82	; 0x52
 80015e2:	f7ff fe71 	bl	80012c8 <SD_SendCmd>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d117      	bne.n	800161c <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512))
 80015ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015f0:	68b8      	ldr	r0, [r7, #8]
 80015f2:	f7ff fddf 	bl	80011b4 <SD_RxDataBlock>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d00a      	beq.n	8001612 <SD_disk_read+0xa6>
          break;

        buff += 512;
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001602:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	3b01      	subs	r3, #1
 8001608:	603b      	str	r3, [r7, #0]
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d1ed      	bne.n	80015ec <SD_disk_read+0x80>
 8001610:	e000      	b.n	8001614 <SD_disk_read+0xa8>
          break;
 8001612:	bf00      	nop

      /* STOP_TRANSMISSION,     ,    */
      SD_SendCmd(CMD12, 0);
 8001614:	2100      	movs	r1, #0
 8001616:	204c      	movs	r0, #76	; 0x4c
 8001618:	f7ff fe56 	bl	80012c8 <SD_SendCmd>
    }
  }

  DESELECT();
 800161c:	f7ff fcf8 	bl	8001010 <DESELECT>
  SPI_RxByte(); /* Idle (Release DO) */
 8001620:	f7ff fd1c 	bl	800105c <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	2b00      	cmp	r3, #0
 8001628:	bf14      	ite	ne
 800162a:	2301      	movne	r3, #1
 800162c:	2300      	moveq	r3, #0
 800162e:	b2db      	uxtb	r3, r3
}
 8001630:	4618      	mov	r0, r3
 8001632:	3710      	adds	r7, #16
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	20000000 	.word	0x20000000
 800163c:	20000220 	.word	0x20000220

08001640 <SD_disk_write>:

/*   */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	60b9      	str	r1, [r7, #8]
 8001648:	607a      	str	r2, [r7, #4]
 800164a:	603b      	str	r3, [r7, #0]
 800164c:	4603      	mov	r3, r0
 800164e:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001650:	7bfb      	ldrb	r3, [r7, #15]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d102      	bne.n	800165c <SD_disk_write+0x1c>
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d101      	bne.n	8001660 <SD_disk_write+0x20>
    return RES_PARERR;
 800165c:	2304      	movs	r3, #4
 800165e:	e06b      	b.n	8001738 <SD_disk_write+0xf8>

  if (Stat & STA_NOINIT)
 8001660:	4b37      	ldr	r3, [pc, #220]	; (8001740 <SD_disk_write+0x100>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	b2db      	uxtb	r3, r3
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <SD_disk_write+0x32>
    return RES_NOTRDY;
 800166e:	2303      	movs	r3, #3
 8001670:	e062      	b.n	8001738 <SD_disk_write+0xf8>

  if (Stat & STA_PROTECT)
 8001672:	4b33      	ldr	r3, [pc, #204]	; (8001740 <SD_disk_write+0x100>)
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	b2db      	uxtb	r3, r3
 8001678:	f003 0304 	and.w	r3, r3, #4
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <SD_disk_write+0x44>
    return RES_WRPRT;
 8001680:	2302      	movs	r3, #2
 8001682:	e059      	b.n	8001738 <SD_disk_write+0xf8>

  if (!(CardType & 4))
 8001684:	4b2f      	ldr	r3, [pc, #188]	; (8001744 <SD_disk_write+0x104>)
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	f003 0304 	and.w	r3, r3, #4
 800168c:	2b00      	cmp	r3, #0
 800168e:	d102      	bne.n	8001696 <SD_disk_write+0x56>
    sector *= 512; /*  sector Byte addressing   */
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	025b      	lsls	r3, r3, #9
 8001694:	607b      	str	r3, [r7, #4]

  SELECT();
 8001696:	f7ff fcaf 	bl	8000ff8 <SELECT>

  if (count == 1)
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d110      	bne.n	80016c2 <SD_disk_write+0x82>
  {
    /*    */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80016a0:	6879      	ldr	r1, [r7, #4]
 80016a2:	2058      	movs	r0, #88	; 0x58
 80016a4:	f7ff fe10 	bl	80012c8 <SD_SendCmd>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d13a      	bne.n	8001724 <SD_disk_write+0xe4>
 80016ae:	21fe      	movs	r1, #254	; 0xfe
 80016b0:	68b8      	ldr	r0, [r7, #8]
 80016b2:	f7ff fdb5 	bl	8001220 <SD_TxDataBlock>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d033      	beq.n	8001724 <SD_disk_write+0xe4>
      count = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	603b      	str	r3, [r7, #0]
 80016c0:	e030      	b.n	8001724 <SD_disk_write+0xe4>
  }
  else
  {
    /*    */
    if (CardType & 2)
 80016c2:	4b20      	ldr	r3, [pc, #128]	; (8001744 <SD_disk_write+0x104>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	f003 0302 	and.w	r3, r3, #2
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d007      	beq.n	80016de <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 80016ce:	2100      	movs	r1, #0
 80016d0:	2077      	movs	r0, #119	; 0x77
 80016d2:	f7ff fdf9 	bl	80012c8 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 80016d6:	6839      	ldr	r1, [r7, #0]
 80016d8:	2057      	movs	r0, #87	; 0x57
 80016da:	f7ff fdf5 	bl	80012c8 <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 80016de:	6879      	ldr	r1, [r7, #4]
 80016e0:	2059      	movs	r0, #89	; 0x59
 80016e2:	f7ff fdf1 	bl	80012c8 <SD_SendCmd>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d11b      	bne.n	8001724 <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 80016ec:	21fc      	movs	r1, #252	; 0xfc
 80016ee:	68b8      	ldr	r0, [r7, #8]
 80016f0:	f7ff fd96 	bl	8001220 <SD_TxDataBlock>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d00a      	beq.n	8001710 <SD_disk_write+0xd0>
          break;

        buff += 512;
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001700:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	3b01      	subs	r3, #1
 8001706:	603b      	str	r3, [r7, #0]
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d1ee      	bne.n	80016ec <SD_disk_write+0xac>
 800170e:	e000      	b.n	8001712 <SD_disk_write+0xd2>
          break;
 8001710:	bf00      	nop

      if(!SD_TxDataBlock(0, 0xFD))
 8001712:	21fd      	movs	r1, #253	; 0xfd
 8001714:	2000      	movs	r0, #0
 8001716:	f7ff fd83 	bl	8001220 <SD_TxDataBlock>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d101      	bne.n	8001724 <SD_disk_write+0xe4>
      {
        count = 1;
 8001720:	2301      	movs	r3, #1
 8001722:	603b      	str	r3, [r7, #0]
      }
    }
  }

  DESELECT();
 8001724:	f7ff fc74 	bl	8001010 <DESELECT>
  SPI_RxByte();
 8001728:	f7ff fc98 	bl	800105c <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	2b00      	cmp	r3, #0
 8001730:	bf14      	ite	ne
 8001732:	2301      	movne	r3, #1
 8001734:	2300      	moveq	r3, #0
 8001736:	b2db      	uxtb	r3, r3
}
 8001738:	4618      	mov	r0, r3
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20000000 	.word	0x20000000
 8001744:	20000220 	.word	0x20000220

08001748 <SD_disk_ioctl>:
#endif /* _READONLY */

/*   */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8001748:	b590      	push	{r4, r7, lr}
 800174a:	b08b      	sub	sp, #44	; 0x2c
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	603a      	str	r2, [r7, #0]
 8001752:	71fb      	strb	r3, [r7, #7]
 8001754:	460b      	mov	r3, r1
 8001756:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	623b      	str	r3, [r7, #32]
  WORD csize;

  if (drv)
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 8001762:	2304      	movs	r3, #4
 8001764:	e11b      	b.n	800199e <SD_disk_ioctl+0x256>

  res = RES_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (ctrl == CTRL_POWER)
 800176c:	79bb      	ldrb	r3, [r7, #6]
 800176e:	2b05      	cmp	r3, #5
 8001770:	d129      	bne.n	80017c6 <SD_disk_ioctl+0x7e>
  {
    switch (*ptr)
 8001772:	6a3b      	ldr	r3, [r7, #32]
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2b02      	cmp	r3, #2
 8001778:	d017      	beq.n	80017aa <SD_disk_ioctl+0x62>
 800177a:	2b02      	cmp	r3, #2
 800177c:	dc1f      	bgt.n	80017be <SD_disk_ioctl+0x76>
 800177e:	2b00      	cmp	r3, #0
 8001780:	d002      	beq.n	8001788 <SD_disk_ioctl+0x40>
 8001782:	2b01      	cmp	r3, #1
 8001784:	d00b      	beq.n	800179e <SD_disk_ioctl+0x56>
 8001786:	e01a      	b.n	80017be <SD_disk_ioctl+0x76>
    {
    case 0:
      if (SD_CheckPower())
 8001788:	f7ff fd08 	bl	800119c <SD_CheckPower>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <SD_disk_ioctl+0x4e>
        SD_PowerOff();          /* Power Off */
 8001792:	f7ff fcf7 	bl	8001184 <SD_PowerOff>
      res = RES_OK;
 8001796:	2300      	movs	r3, #0
 8001798:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800179c:	e0fd      	b.n	800199a <SD_disk_ioctl+0x252>
    case 1:
      SD_PowerOn();             /* Power On */
 800179e:	f7ff fca5 	bl	80010ec <SD_PowerOn>
      res = RES_OK;
 80017a2:	2300      	movs	r3, #0
 80017a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80017a8:	e0f7      	b.n	800199a <SD_disk_ioctl+0x252>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 80017aa:	6a3b      	ldr	r3, [r7, #32]
 80017ac:	1c5c      	adds	r4, r3, #1
 80017ae:	f7ff fcf5 	bl	800119c <SD_CheckPower>
 80017b2:	4603      	mov	r3, r0
 80017b4:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 80017b6:	2300      	movs	r3, #0
 80017b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80017bc:	e0ed      	b.n	800199a <SD_disk_ioctl+0x252>
    default:
      res = RES_PARERR;
 80017be:	2304      	movs	r3, #4
 80017c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80017c4:	e0e9      	b.n	800199a <SD_disk_ioctl+0x252>
    }
  }
  else
  {
    if (Stat & STA_NOINIT)
 80017c6:	4b78      	ldr	r3, [pc, #480]	; (80019a8 <SD_disk_ioctl+0x260>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	f003 0301 	and.w	r3, r3, #1
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <SD_disk_ioctl+0x90>
      return RES_NOTRDY;
 80017d4:	2303      	movs	r3, #3
 80017d6:	e0e2      	b.n	800199e <SD_disk_ioctl+0x256>

    SELECT();
 80017d8:	f7ff fc0e 	bl	8000ff8 <SELECT>

    switch (ctrl)
 80017dc:	79bb      	ldrb	r3, [r7, #6]
 80017de:	2b0d      	cmp	r3, #13
 80017e0:	f200 80cc 	bhi.w	800197c <SD_disk_ioctl+0x234>
 80017e4:	a201      	add	r2, pc, #4	; (adr r2, 80017ec <SD_disk_ioctl+0xa4>)
 80017e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ea:	bf00      	nop
 80017ec:	080018e7 	.word	0x080018e7
 80017f0:	08001825 	.word	0x08001825
 80017f4:	080018d7 	.word	0x080018d7
 80017f8:	0800197d 	.word	0x0800197d
 80017fc:	0800197d 	.word	0x0800197d
 8001800:	0800197d 	.word	0x0800197d
 8001804:	0800197d 	.word	0x0800197d
 8001808:	0800197d 	.word	0x0800197d
 800180c:	0800197d 	.word	0x0800197d
 8001810:	0800197d 	.word	0x0800197d
 8001814:	0800197d 	.word	0x0800197d
 8001818:	080018f9 	.word	0x080018f9
 800181c:	0800191d 	.word	0x0800191d
 8001820:	08001941 	.word	0x08001941
    {
    case GET_SECTOR_COUNT:
      /* SD  Sector  (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001824:	2100      	movs	r1, #0
 8001826:	2049      	movs	r0, #73	; 0x49
 8001828:	f7ff fd4e 	bl	80012c8 <SD_SendCmd>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	f040 80a8 	bne.w	8001984 <SD_disk_ioctl+0x23c>
 8001834:	f107 030c 	add.w	r3, r7, #12
 8001838:	2110      	movs	r1, #16
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff fcba 	bl	80011b4 <SD_RxDataBlock>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	f000 809e 	beq.w	8001984 <SD_disk_ioctl+0x23c>
      {
        if ((csd[0] >> 6) == 1)
 8001848:	7b3b      	ldrb	r3, [r7, #12]
 800184a:	099b      	lsrs	r3, r3, #6
 800184c:	b2db      	uxtb	r3, r3
 800184e:	2b01      	cmp	r3, #1
 8001850:	d10e      	bne.n	8001870 <SD_disk_ioctl+0x128>
        {
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8001852:	7d7b      	ldrb	r3, [r7, #21]
 8001854:	b29a      	uxth	r2, r3
 8001856:	7d3b      	ldrb	r3, [r7, #20]
 8001858:	b29b      	uxth	r3, r3
 800185a:	021b      	lsls	r3, r3, #8
 800185c:	b29b      	uxth	r3, r3
 800185e:	4413      	add	r3, r2
 8001860:	b29b      	uxth	r3, r3
 8001862:	3301      	adds	r3, #1
 8001864:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8001866:	8bfb      	ldrh	r3, [r7, #30]
 8001868:	029a      	lsls	r2, r3, #10
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	e02e      	b.n	80018ce <SD_disk_ioctl+0x186>
        }
        else
        {
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001870:	7c7b      	ldrb	r3, [r7, #17]
 8001872:	f003 030f 	and.w	r3, r3, #15
 8001876:	b2da      	uxtb	r2, r3
 8001878:	7dbb      	ldrb	r3, [r7, #22]
 800187a:	09db      	lsrs	r3, r3, #7
 800187c:	b2db      	uxtb	r3, r3
 800187e:	4413      	add	r3, r2
 8001880:	b2da      	uxtb	r2, r3
 8001882:	7d7b      	ldrb	r3, [r7, #21]
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	b2db      	uxtb	r3, r3
 8001888:	f003 0306 	and.w	r3, r3, #6
 800188c:	b2db      	uxtb	r3, r3
 800188e:	4413      	add	r3, r2
 8001890:	b2db      	uxtb	r3, r3
 8001892:	3302      	adds	r3, #2
 8001894:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001898:	7d3b      	ldrb	r3, [r7, #20]
 800189a:	099b      	lsrs	r3, r3, #6
 800189c:	b2db      	uxtb	r3, r3
 800189e:	b29a      	uxth	r2, r3
 80018a0:	7cfb      	ldrb	r3, [r7, #19]
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	4413      	add	r3, r2
 80018aa:	b29a      	uxth	r2, r3
 80018ac:	7cbb      	ldrb	r3, [r7, #18]
 80018ae:	029b      	lsls	r3, r3, #10
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	4413      	add	r3, r2
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	3301      	adds	r3, #1
 80018be:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 80018c0:	8bfa      	ldrh	r2, [r7, #30]
 80018c2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80018c6:	3b09      	subs	r3, #9
 80018c8:	409a      	lsls	r2, r3
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	601a      	str	r2, [r3, #0]
        }

        res = RES_OK;
 80018ce:	2300      	movs	r3, #0
 80018d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }
      break;
 80018d4:	e056      	b.n	8001984 <SD_disk_ioctl+0x23c>

    case GET_SECTOR_SIZE:
      /*    (WORD) */
      *(WORD*) buff = 512;
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018dc:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 80018de:	2300      	movs	r3, #0
 80018e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80018e4:	e055      	b.n	8001992 <SD_disk_ioctl+0x24a>

    case CTRL_SYNC:
      /*   */
      if (SD_ReadyWait() == 0xFF)
 80018e6:	f7ff fbe5 	bl	80010b4 <SD_ReadyWait>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2bff      	cmp	r3, #255	; 0xff
 80018ee:	d14b      	bne.n	8001988 <SD_disk_ioctl+0x240>
        res = RES_OK;
 80018f0:	2300      	movs	r3, #0
 80018f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80018f6:	e047      	b.n	8001988 <SD_disk_ioctl+0x240>

    case MMC_GET_CSD:
      /* CSD   (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 80018f8:	2100      	movs	r1, #0
 80018fa:	2049      	movs	r0, #73	; 0x49
 80018fc:	f7ff fce4 	bl	80012c8 <SD_SendCmd>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d142      	bne.n	800198c <SD_disk_ioctl+0x244>
 8001906:	2110      	movs	r1, #16
 8001908:	6a38      	ldr	r0, [r7, #32]
 800190a:	f7ff fc53 	bl	80011b4 <SD_RxDataBlock>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d03b      	beq.n	800198c <SD_disk_ioctl+0x244>
        res = RES_OK;
 8001914:	2300      	movs	r3, #0
 8001916:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800191a:	e037      	b.n	800198c <SD_disk_ioctl+0x244>

    case MMC_GET_CID:
      /* CID   (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 800191c:	2100      	movs	r1, #0
 800191e:	204a      	movs	r0, #74	; 0x4a
 8001920:	f7ff fcd2 	bl	80012c8 <SD_SendCmd>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d132      	bne.n	8001990 <SD_disk_ioctl+0x248>
 800192a:	2110      	movs	r1, #16
 800192c:	6a38      	ldr	r0, [r7, #32]
 800192e:	f7ff fc41 	bl	80011b4 <SD_RxDataBlock>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d02b      	beq.n	8001990 <SD_disk_ioctl+0x248>
        res = RES_OK;
 8001938:	2300      	movs	r3, #0
 800193a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800193e:	e027      	b.n	8001990 <SD_disk_ioctl+0x248>

    case MMC_GET_OCR:
      /* OCR   (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0)
 8001940:	2100      	movs	r1, #0
 8001942:	207a      	movs	r0, #122	; 0x7a
 8001944:	f7ff fcc0 	bl	80012c8 <SD_SendCmd>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d116      	bne.n	800197c <SD_disk_ioctl+0x234>
      {
        for (n = 0; n < 4; n++)
 800194e:	2300      	movs	r3, #0
 8001950:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001954:	e00b      	b.n	800196e <SD_disk_ioctl+0x226>
        {
          *ptr++ = SPI_RxByte();
 8001956:	6a3c      	ldr	r4, [r7, #32]
 8001958:	1c63      	adds	r3, r4, #1
 800195a:	623b      	str	r3, [r7, #32]
 800195c:	f7ff fb7e 	bl	800105c <SPI_RxByte>
 8001960:	4603      	mov	r3, r0
 8001962:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8001964:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001968:	3301      	adds	r3, #1
 800196a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800196e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001972:	2b03      	cmp	r3, #3
 8001974:	d9ef      	bls.n	8001956 <SD_disk_ioctl+0x20e>
        }

        res = RES_OK;
 8001976:	2300      	movs	r3, #0
 8001978:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }

    default:
      res = RES_PARERR;
 800197c:	2304      	movs	r3, #4
 800197e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001982:	e006      	b.n	8001992 <SD_disk_ioctl+0x24a>
      break;
 8001984:	bf00      	nop
 8001986:	e004      	b.n	8001992 <SD_disk_ioctl+0x24a>
      break;
 8001988:	bf00      	nop
 800198a:	e002      	b.n	8001992 <SD_disk_ioctl+0x24a>
      break;
 800198c:	bf00      	nop
 800198e:	e000      	b.n	8001992 <SD_disk_ioctl+0x24a>
      break;
 8001990:	bf00      	nop
    }

    DESELECT();
 8001992:	f7ff fb3d 	bl	8001010 <DESELECT>
    SPI_RxByte();
 8001996:	f7ff fb61 	bl	800105c <SPI_RxByte>
  }

  return res;
 800199a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800199e:	4618      	mov	r0, r3
 80019a0:	372c      	adds	r7, #44	; 0x2c
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd90      	pop	{r4, r7, pc}
 80019a6:	bf00      	nop
 80019a8:	20000000 	.word	0x20000000

080019ac <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af02      	add	r7, sp, #8
 80019b2:	4603      	mov	r3, r0
 80019b4:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80019b6:	79fb      	ldrb	r3, [r7, #7]
 80019b8:	f023 030f 	bic.w	r3, r3, #15
 80019bc:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80019be:	79fb      	ldrb	r3, [r7, #7]
 80019c0:	011b      	lsls	r3, r3, #4
 80019c2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80019c4:	7bfb      	ldrb	r3, [r7, #15]
 80019c6:	f043 030c 	orr.w	r3, r3, #12
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80019ce:	7bfb      	ldrb	r3, [r7, #15]
 80019d0:	f043 0308 	orr.w	r3, r3, #8
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80019d8:	7bbb      	ldrb	r3, [r7, #14]
 80019da:	f043 030c 	orr.w	r3, r3, #12
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80019e2:	7bbb      	ldrb	r3, [r7, #14]
 80019e4:	f043 0308 	orr.w	r3, r3, #8
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80019ec:	f107 0208 	add.w	r2, r7, #8
 80019f0:	2364      	movs	r3, #100	; 0x64
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	2304      	movs	r3, #4
 80019f6:	214e      	movs	r1, #78	; 0x4e
 80019f8:	4803      	ldr	r0, [pc, #12]	; (8001a08 <lcd_send_cmd+0x5c>)
 80019fa:	f003 ffb9 	bl	8005970 <HAL_I2C_Master_Transmit>
}
 80019fe:	bf00      	nop
 8001a00:	3710      	adds	r7, #16
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	200002f0 	.word	0x200002f0

08001a0c <lcd_send_data>:

void lcd_send_data (char data)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af02      	add	r7, sp, #8
 8001a12:	4603      	mov	r3, r0
 8001a14:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001a16:	79fb      	ldrb	r3, [r7, #7]
 8001a18:	f023 030f 	bic.w	r3, r3, #15
 8001a1c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	011b      	lsls	r3, r3, #4
 8001a22:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 8001a24:	7bfb      	ldrb	r3, [r7, #15]
 8001a26:	f043 030d 	orr.w	r3, r3, #13
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 8001a2e:	7bfb      	ldrb	r3, [r7, #15]
 8001a30:	f043 0309 	orr.w	r3, r3, #9
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 8001a38:	7bbb      	ldrb	r3, [r7, #14]
 8001a3a:	f043 030d 	orr.w	r3, r3, #13
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1sssssssss
 8001a42:	7bbb      	ldrb	r3, [r7, #14]
 8001a44:	f043 0309 	orr.w	r3, r3, #9
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001a4c:	f107 0208 	add.w	r2, r7, #8
 8001a50:	2364      	movs	r3, #100	; 0x64
 8001a52:	9300      	str	r3, [sp, #0]
 8001a54:	2304      	movs	r3, #4
 8001a56:	214e      	movs	r1, #78	; 0x4e
 8001a58:	4803      	ldr	r0, [pc, #12]	; (8001a68 <lcd_send_data+0x5c>)
 8001a5a:	f003 ff89 	bl	8005970 <HAL_I2C_Master_Transmit>
}
 8001a5e:	bf00      	nop
 8001a60:	3710      	adds	r7, #16
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	200002f0 	.word	0x200002f0

08001a6c <lcd_clear>:

void lcd_clear (void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x00);
 8001a72:	2000      	movs	r0, #0
 8001a74:	f7ff ff9a 	bl	80019ac <lcd_send_cmd>
	for (int i=0; i<100; i++)
 8001a78:	2300      	movs	r3, #0
 8001a7a:	607b      	str	r3, [r7, #4]
 8001a7c:	e005      	b.n	8001a8a <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8001a7e:	2020      	movs	r0, #32
 8001a80:	f7ff ffc4 	bl	8001a0c <lcd_send_data>
	for (int i=0; i<100; i++)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	3301      	adds	r3, #1
 8001a88:	607b      	str	r3, [r7, #4]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2b63      	cmp	r3, #99	; 0x63
 8001a8e:	ddf6      	ble.n	8001a7e <lcd_clear+0x12>
	}
}
 8001a90:	bf00      	nop
 8001a92:	bf00      	nop
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <lcd_init>:

void lcd_init (void)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001a9e:	2032      	movs	r0, #50	; 0x32
 8001aa0:	f002 faf0 	bl	8004084 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001aa4:	2030      	movs	r0, #48	; 0x30
 8001aa6:	f7ff ff81 	bl	80019ac <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001aaa:	2005      	movs	r0, #5
 8001aac:	f002 faea 	bl	8004084 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001ab0:	2030      	movs	r0, #48	; 0x30
 8001ab2:	f7ff ff7b 	bl	80019ac <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001ab6:	2001      	movs	r0, #1
 8001ab8:	f002 fae4 	bl	8004084 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001abc:	2030      	movs	r0, #48	; 0x30
 8001abe:	f7ff ff75 	bl	80019ac <lcd_send_cmd>
	HAL_Delay(10);
 8001ac2:	200a      	movs	r0, #10
 8001ac4:	f002 fade 	bl	8004084 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001ac8:	2020      	movs	r0, #32
 8001aca:	f7ff ff6f 	bl	80019ac <lcd_send_cmd>
	HAL_Delay(10);
 8001ace:	200a      	movs	r0, #10
 8001ad0:	f002 fad8 	bl	8004084 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001ad4:	2028      	movs	r0, #40	; 0x28
 8001ad6:	f7ff ff69 	bl	80019ac <lcd_send_cmd>
	HAL_Delay(1);
 8001ada:	2001      	movs	r0, #1
 8001adc:	f002 fad2 	bl	8004084 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001ae0:	2008      	movs	r0, #8
 8001ae2:	f7ff ff63 	bl	80019ac <lcd_send_cmd>
	HAL_Delay(1);
 8001ae6:	2001      	movs	r0, #1
 8001ae8:	f002 facc 	bl	8004084 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001aec:	2001      	movs	r0, #1
 8001aee:	f7ff ff5d 	bl	80019ac <lcd_send_cmd>
	HAL_Delay(1);
 8001af2:	2001      	movs	r0, #1
 8001af4:	f002 fac6 	bl	8004084 <HAL_Delay>
	HAL_Delay(1);
 8001af8:	2001      	movs	r0, #1
 8001afa:	f002 fac3 	bl	8004084 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001afe:	2006      	movs	r0, #6
 8001b00:	f7ff ff54 	bl	80019ac <lcd_send_cmd>
	HAL_Delay(1);
 8001b04:	2001      	movs	r0, #1
 8001b06:	f002 fabd 	bl	8004084 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001b0a:	200c      	movs	r0, #12
 8001b0c:	f7ff ff4e 	bl	80019ac <lcd_send_cmd>
}
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001b1c:	e006      	b.n	8001b2c <lcd_send_string+0x18>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	1c5a      	adds	r2, r3, #1
 8001b22:	607a      	str	r2, [r7, #4]
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff ff70 	bl	8001a0c <lcd_send_data>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d1f4      	bne.n	8001b1e <lcd_send_string+0xa>
}
 8001b34:	bf00      	nop
 8001b36:	bf00      	nop
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
	...

08001b40 <Rotary_init>:
extern void Save_SetPoint(Save_Flash_Type tp);
extern float PH_Calculator(float A, float B, uint16_t adc);
extern void  PH_Calibration();

void Rotary_init()
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
	rotary_first_value = HAL_GPIO_ReadPin(GPIOE, Rotary_CLK_Pin);
 8001b44:	2180      	movs	r1, #128	; 0x80
 8001b46:	4804      	ldr	r0, [pc, #16]	; (8001b58 <Rotary_init+0x18>)
 8001b48:	f003 fd82 	bl	8005650 <HAL_GPIO_ReadPin>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	461a      	mov	r2, r3
 8001b50:	4b02      	ldr	r3, [pc, #8]	; (8001b5c <Rotary_init+0x1c>)
 8001b52:	601a      	str	r2, [r3, #0]
}
 8001b54:	bf00      	nop
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	20000240 	.word	0x20000240

08001b60 <Rotary_volum>:
int  Rotary_volum()
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
	rotary_curent_value = HAL_GPIO_ReadPin(GPIOE, Rotary_CLK_Pin);
 8001b64:	2180      	movs	r1, #128	; 0x80
 8001b66:	4817      	ldr	r0, [pc, #92]	; (8001bc4 <Rotary_volum+0x64>)
 8001b68:	f003 fd72 	bl	8005650 <HAL_GPIO_ReadPin>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	461a      	mov	r2, r3
 8001b70:	4b15      	ldr	r3, [pc, #84]	; (8001bc8 <Rotary_volum+0x68>)
 8001b72:	601a      	str	r2, [r3, #0]
	if (rotary_curent_value != rotary_first_value)
 8001b74:	4b14      	ldr	r3, [pc, #80]	; (8001bc8 <Rotary_volum+0x68>)
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	4b14      	ldr	r3, [pc, #80]	; (8001bcc <Rotary_volum+0x6c>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d019      	beq.n	8001bb4 <Rotary_volum+0x54>
	   {
	     if (HAL_GPIO_ReadPin(GPIOE, Rotary_DT_Pin) != rotary_curent_value)
 8001b80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b84:	480f      	ldr	r0, [pc, #60]	; (8001bc4 <Rotary_volum+0x64>)
 8001b86:	f003 fd63 	bl	8005650 <HAL_GPIO_ReadPin>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	4b0e      	ldr	r3, [pc, #56]	; (8001bc8 <Rotary_volum+0x68>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d007      	beq.n	8001ba6 <Rotary_volum+0x46>
	     {
	    	 lcd_clear();
 8001b96:	f7ff ff69 	bl	8001a6c <lcd_clear>
	    	 lcd_pointer_1 +=1;
 8001b9a:	4b0d      	ldr	r3, [pc, #52]	; (8001bd0 <Rotary_volum+0x70>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	4a0b      	ldr	r2, [pc, #44]	; (8001bd0 <Rotary_volum+0x70>)
 8001ba2:	6013      	str	r3, [r2, #0]
 8001ba4:	e006      	b.n	8001bb4 <Rotary_volum+0x54>

	     }
	     else
	     {
	    	 lcd_clear();
 8001ba6:	f7ff ff61 	bl	8001a6c <lcd_clear>
	    	 lcd_pointer_1 -=1;
 8001baa:	4b09      	ldr	r3, [pc, #36]	; (8001bd0 <Rotary_volum+0x70>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	4a07      	ldr	r2, [pc, #28]	; (8001bd0 <Rotary_volum+0x70>)
 8001bb2:	6013      	str	r3, [r2, #0]
	     }
	   }
	rotary_first_value = rotary_curent_value;
 8001bb4:	4b04      	ldr	r3, [pc, #16]	; (8001bc8 <Rotary_volum+0x68>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a04      	ldr	r2, [pc, #16]	; (8001bcc <Rotary_volum+0x6c>)
 8001bba:	6013      	str	r3, [r2, #0]
	return lcd_pointer_1;
 8001bbc:	4b04      	ldr	r3, [pc, #16]	; (8001bd0 <Rotary_volum+0x70>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	20000244 	.word	0x20000244
 8001bcc:	20000240 	.word	0x20000240
 8001bd0:	20000238 	.word	0x20000238

08001bd4 <Push_Slect>:
void Push_Slect()
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
	  if(HAL_GPIO_ReadPin(GPIOE, Rotary_SW_Pin) == 0)
 8001bd8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001bdc:	4813      	ldr	r0, [pc, #76]	; (8001c2c <Push_Slect+0x58>)
 8001bde:	f003 fd37 	bl	8005650 <HAL_GPIO_ReadPin>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d11c      	bne.n	8001c22 <Push_Slect+0x4e>
	  		{
	  			HAL_Delay(20);
 8001be8:	2014      	movs	r0, #20
 8001bea:	f002 fa4b 	bl	8004084 <HAL_Delay>
	  			if((HAL_GPIO_ReadPin(GPIOE, Rotary_SW_Pin) == 0) && (isPress == 0)) // nut nhan da bam
 8001bee:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001bf2:	480e      	ldr	r0, [pc, #56]	; (8001c2c <Push_Slect+0x58>)
 8001bf4:	f003 fd2c 	bl	8005650 <HAL_GPIO_ReadPin>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d114      	bne.n	8001c28 <Push_Slect+0x54>
 8001bfe:	4b0c      	ldr	r3, [pc, #48]	; (8001c30 <Push_Slect+0x5c>)
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d110      	bne.n	8001c28 <Push_Slect+0x54>
	  			{
	  				lcd_clear();
 8001c06:	f7ff ff31 	bl	8001a6c <lcd_clear>
	  				Rpush_number++;
 8001c0a:	4b0a      	ldr	r3, [pc, #40]	; (8001c34 <Push_Slect+0x60>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	3301      	adds	r3, #1
 8001c10:	4a08      	ldr	r2, [pc, #32]	; (8001c34 <Push_Slect+0x60>)
 8001c12:	6013      	str	r3, [r2, #0]
	  				isPress = 1;
 8001c14:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <Push_Slect+0x5c>)
 8001c16:	2201      	movs	r2, #1
 8001c18:	701a      	strb	r2, [r3, #0]
	  				button_flag = 0;
 8001c1a:	4b07      	ldr	r3, [pc, #28]	; (8001c38 <Push_Slect+0x64>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
	  			}
	  		}
	  		else{isPress = 0;}
}
 8001c20:	e002      	b.n	8001c28 <Push_Slect+0x54>
	  		else{isPress = 0;}
 8001c22:	4b03      	ldr	r3, [pc, #12]	; (8001c30 <Push_Slect+0x5c>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	701a      	strb	r2, [r3, #0]
}
 8001c28:	bf00      	nop
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	2000023c 	.word	0x2000023c
 8001c34:	2000022c 	.word	0x2000022c
 8001c38:	20000230 	.word	0x20000230

08001c3c <Pointer_Status>:
void Pointer_Status(uint32_t volume)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
	if(volume > last)
 8001c44:	4b33      	ldr	r3, [pc, #204]	; (8001d14 <Pointer_Status+0xd8>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d905      	bls.n	8001c5a <Pointer_Status+0x1e>
	{
		pointer_position++;
 8001c4e:	4b32      	ldr	r3, [pc, #200]	; (8001d18 <Pointer_Status+0xdc>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	3301      	adds	r3, #1
 8001c54:	4a30      	ldr	r2, [pc, #192]	; (8001d18 <Pointer_Status+0xdc>)
 8001c56:	6013      	str	r3, [r2, #0]
 8001c58:	e009      	b.n	8001c6e <Pointer_Status+0x32>
	}
	else if(volume < last)
 8001c5a:	4b2e      	ldr	r3, [pc, #184]	; (8001d14 <Pointer_Status+0xd8>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d204      	bcs.n	8001c6e <Pointer_Status+0x32>
	{
		pointer_position--;
 8001c64:	4b2c      	ldr	r3, [pc, #176]	; (8001d18 <Pointer_Status+0xdc>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	3b01      	subs	r3, #1
 8001c6a:	4a2b      	ldr	r2, [pc, #172]	; (8001d18 <Pointer_Status+0xdc>)
 8001c6c:	6013      	str	r3, [r2, #0]
	}
	last = volume;
 8001c6e:	4a29      	ldr	r2, [pc, #164]	; (8001d14 <Pointer_Status+0xd8>)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6013      	str	r3, [r2, #0]

	switch(pointer_position)
 8001c74:	4b28      	ldr	r3, [pc, #160]	; (8001d18 <Pointer_Status+0xdc>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2b08      	cmp	r3, #8
 8001c7a:	d838      	bhi.n	8001cee <Pointer_Status+0xb2>
 8001c7c:	a201      	add	r2, pc, #4	; (adr r2, 8001c84 <Pointer_Status+0x48>)
 8001c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c82:	bf00      	nop
 8001c84:	08001ca9 	.word	0x08001ca9
 8001c88:	08001cef 	.word	0x08001cef
 8001c8c:	08001cb7 	.word	0x08001cb7
 8001c90:	08001cef 	.word	0x08001cef
 8001c94:	08001cc5 	.word	0x08001cc5
 8001c98:	08001cef 	.word	0x08001cef
 8001c9c:	08001cd3 	.word	0x08001cd3
 8001ca0:	08001cef 	.word	0x08001cef
 8001ca4:	08001ce1 	.word	0x08001ce1
	{
		case 0:
			lcd_send_cmd(0x80 | 0x00); //PH
 8001ca8:	2080      	movs	r0, #128	; 0x80
 8001caa:	f7ff fe7f 	bl	80019ac <lcd_send_cmd>
			lcd_send_string("->");
 8001cae:	481b      	ldr	r0, [pc, #108]	; (8001d1c <Pointer_Status+0xe0>)
 8001cb0:	f7ff ff30 	bl	8001b14 <lcd_send_string>
			break;
 8001cb4:	e029      	b.n	8001d0a <Pointer_Status+0xce>
		case 2:
			lcd_send_cmd(0x80 | 0x40); //PH
 8001cb6:	20c0      	movs	r0, #192	; 0xc0
 8001cb8:	f7ff fe78 	bl	80019ac <lcd_send_cmd>
			lcd_send_string("->");
 8001cbc:	4817      	ldr	r0, [pc, #92]	; (8001d1c <Pointer_Status+0xe0>)
 8001cbe:	f7ff ff29 	bl	8001b14 <lcd_send_string>
			break;
 8001cc2:	e022      	b.n	8001d0a <Pointer_Status+0xce>
		case 4:
			lcd_send_cmd(0x80 | 0x14); //PH
 8001cc4:	2094      	movs	r0, #148	; 0x94
 8001cc6:	f7ff fe71 	bl	80019ac <lcd_send_cmd>
			lcd_send_string("->");
 8001cca:	4814      	ldr	r0, [pc, #80]	; (8001d1c <Pointer_Status+0xe0>)
 8001ccc:	f7ff ff22 	bl	8001b14 <lcd_send_string>
			break;
 8001cd0:	e01b      	b.n	8001d0a <Pointer_Status+0xce>
		case 6:
			lcd_send_cmd(0x80 | 0x54); //PH
 8001cd2:	20d4      	movs	r0, #212	; 0xd4
 8001cd4:	f7ff fe6a 	bl	80019ac <lcd_send_cmd>
			lcd_send_string("->");
 8001cd8:	4810      	ldr	r0, [pc, #64]	; (8001d1c <Pointer_Status+0xe0>)
 8001cda:	f7ff ff1b 	bl	8001b14 <lcd_send_string>
			break;
 8001cde:	e014      	b.n	8001d0a <Pointer_Status+0xce>
		case 8:
			if(Rpush_number == 2||3)
			{
				lcd_send_cmd(0x80 | 0x66);
 8001ce0:	20e6      	movs	r0, #230	; 0xe6
 8001ce2:	f7ff fe63 	bl	80019ac <lcd_send_cmd>
				lcd_send_string(">>");
 8001ce6:	480e      	ldr	r0, [pc, #56]	; (8001d20 <Pointer_Status+0xe4>)
 8001ce8:	f7ff ff14 	bl	8001b14 <lcd_send_string>
			}
			break;
 8001cec:	e00d      	b.n	8001d0a <Pointer_Status+0xce>
		default:
			if(pointer_position>9)
 8001cee:	4b0a      	ldr	r3, [pc, #40]	; (8001d18 <Pointer_Status+0xdc>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2b09      	cmp	r3, #9
 8001cf4:	d908      	bls.n	8001d08 <Pointer_Status+0xcc>
			{
				pointer_position = 0;
 8001cf6:	4b08      	ldr	r3, [pc, #32]	; (8001d18 <Pointer_Status+0xdc>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
				lcd_send_cmd(0x80 | 0x00); //PH
 8001cfc:	2080      	movs	r0, #128	; 0x80
 8001cfe:	f7ff fe55 	bl	80019ac <lcd_send_cmd>
				lcd_send_string("->");
 8001d02:	4806      	ldr	r0, [pc, #24]	; (8001d1c <Pointer_Status+0xe0>)
 8001d04:	f7ff ff06 	bl	8001b14 <lcd_send_string>
			}
			break;
 8001d08:	bf00      	nop
	}
}
 8001d0a:	bf00      	nop
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	20000224 	.word	0x20000224
 8001d18:	20000228 	.word	0x20000228
 8001d1c:	0800dcf8 	.word	0x0800dcf8
 8001d20:	0800dcfc 	.word	0x0800dcfc

08001d24 <Pointer_2_Status>:
void Pointer_2_Status(uint32_t line)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
	if(line == 0)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d106      	bne.n	8001d40 <Pointer_2_Status+0x1c>
		{
		lcd_send_cmd(0x80 | 0x0A); //PH
 8001d32:	208a      	movs	r0, #138	; 0x8a
 8001d34:	f7ff fe3a 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("<");
 8001d38:	4812      	ldr	r0, [pc, #72]	; (8001d84 <Pointer_2_Status+0x60>)
 8001d3a:	f7ff feeb 	bl	8001b14 <lcd_send_string>
		else if(line == 6)
		{
		lcd_send_cmd(0x80 | 0x5E); //PH
		lcd_send_string("<");
		}
}
 8001d3e:	e01c      	b.n	8001d7a <Pointer_2_Status+0x56>
		else if(line == 2)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d106      	bne.n	8001d54 <Pointer_2_Status+0x30>
		lcd_send_cmd(0x80 | 0x4A); //PH
 8001d46:	20ca      	movs	r0, #202	; 0xca
 8001d48:	f7ff fe30 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("<");
 8001d4c:	480d      	ldr	r0, [pc, #52]	; (8001d84 <Pointer_2_Status+0x60>)
 8001d4e:	f7ff fee1 	bl	8001b14 <lcd_send_string>
}
 8001d52:	e012      	b.n	8001d7a <Pointer_2_Status+0x56>
		else if(line == 4)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2b04      	cmp	r3, #4
 8001d58:	d106      	bne.n	8001d68 <Pointer_2_Status+0x44>
		lcd_send_cmd(0x80 | 0x1E); //PH
 8001d5a:	209e      	movs	r0, #158	; 0x9e
 8001d5c:	f7ff fe26 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("<");
 8001d60:	4808      	ldr	r0, [pc, #32]	; (8001d84 <Pointer_2_Status+0x60>)
 8001d62:	f7ff fed7 	bl	8001b14 <lcd_send_string>
}
 8001d66:	e008      	b.n	8001d7a <Pointer_2_Status+0x56>
		else if(line == 6)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2b06      	cmp	r3, #6
 8001d6c:	d105      	bne.n	8001d7a <Pointer_2_Status+0x56>
		lcd_send_cmd(0x80 | 0x5E); //PH
 8001d6e:	20de      	movs	r0, #222	; 0xde
 8001d70:	f7ff fe1c 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("<");
 8001d74:	4803      	ldr	r0, [pc, #12]	; (8001d84 <Pointer_2_Status+0x60>)
 8001d76:	f7ff fecd 	bl	8001b14 <lcd_send_string>
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	0800dd00 	.word	0x0800dd00

08001d88 <LCD_Menu_2_1>:
void LCD_Menu_2_1()
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b09a      	sub	sp, #104	; 0x68
 8001d8c:	af00      	add	r7, sp, #0
	char buffer_string[100];
	lcd_send_cmd(0x80 | 0x02); //PH
 8001d8e:	2082      	movs	r0, #130	; 0x82
 8001d90:	f7ff fe0c 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("PH:");
 8001d94:	4844      	ldr	r0, [pc, #272]	; (8001ea8 <LCD_Menu_2_1+0x120>)
 8001d96:	f7ff febd 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x42); //PH
 8001d9a:	20c2      	movs	r0, #194	; 0xc2
 8001d9c:	f7ff fe06 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("PH_Thr:");
 8001da0:	4842      	ldr	r0, [pc, #264]	; (8001eac <LCD_Menu_2_1+0x124>)
 8001da2:	f7ff feb7 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x16); //PH
 8001da6:	2096      	movs	r0, #150	; 0x96
 8001da8:	f7ff fe00 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("TDS:");
 8001dac:	4840      	ldr	r0, [pc, #256]	; (8001eb0 <LCD_Menu_2_1+0x128>)
 8001dae:	f7ff feb1 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x56); //PH
 8001db2:	20d6      	movs	r0, #214	; 0xd6
 8001db4:	f7ff fdfa 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("TDS_Thr:");
 8001db8:	483e      	ldr	r0, [pc, #248]	; (8001eb4 <LCD_Menu_2_1+0x12c>)
 8001dba:	f7ff feab 	bl	8001b14 <lcd_send_string>


	lcd_send_cmd(0x80 | 0x0B); //PH_Setpoint
 8001dbe:	208b      	movs	r0, #139	; 0x8b
 8001dc0:	f7ff fdf4 	bl	80019ac <lcd_send_cmd>
	sprintf(buffer_string,"%.2f",PH_SetPoint);
 8001dc4:	4b3c      	ldr	r3, [pc, #240]	; (8001eb8 <LCD_Menu_2_1+0x130>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7fe fbbd 	bl	8000548 <__aeabi_f2d>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	1d38      	adds	r0, r7, #4
 8001dd4:	4939      	ldr	r1, [pc, #228]	; (8001ebc <LCD_Menu_2_1+0x134>)
 8001dd6:	f008 f99f 	bl	800a118 <siprintf>
	lcd_send_string(buffer_string);
 8001dda:	1d3b      	adds	r3, r7, #4
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff fe99 	bl	8001b14 <lcd_send_string>
	memset(buffer_string,0,strlen(buffer_string));
 8001de2:	1d3b      	adds	r3, r7, #4
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7fe f9f3 	bl	80001d0 <strlen>
 8001dea:	4602      	mov	r2, r0
 8001dec:	1d3b      	adds	r3, r7, #4
 8001dee:	2100      	movs	r1, #0
 8001df0:	4618      	mov	r0, r3
 8001df2:	f007 fb09 	bl	8009408 <memset>


	lcd_send_cmd(0x80 | 0x4B); //PH_THR_Setpoint
 8001df6:	20cb      	movs	r0, #203	; 0xcb
 8001df8:	f7ff fdd8 	bl	80019ac <lcd_send_cmd>
	sprintf(buffer_string,"%.2f",PH_THR_SetPoint);
 8001dfc:	4b30      	ldr	r3, [pc, #192]	; (8001ec0 <LCD_Menu_2_1+0x138>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe fba1 	bl	8000548 <__aeabi_f2d>
 8001e06:	4602      	mov	r2, r0
 8001e08:	460b      	mov	r3, r1
 8001e0a:	1d38      	adds	r0, r7, #4
 8001e0c:	492b      	ldr	r1, [pc, #172]	; (8001ebc <LCD_Menu_2_1+0x134>)
 8001e0e:	f008 f983 	bl	800a118 <siprintf>
	lcd_send_string(buffer_string);
 8001e12:	1d3b      	adds	r3, r7, #4
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff fe7d 	bl	8001b14 <lcd_send_string>
	memset(buffer_string,0,strlen(buffer_string));
 8001e1a:	1d3b      	adds	r3, r7, #4
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7fe f9d7 	bl	80001d0 <strlen>
 8001e22:	4602      	mov	r2, r0
 8001e24:	1d3b      	adds	r3, r7, #4
 8001e26:	2100      	movs	r1, #0
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f007 faed 	bl	8009408 <memset>

	lcd_send_cmd(0x80 | 0x1F); //TDS_Setpoint
 8001e2e:	209f      	movs	r0, #159	; 0x9f
 8001e30:	f7ff fdbc 	bl	80019ac <lcd_send_cmd>
	sprintf(buffer_string,"%.2f",TDS_SetPoint);
 8001e34:	4b23      	ldr	r3, [pc, #140]	; (8001ec4 <LCD_Menu_2_1+0x13c>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7fe fb85 	bl	8000548 <__aeabi_f2d>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	460b      	mov	r3, r1
 8001e42:	1d38      	adds	r0, r7, #4
 8001e44:	491d      	ldr	r1, [pc, #116]	; (8001ebc <LCD_Menu_2_1+0x134>)
 8001e46:	f008 f967 	bl	800a118 <siprintf>
	lcd_send_string(buffer_string);
 8001e4a:	1d3b      	adds	r3, r7, #4
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff fe61 	bl	8001b14 <lcd_send_string>
	memset(buffer_string,0,strlen(buffer_string));
 8001e52:	1d3b      	adds	r3, r7, #4
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7fe f9bb 	bl	80001d0 <strlen>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	1d3b      	adds	r3, r7, #4
 8001e5e:	2100      	movs	r1, #0
 8001e60:	4618      	mov	r0, r3
 8001e62:	f007 fad1 	bl	8009408 <memset>


	lcd_send_cmd(0x80 | 0x5F); //TDS_THR_Setpoint
 8001e66:	20df      	movs	r0, #223	; 0xdf
 8001e68:	f7ff fda0 	bl	80019ac <lcd_send_cmd>
	sprintf(buffer_string,"%.2f",TDS_THR_SetPoint);
 8001e6c:	4b16      	ldr	r3, [pc, #88]	; (8001ec8 <LCD_Menu_2_1+0x140>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7fe fb69 	bl	8000548 <__aeabi_f2d>
 8001e76:	4602      	mov	r2, r0
 8001e78:	460b      	mov	r3, r1
 8001e7a:	1d38      	adds	r0, r7, #4
 8001e7c:	490f      	ldr	r1, [pc, #60]	; (8001ebc <LCD_Menu_2_1+0x134>)
 8001e7e:	f008 f94b 	bl	800a118 <siprintf>
	lcd_send_string(buffer_string);
 8001e82:	1d3b      	adds	r3, r7, #4
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff fe45 	bl	8001b14 <lcd_send_string>
	memset(buffer_string,0,strlen(buffer_string));
 8001e8a:	1d3b      	adds	r3, r7, #4
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7fe f99f 	bl	80001d0 <strlen>
 8001e92:	4602      	mov	r2, r0
 8001e94:	1d3b      	adds	r3, r7, #4
 8001e96:	2100      	movs	r1, #0
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f007 fab5 	bl	8009408 <memset>
}
 8001e9e:	bf00      	nop
 8001ea0:	3768      	adds	r7, #104	; 0x68
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	0800dd04 	.word	0x0800dd04
 8001eac:	0800dd08 	.word	0x0800dd08
 8001eb0:	0800dd10 	.word	0x0800dd10
 8001eb4:	0800dd18 	.word	0x0800dd18
 8001eb8:	200004a0 	.word	0x200004a0
 8001ebc:	0800dd24 	.word	0x0800dd24
 8001ec0:	2000049c 	.word	0x2000049c
 8001ec4:	20000494 	.word	0x20000494
 8001ec8:	20000498 	.word	0x20000498

08001ecc <LCD_Menu_2_2>:
void LCD_Menu_2_2()
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x80 | 0x02); //PH
 8001ed0:	2082      	movs	r0, #130	; 0x82
 8001ed2:	f7ff fd6b 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("Pump 1:");
 8001ed6:	480b      	ldr	r0, [pc, #44]	; (8001f04 <LCD_Menu_2_2+0x38>)
 8001ed8:	f7ff fe1c 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x42); //PH
 8001edc:	20c2      	movs	r0, #194	; 0xc2
 8001ede:	f7ff fd65 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("Pump 2:");
 8001ee2:	4809      	ldr	r0, [pc, #36]	; (8001f08 <LCD_Menu_2_2+0x3c>)
 8001ee4:	f7ff fe16 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x16); //PH
 8001ee8:	2096      	movs	r0, #150	; 0x96
 8001eea:	f7ff fd5f 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("Pump 3:");
 8001eee:	4807      	ldr	r0, [pc, #28]	; (8001f0c <LCD_Menu_2_2+0x40>)
 8001ef0:	f7ff fe10 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x56); //PH
 8001ef4:	20d6      	movs	r0, #214	; 0xd6
 8001ef6:	f7ff fd59 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("Pump 4:");
 8001efa:	4805      	ldr	r0, [pc, #20]	; (8001f10 <LCD_Menu_2_2+0x44>)
 8001efc:	f7ff fe0a 	bl	8001b14 <lcd_send_string>
}
 8001f00:	bf00      	nop
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	0800dd2c 	.word	0x0800dd2c
 8001f08:	0800dd34 	.word	0x0800dd34
 8001f0c:	0800dd3c 	.word	0x0800dd3c
 8001f10:	0800dd44 	.word	0x0800dd44

08001f14 <LCD_Menu_2_3>:
void LCD_Menu_2_3(uint8_t isCalib)
{
 8001f14:	b5b0      	push	{r4, r5, r7, lr}
 8001f16:	b09e      	sub	sp, #120	; 0x78
 8001f18:	af02      	add	r7, sp, #8
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	71fb      	strb	r3, [r7, #7]
	char buffer_String[100] = {0};
 8001f1e:	2300      	movs	r3, #0
 8001f20:	60bb      	str	r3, [r7, #8]
 8001f22:	f107 030c 	add.w	r3, r7, #12
 8001f26:	2260      	movs	r2, #96	; 0x60
 8001f28:	2100      	movs	r1, #0
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f007 fa6c 	bl	8009408 <memset>
	float PH_Calib = 0;
 8001f30:	f04f 0300 	mov.w	r3, #0
 8001f34:	66fb      	str	r3, [r7, #108]	; 0x6c
	if(isCalib == 0)
 8001f36:	79fb      	ldrb	r3, [r7, #7]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d133      	bne.n	8001fa4 <LCD_Menu_2_3+0x90>
	{
		lcd_send_cmd(0x80 | 0x02); //PH
 8001f3c:	2082      	movs	r0, #130	; 0x82
 8001f3e:	f7ff fd35 	bl	80019ac <lcd_send_cmd>
		sprintf(buffer_String,"PH:%.2f",PH);
 8001f42:	4b35      	ldr	r3, [pc, #212]	; (8002018 <LCD_Menu_2_3+0x104>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7fe fafe 	bl	8000548 <__aeabi_f2d>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	460b      	mov	r3, r1
 8001f50:	f107 0008 	add.w	r0, r7, #8
 8001f54:	4931      	ldr	r1, [pc, #196]	; (800201c <LCD_Menu_2_3+0x108>)
 8001f56:	f008 f8df 	bl	800a118 <siprintf>
		lcd_send_string(buffer_String);
 8001f5a:	f107 0308 	add.w	r3, r7, #8
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7ff fdd8 	bl	8001b14 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x43); //PH
 8001f64:	20c3      	movs	r0, #195	; 0xc3
 8001f66:	f7ff fd21 	bl	80019ac <lcd_send_cmd>
		sprintf(buffer_String,"'>%.4f|%.4f",a,b);
 8001f6a:	4b2d      	ldr	r3, [pc, #180]	; (8002020 <LCD_Menu_2_3+0x10c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7fe faea 	bl	8000548 <__aeabi_f2d>
 8001f74:	4604      	mov	r4, r0
 8001f76:	460d      	mov	r5, r1
 8001f78:	4b2a      	ldr	r3, [pc, #168]	; (8002024 <LCD_Menu_2_3+0x110>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7fe fae3 	bl	8000548 <__aeabi_f2d>
 8001f82:	4602      	mov	r2, r0
 8001f84:	460b      	mov	r3, r1
 8001f86:	f107 0008 	add.w	r0, r7, #8
 8001f8a:	e9cd 2300 	strd	r2, r3, [sp]
 8001f8e:	4622      	mov	r2, r4
 8001f90:	462b      	mov	r3, r5
 8001f92:	4925      	ldr	r1, [pc, #148]	; (8002028 <LCD_Menu_2_3+0x114>)
 8001f94:	f008 f8c0 	bl	800a118 <siprintf>
		lcd_send_string(buffer_String);
 8001f98:	f107 0308 	add.w	r3, r7, #8
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7ff fdb9 	bl	8001b14 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x41);
		lcd_send_string(buffer_String);
		lcd_send_cmd(0x80 | 0x54);
		lcd_send_string("ph_7 or ph_4");
	}
}
 8001fa2:	e034      	b.n	800200e <LCD_Menu_2_3+0xfa>
	else if(isCalib == 1)
 8001fa4:	79fb      	ldrb	r3, [r7, #7]
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d131      	bne.n	800200e <LCD_Menu_2_3+0xfa>
		lcd_send_cmd(0x80 | 0x02);
 8001faa:	2082      	movs	r0, #130	; 0x82
 8001fac:	f7ff fcfe 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("Calib PH mode...");
 8001fb0:	481e      	ldr	r0, [pc, #120]	; (800202c <LCD_Menu_2_3+0x118>)
 8001fb2:	f7ff fdaf 	bl	8001b14 <lcd_send_string>
		PH_Calib = PH_Calculator(a, b, ADC_Value[0]);
 8001fb6:	4b1a      	ldr	r3, [pc, #104]	; (8002020 <LCD_Menu_2_3+0x10c>)
 8001fb8:	edd3 7a00 	vldr	s15, [r3]
 8001fbc:	4b19      	ldr	r3, [pc, #100]	; (8002024 <LCD_Menu_2_3+0x110>)
 8001fbe:	ed93 7a00 	vldr	s14, [r3]
 8001fc2:	4b1b      	ldr	r3, [pc, #108]	; (8002030 <LCD_Menu_2_3+0x11c>)
 8001fc4:	881b      	ldrh	r3, [r3, #0]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	eef0 0a47 	vmov.f32	s1, s14
 8001fcc:	eeb0 0a67 	vmov.f32	s0, s15
 8001fd0:	f000 fcc2 	bl	8002958 <PH_Calculator>
 8001fd4:	ed87 0a1b 	vstr	s0, [r7, #108]	; 0x6c
		sprintf(buffer_String,"%.2f---%d",PH_Calib,ADC_Value[0]);
 8001fd8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001fda:	f7fe fab5 	bl	8000548 <__aeabi_f2d>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	4913      	ldr	r1, [pc, #76]	; (8002030 <LCD_Menu_2_3+0x11c>)
 8001fe4:	8809      	ldrh	r1, [r1, #0]
 8001fe6:	f107 0008 	add.w	r0, r7, #8
 8001fea:	9100      	str	r1, [sp, #0]
 8001fec:	4911      	ldr	r1, [pc, #68]	; (8002034 <LCD_Menu_2_3+0x120>)
 8001fee:	f008 f893 	bl	800a118 <siprintf>
		lcd_send_cmd(0x80 | 0x41);
 8001ff2:	20c1      	movs	r0, #193	; 0xc1
 8001ff4:	f7ff fcda 	bl	80019ac <lcd_send_cmd>
		lcd_send_string(buffer_String);
 8001ff8:	f107 0308 	add.w	r3, r7, #8
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7ff fd89 	bl	8001b14 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 8002002:	20d4      	movs	r0, #212	; 0xd4
 8002004:	f7ff fcd2 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("ph_7 or ph_4");
 8002008:	480b      	ldr	r0, [pc, #44]	; (8002038 <LCD_Menu_2_3+0x124>)
 800200a:	f7ff fd83 	bl	8001b14 <lcd_send_string>
}
 800200e:	bf00      	nop
 8002010:	3770      	adds	r7, #112	; 0x70
 8002012:	46bd      	mov	sp, r7
 8002014:	bdb0      	pop	{r4, r5, r7, pc}
 8002016:	bf00      	nop
 8002018:	20000008 	.word	0x20000008
 800201c:	0800dd4c 	.word	0x0800dd4c
 8002020:	200008ec 	.word	0x200008ec
 8002024:	200008f0 	.word	0x200008f0
 8002028:	0800dd54 	.word	0x0800dd54
 800202c:	0800dd60 	.word	0x0800dd60
 8002030:	200008e0 	.word	0x200008e0
 8002034:	0800dd74 	.word	0x0800dd74
 8002038:	0800dd80 	.word	0x0800dd80

0800203c <LCD_Menu_2_4>:
void LCD_Menu_2_4()
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x80 | 0x02); //PH
 8002040:	2082      	movs	r0, #130	; 0x82
 8002042:	f7ff fcb3 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("Go to the link:");
 8002046:	480b      	ldr	r0, [pc, #44]	; (8002074 <LCD_Menu_2_4+0x38>)
 8002048:	f7ff fd64 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x42); //PH
 800204c:	20c2      	movs	r0, #194	; 0xc2
 800204e:	f7ff fcad 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("setupwifi.com.vn");
 8002052:	4809      	ldr	r0, [pc, #36]	; (8002078 <LCD_Menu_2_4+0x3c>)
 8002054:	f7ff fd5e 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x16); //PH
 8002058:	2096      	movs	r0, #150	; 0x96
 800205a:	f7ff fca7 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("Start");
 800205e:	4807      	ldr	r0, [pc, #28]	; (800207c <LCD_Menu_2_4+0x40>)
 8002060:	f7ff fd58 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x56); //PH
 8002064:	20d6      	movs	r0, #214	; 0xd6
 8002066:	f7ff fca1 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("End");
 800206a:	4805      	ldr	r0, [pc, #20]	; (8002080 <LCD_Menu_2_4+0x44>)
 800206c:	f7ff fd52 	bl	8001b14 <lcd_send_string>
}
 8002070:	bf00      	nop
 8002072:	bd80      	pop	{r7, pc}
 8002074:	0800dd90 	.word	0x0800dd90
 8002078:	0800dda0 	.word	0x0800dda0
 800207c:	0800ddb4 	.word	0x0800ddb4
 8002080:	0800ddbc 	.word	0x0800ddbc

08002084 <LCD_Menu_1>:
void LCD_Menu_1()
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x80 | 0x02);
 8002088:	2082      	movs	r0, #130	; 0x82
 800208a:	f7ff fc8f 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("Set point");
 800208e:	480b      	ldr	r0, [pc, #44]	; (80020bc <LCD_Menu_1+0x38>)
 8002090:	f7ff fd40 	bl	8001b14 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x42);
 8002094:	20c2      	movs	r0, #194	; 0xc2
 8002096:	f7ff fc89 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("Testing");
 800209a:	4809      	ldr	r0, [pc, #36]	; (80020c0 <LCD_Menu_1+0x3c>)
 800209c:	f7ff fd3a 	bl	8001b14 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x16);
 80020a0:	2096      	movs	r0, #150	; 0x96
 80020a2:	f7ff fc83 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("Calibration sensor");
 80020a6:	4807      	ldr	r0, [pc, #28]	; (80020c4 <LCD_Menu_1+0x40>)
 80020a8:	f7ff fd34 	bl	8001b14 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x56);
 80020ac:	20d6      	movs	r0, #214	; 0xd6
 80020ae:	f7ff fc7d 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("Wifi Config");
 80020b2:	4805      	ldr	r0, [pc, #20]	; (80020c8 <LCD_Menu_1+0x44>)
 80020b4:	f7ff fd2e 	bl	8001b14 <lcd_send_string>
}
 80020b8:	bf00      	nop
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	0800ddc0 	.word	0x0800ddc0
 80020c0:	0800ddcc 	.word	0x0800ddcc
 80020c4:	0800ddd4 	.word	0x0800ddd4
 80020c8:	0800dde8 	.word	0x0800dde8

080020cc <LCD_Normal_Mode>:
void LCD_Normal_Mode()
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b09a      	sub	sp, #104	; 0x68
 80020d0:	af00      	add	r7, sp, #0
	char String[100];
	sprintf(String,"PH  :%.2f   ",PH);
 80020d2:	4b2f      	ldr	r3, [pc, #188]	; (8002190 <LCD_Normal_Mode+0xc4>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7fe fa36 	bl	8000548 <__aeabi_f2d>
 80020dc:	4602      	mov	r2, r0
 80020de:	460b      	mov	r3, r1
 80020e0:	1d38      	adds	r0, r7, #4
 80020e2:	492c      	ldr	r1, [pc, #176]	; (8002194 <LCD_Normal_Mode+0xc8>)
 80020e4:	f008 f818 	bl	800a118 <siprintf>
	lcd_send_cmd(0x80 | 0x03); //PH
 80020e8:	2083      	movs	r0, #131	; 0x83
 80020ea:	f7ff fc5f 	bl	80019ac <lcd_send_cmd>
	lcd_send_string(String) ;
 80020ee:	1d3b      	adds	r3, r7, #4
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff fd0f 	bl	8001b14 <lcd_send_string>
	memset(String,0,strlen(String));
 80020f6:	1d3b      	adds	r3, r7, #4
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7fe f869 	bl	80001d0 <strlen>
 80020fe:	4602      	mov	r2, r0
 8002100:	1d3b      	adds	r3, r7, #4
 8002102:	2100      	movs	r1, #0
 8002104:	4618      	mov	r0, r3
 8002106:	f007 f97f 	bl	8009408 <memset>

	sprintf(String,"TDS :%.0f   ",TDS);
 800210a:	4b23      	ldr	r3, [pc, #140]	; (8002198 <LCD_Normal_Mode+0xcc>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4618      	mov	r0, r3
 8002110:	f7fe fa1a 	bl	8000548 <__aeabi_f2d>
 8002114:	4602      	mov	r2, r0
 8002116:	460b      	mov	r3, r1
 8002118:	1d38      	adds	r0, r7, #4
 800211a:	4920      	ldr	r1, [pc, #128]	; (800219c <LCD_Normal_Mode+0xd0>)
 800211c:	f007 fffc 	bl	800a118 <siprintf>
	lcd_send_cmd(0x80 | 0x43); //PH
 8002120:	20c3      	movs	r0, #195	; 0xc3
 8002122:	f7ff fc43 	bl	80019ac <lcd_send_cmd>
	lcd_send_string(String);
 8002126:	1d3b      	adds	r3, r7, #4
 8002128:	4618      	mov	r0, r3
 800212a:	f7ff fcf3 	bl	8001b14 <lcd_send_string>
	memset(String,0,strlen(String));
 800212e:	1d3b      	adds	r3, r7, #4
 8002130:	4618      	mov	r0, r3
 8002132:	f7fe f84d 	bl	80001d0 <strlen>
 8002136:	4602      	mov	r2, r0
 8002138:	1d3b      	adds	r3, r7, #4
 800213a:	2100      	movs	r1, #0
 800213c:	4618      	mov	r0, r3
 800213e:	f007 f963 	bl	8009408 <memset>

	sprintf(String,"TEMP:%.2f   ",Temperature);
 8002142:	4b17      	ldr	r3, [pc, #92]	; (80021a0 <LCD_Normal_Mode+0xd4>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4618      	mov	r0, r3
 8002148:	f7fe f9fe 	bl	8000548 <__aeabi_f2d>
 800214c:	4602      	mov	r2, r0
 800214e:	460b      	mov	r3, r1
 8002150:	1d38      	adds	r0, r7, #4
 8002152:	4914      	ldr	r1, [pc, #80]	; (80021a4 <LCD_Normal_Mode+0xd8>)
 8002154:	f007 ffe0 	bl	800a118 <siprintf>
	lcd_send_cmd(0x80 | 0x17); //PH
 8002158:	2097      	movs	r0, #151	; 0x97
 800215a:	f7ff fc27 	bl	80019ac <lcd_send_cmd>
	lcd_send_string(String);
 800215e:	1d3b      	adds	r3, r7, #4
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff fcd7 	bl	8001b14 <lcd_send_string>
	memset(String,0,strlen(String));
 8002166:	1d3b      	adds	r3, r7, #4
 8002168:	4618      	mov	r0, r3
 800216a:	f7fe f831 	bl	80001d0 <strlen>
 800216e:	4602      	mov	r2, r0
 8002170:	1d3b      	adds	r3, r7, #4
 8002172:	2100      	movs	r1, #0
 8002174:	4618      	mov	r0, r3
 8002176:	f007 f947 	bl	8009408 <memset>
	lcd_send_cmd(0x80 | 0x54); //PH
 800217a:	20d4      	movs	r0, #212	; 0xd4
 800217c:	f7ff fc16 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("PRESS TO CONFIG MODE");
 8002180:	4809      	ldr	r0, [pc, #36]	; (80021a8 <LCD_Normal_Mode+0xdc>)
 8002182:	f7ff fcc7 	bl	8001b14 <lcd_send_string>
}
 8002186:	bf00      	nop
 8002188:	3768      	adds	r7, #104	; 0x68
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	20000008 	.word	0x20000008
 8002194:	0800ddf4 	.word	0x0800ddf4
 8002198:	20000004 	.word	0x20000004
 800219c:	0800de04 	.word	0x0800de04
 80021a0:	2000000c 	.word	0x2000000c
 80021a4:	0800de14 	.word	0x0800de14
 80021a8:	0800de24 	.word	0x0800de24

080021ac <LCD_Display>:
void LCD_Display()
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
	float tamp  = 0;
 80021b2:	f04f 0300 	mov.w	r3, #0
 80021b6:	607b      	str	r3, [r7, #4]
	float tamp2 = 0;
 80021b8:	f04f 0300 	mov.w	r3, #0
 80021bc:	603b      	str	r3, [r7, #0]
	{
	Push_Slect();
 80021be:	f7ff fd09 	bl	8001bd4 <Push_Slect>
	if(Rpush_number == 0)
 80021c2:	4b9b      	ldr	r3, [pc, #620]	; (8002430 <LCD_Display+0x284>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d103      	bne.n	80021d2 <LCD_Display+0x26>
	{
		Page = 0;
 80021ca:	4b9a      	ldr	r3, [pc, #616]	; (8002434 <LCD_Display+0x288>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	e112      	b.n	80023f8 <LCD_Display+0x24c>
	}
	else if(Rpush_number == 1)
 80021d2:	4b97      	ldr	r3, [pc, #604]	; (8002430 <LCD_Display+0x284>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d103      	bne.n	80021e2 <LCD_Display+0x36>
	{
		Page = 1;
 80021da:	4b96      	ldr	r3, [pc, #600]	; (8002434 <LCD_Display+0x288>)
 80021dc:	2201      	movs	r2, #1
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	e10a      	b.n	80023f8 <LCD_Display+0x24c>
	}
	else if(Rpush_number == 2)
 80021e2:	4b93      	ldr	r3, [pc, #588]	; (8002430 <LCD_Display+0x284>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2b02      	cmp	r3, #2
 80021e8:	d144      	bne.n	8002274 <LCD_Display+0xc8>
	{
		if(button_flag == 0)
 80021ea:	4b93      	ldr	r3, [pc, #588]	; (8002438 <LCD_Display+0x28c>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	f040 8102 	bne.w	80023f8 <LCD_Display+0x24c>
		{
			switch(pointer_position)
 80021f4:	4b91      	ldr	r3, [pc, #580]	; (800243c <LCD_Display+0x290>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	2b06      	cmp	r3, #6
 80021fa:	d82d      	bhi.n	8002258 <LCD_Display+0xac>
 80021fc:	a201      	add	r2, pc, #4	; (adr r2, 8002204 <LCD_Display+0x58>)
 80021fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002202:	bf00      	nop
 8002204:	08002221 	.word	0x08002221
 8002208:	08002259 	.word	0x08002259
 800220c:	0800222f 	.word	0x0800222f
 8002210:	08002259 	.word	0x08002259
 8002214:	0800223d 	.word	0x0800223d
 8002218:	08002259 	.word	0x08002259
 800221c:	0800224b 	.word	0x0800224b
		  {
			case 0:
				option_page_1 = Page1_SetPoint;
 8002220:	4b87      	ldr	r3, [pc, #540]	; (8002440 <LCD_Display+0x294>)
 8002222:	2202      	movs	r2, #2
 8002224:	701a      	strb	r2, [r3, #0]
				Page = 2;
 8002226:	4b83      	ldr	r3, [pc, #524]	; (8002434 <LCD_Display+0x288>)
 8002228:	2202      	movs	r2, #2
 800222a:	601a      	str	r2, [r3, #0]
				break;
 800222c:	e01e      	b.n	800226c <LCD_Display+0xc0>
			case 2:
				option_page_1 = Page1_Testing;
 800222e:	4b84      	ldr	r3, [pc, #528]	; (8002440 <LCD_Display+0x294>)
 8002230:	2203      	movs	r2, #3
 8002232:	701a      	strb	r2, [r3, #0]
				Page = 2;
 8002234:	4b7f      	ldr	r3, [pc, #508]	; (8002434 <LCD_Display+0x288>)
 8002236:	2202      	movs	r2, #2
 8002238:	601a      	str	r2, [r3, #0]
				break;
 800223a:	e017      	b.n	800226c <LCD_Display+0xc0>
			case 4:
				option_page_1 = Page1_Calbration_sensor;
 800223c:	4b80      	ldr	r3, [pc, #512]	; (8002440 <LCD_Display+0x294>)
 800223e:	2204      	movs	r2, #4
 8002240:	701a      	strb	r2, [r3, #0]
				Page = 2;
 8002242:	4b7c      	ldr	r3, [pc, #496]	; (8002434 <LCD_Display+0x288>)
 8002244:	2202      	movs	r2, #2
 8002246:	601a      	str	r2, [r3, #0]
				break;
 8002248:	e010      	b.n	800226c <LCD_Display+0xc0>
			case 6:
				option_page_1 = Page1_WifiConfig;
 800224a:	4b7d      	ldr	r3, [pc, #500]	; (8002440 <LCD_Display+0x294>)
 800224c:	2205      	movs	r2, #5
 800224e:	701a      	strb	r2, [r3, #0]
				Page = 2;
 8002250:	4b78      	ldr	r3, [pc, #480]	; (8002434 <LCD_Display+0x288>)
 8002252:	2202      	movs	r2, #2
 8002254:	601a      	str	r2, [r3, #0]
				break;
 8002256:	e009      	b.n	800226c <LCD_Display+0xc0>
			default:
				option_page_1 = Page1_Back;
 8002258:	4b79      	ldr	r3, [pc, #484]	; (8002440 <LCD_Display+0x294>)
 800225a:	2206      	movs	r2, #6
 800225c:	701a      	strb	r2, [r3, #0]
				Page = 0;
 800225e:	4b75      	ldr	r3, [pc, #468]	; (8002434 <LCD_Display+0x288>)
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
				Rpush_number = 0;
 8002264:	4b72      	ldr	r3, [pc, #456]	; (8002430 <LCD_Display+0x284>)
 8002266:	2200      	movs	r2, #0
 8002268:	601a      	str	r2, [r3, #0]
				break;
 800226a:	bf00      	nop
			}
			button_flag =1;
 800226c:	4b72      	ldr	r3, [pc, #456]	; (8002438 <LCD_Display+0x28c>)
 800226e:	2201      	movs	r2, #1
 8002270:	601a      	str	r2, [r3, #0]
 8002272:	e0c1      	b.n	80023f8 <LCD_Display+0x24c>
		}
	}
	else if(Rpush_number == 3)
 8002274:	4b6e      	ldr	r3, [pc, #440]	; (8002430 <LCD_Display+0x284>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2b03      	cmp	r3, #3
 800227a:	f040 8082 	bne.w	8002382 <LCD_Display+0x1d6>
	{
			// OPTION SETPOINT AT PAGE 1
			if(option_page_1 == Page1_SetPoint)
 800227e:	4b70      	ldr	r3, [pc, #448]	; (8002440 <LCD_Display+0x294>)
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	2b02      	cmp	r3, #2
 8002284:	d123      	bne.n	80022ce <LCD_Display+0x122>
			{
				if(pointer_position == 0)
 8002286:	4b6d      	ldr	r3, [pc, #436]	; (800243c <LCD_Display+0x290>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d103      	bne.n	8002296 <LCD_Display+0xea>
				{
					option_page_2 = Page2_ph;
 800228e:	4b6d      	ldr	r3, [pc, #436]	; (8002444 <LCD_Display+0x298>)
 8002290:	2200      	movs	r2, #0
 8002292:	701a      	strb	r2, [r3, #0]
 8002294:	e0b0      	b.n	80023f8 <LCD_Display+0x24c>
				}
				else if(pointer_position == 2)
 8002296:	4b69      	ldr	r3, [pc, #420]	; (800243c <LCD_Display+0x290>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2b02      	cmp	r3, #2
 800229c:	d103      	bne.n	80022a6 <LCD_Display+0xfa>
				{
					option_page_2 = Page2_ph_thr;
 800229e:	4b69      	ldr	r3, [pc, #420]	; (8002444 <LCD_Display+0x298>)
 80022a0:	2201      	movs	r2, #1
 80022a2:	701a      	strb	r2, [r3, #0]
 80022a4:	e0a8      	b.n	80023f8 <LCD_Display+0x24c>
				}
				else if(pointer_position == 4)
 80022a6:	4b65      	ldr	r3, [pc, #404]	; (800243c <LCD_Display+0x290>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2b04      	cmp	r3, #4
 80022ac:	d103      	bne.n	80022b6 <LCD_Display+0x10a>
				{
					option_page_2 = Page2_tds;
 80022ae:	4b65      	ldr	r3, [pc, #404]	; (8002444 <LCD_Display+0x298>)
 80022b0:	2202      	movs	r2, #2
 80022b2:	701a      	strb	r2, [r3, #0]
 80022b4:	e0a0      	b.n	80023f8 <LCD_Display+0x24c>
				}
				else if(pointer_position == 6)
 80022b6:	4b61      	ldr	r3, [pc, #388]	; (800243c <LCD_Display+0x290>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	2b06      	cmp	r3, #6
 80022bc:	d103      	bne.n	80022c6 <LCD_Display+0x11a>
				{
					option_page_2 = Page2_tds_thr;
 80022be:	4b61      	ldr	r3, [pc, #388]	; (8002444 <LCD_Display+0x298>)
 80022c0:	2203      	movs	r2, #3
 80022c2:	701a      	strb	r2, [r3, #0]
 80022c4:	e098      	b.n	80023f8 <LCD_Display+0x24c>
				}
				else
				{
					option_page_2 = Page2_Back;
 80022c6:	4b5f      	ldr	r3, [pc, #380]	; (8002444 <LCD_Display+0x298>)
 80022c8:	220c      	movs	r2, #12
 80022ca:	701a      	strb	r2, [r3, #0]
 80022cc:	e094      	b.n	80023f8 <LCD_Display+0x24c>
				}

			}
			//// OPTION TESTING AT PAGE 1
			else if (option_page_1 ==Page1_Testing)
 80022ce:	4b5c      	ldr	r3, [pc, #368]	; (8002440 <LCD_Display+0x294>)
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	2b03      	cmp	r3, #3
 80022d4:	d123      	bne.n	800231e <LCD_Display+0x172>
			{
				if(pointer_position == 0)
 80022d6:	4b59      	ldr	r3, [pc, #356]	; (800243c <LCD_Display+0x290>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d103      	bne.n	80022e6 <LCD_Display+0x13a>
				{
					option_page_2 = Page2_pump_1;
 80022de:	4b59      	ldr	r3, [pc, #356]	; (8002444 <LCD_Display+0x298>)
 80022e0:	2204      	movs	r2, #4
 80022e2:	701a      	strb	r2, [r3, #0]
 80022e4:	e088      	b.n	80023f8 <LCD_Display+0x24c>
				}
				else if(pointer_position == 2)
 80022e6:	4b55      	ldr	r3, [pc, #340]	; (800243c <LCD_Display+0x290>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d103      	bne.n	80022f6 <LCD_Display+0x14a>
				{
					option_page_2 = Page2_pump_2;
 80022ee:	4b55      	ldr	r3, [pc, #340]	; (8002444 <LCD_Display+0x298>)
 80022f0:	2205      	movs	r2, #5
 80022f2:	701a      	strb	r2, [r3, #0]
 80022f4:	e080      	b.n	80023f8 <LCD_Display+0x24c>
				}
				else if(pointer_position == 4)
 80022f6:	4b51      	ldr	r3, [pc, #324]	; (800243c <LCD_Display+0x290>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	2b04      	cmp	r3, #4
 80022fc:	d103      	bne.n	8002306 <LCD_Display+0x15a>
				{
					option_page_2 = Page2_pump_3;
 80022fe:	4b51      	ldr	r3, [pc, #324]	; (8002444 <LCD_Display+0x298>)
 8002300:	2206      	movs	r2, #6
 8002302:	701a      	strb	r2, [r3, #0]
 8002304:	e078      	b.n	80023f8 <LCD_Display+0x24c>
				}
				else if(pointer_position == 6)
 8002306:	4b4d      	ldr	r3, [pc, #308]	; (800243c <LCD_Display+0x290>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2b06      	cmp	r3, #6
 800230c:	d103      	bne.n	8002316 <LCD_Display+0x16a>
				{
					option_page_2 = Page2_pump_4;
 800230e:	4b4d      	ldr	r3, [pc, #308]	; (8002444 <LCD_Display+0x298>)
 8002310:	2207      	movs	r2, #7
 8002312:	701a      	strb	r2, [r3, #0]
 8002314:	e070      	b.n	80023f8 <LCD_Display+0x24c>
				}
				else
				{
					option_page_2 = Page2_Back;
 8002316:	4b4b      	ldr	r3, [pc, #300]	; (8002444 <LCD_Display+0x298>)
 8002318:	220c      	movs	r2, #12
 800231a:	701a      	strb	r2, [r3, #0]
 800231c:	e06c      	b.n	80023f8 <LCD_Display+0x24c>
				}

			}
			///// OPTION CALIB AT PAGE 1
			else if(option_page_1 == Page1_Calbration_sensor)
 800231e:	4b48      	ldr	r3, [pc, #288]	; (8002440 <LCD_Display+0x294>)
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	2b04      	cmp	r3, #4
 8002324:	d115      	bne.n	8002352 <LCD_Display+0x1a6>
			{

				if(pointer_position == 0)
 8002326:	4b45      	ldr	r3, [pc, #276]	; (800243c <LCD_Display+0x290>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d105      	bne.n	800233a <LCD_Display+0x18e>
				{
					option_page_2 = Page2_calib_ph;
 800232e:	4b45      	ldr	r3, [pc, #276]	; (8002444 <LCD_Display+0x298>)
 8002330:	2208      	movs	r2, #8
 8002332:	701a      	strb	r2, [r3, #0]
					lcd_clear();
 8002334:	f7ff fb9a 	bl	8001a6c <lcd_clear>
 8002338:	e05e      	b.n	80023f8 <LCD_Display+0x24c>
				}
				else if(pointer_position == 2)
 800233a:	4b40      	ldr	r3, [pc, #256]	; (800243c <LCD_Display+0x290>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	2b02      	cmp	r3, #2
 8002340:	d103      	bne.n	800234a <LCD_Display+0x19e>
				{
					option_page_2 = Page2_calib_tds;
 8002342:	4b40      	ldr	r3, [pc, #256]	; (8002444 <LCD_Display+0x298>)
 8002344:	2209      	movs	r2, #9
 8002346:	701a      	strb	r2, [r3, #0]
 8002348:	e056      	b.n	80023f8 <LCD_Display+0x24c>
				}
				else
				{
					option_page_2 = Page2_Back;
 800234a:	4b3e      	ldr	r3, [pc, #248]	; (8002444 <LCD_Display+0x298>)
 800234c:	220c      	movs	r2, #12
 800234e:	701a      	strb	r2, [r3, #0]
 8002350:	e052      	b.n	80023f8 <LCD_Display+0x24c>
				}
			}
			///OPTION WIFICONFIG PAGE 1
			else if(option_page_1 == Page1_WifiConfig)
 8002352:	4b3b      	ldr	r3, [pc, #236]	; (8002440 <LCD_Display+0x294>)
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	2b05      	cmp	r3, #5
 8002358:	d14e      	bne.n	80023f8 <LCD_Display+0x24c>
			{
				if(pointer_position == 4)
 800235a:	4b38      	ldr	r3, [pc, #224]	; (800243c <LCD_Display+0x290>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2b04      	cmp	r3, #4
 8002360:	d103      	bne.n	800236a <LCD_Display+0x1be>
				{
					option_page_2 = Page2_start;
 8002362:	4b38      	ldr	r3, [pc, #224]	; (8002444 <LCD_Display+0x298>)
 8002364:	220a      	movs	r2, #10
 8002366:	701a      	strb	r2, [r3, #0]
 8002368:	e046      	b.n	80023f8 <LCD_Display+0x24c>
				}
				else if(pointer_position == 6)
 800236a:	4b34      	ldr	r3, [pc, #208]	; (800243c <LCD_Display+0x290>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2b06      	cmp	r3, #6
 8002370:	d103      	bne.n	800237a <LCD_Display+0x1ce>
				{
					option_page_2 = Page2_end;
 8002372:	4b34      	ldr	r3, [pc, #208]	; (8002444 <LCD_Display+0x298>)
 8002374:	220b      	movs	r2, #11
 8002376:	701a      	strb	r2, [r3, #0]
 8002378:	e03e      	b.n	80023f8 <LCD_Display+0x24c>
				}
				else
				{
					option_page_2 = Page2_Back;
 800237a:	4b32      	ldr	r3, [pc, #200]	; (8002444 <LCD_Display+0x298>)
 800237c:	220c      	movs	r2, #12
 800237e:	701a      	strb	r2, [r3, #0]
 8002380:	e03a      	b.n	80023f8 <LCD_Display+0x24c>
				}
			}
		}
		else if(Rpush_number == 4)  // Only for Set up value
 8002382:	4b2b      	ldr	r3, [pc, #172]	; (8002430 <LCD_Display+0x284>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2b04      	cmp	r3, #4
 8002388:	d136      	bne.n	80023f8 <LCD_Display+0x24c>
		{
			if(option_page_1 == Page1_SetPoint)
 800238a:	4b2d      	ldr	r3, [pc, #180]	; (8002440 <LCD_Display+0x294>)
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	2b02      	cmp	r3, #2
 8002390:	d115      	bne.n	80023be <LCD_Display+0x212>
			{
				option_page_2 = Page2_Nothing;
 8002392:	4b2c      	ldr	r3, [pc, #176]	; (8002444 <LCD_Display+0x298>)
 8002394:	220d      	movs	r2, #13
 8002396:	701a      	strb	r2, [r3, #0]
				Rpush_number = 2;
 8002398:	4b25      	ldr	r3, [pc, #148]	; (8002430 <LCD_Display+0x284>)
 800239a:	2202      	movs	r2, #2
 800239c:	601a      	str	r2, [r3, #0]
				button_flag = 1;
 800239e:	4b26      	ldr	r3, [pc, #152]	; (8002438 <LCD_Display+0x28c>)
 80023a0:	2201      	movs	r2, #1
 80023a2:	601a      	str	r2, [r3, #0]
				pointer_position = pointer_position + 1;
 80023a4:	4b25      	ldr	r3, [pc, #148]	; (800243c <LCD_Display+0x290>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	3301      	adds	r3, #1
 80023aa:	4a24      	ldr	r2, [pc, #144]	; (800243c <LCD_Display+0x290>)
 80023ac:	6013      	str	r3, [r2, #0]
				Save_SetPoint(flash_setpoint);
 80023ae:	2000      	movs	r0, #0
 80023b0:	f000 faf0 	bl	8002994 <Save_SetPoint>
				HAL_TIM_Base_Start_IT(&htim4);
 80023b4:	4824      	ldr	r0, [pc, #144]	; (8002448 <LCD_Display+0x29c>)
 80023b6:	f005 f893 	bl	80074e0 <HAL_TIM_Base_Start_IT>
				lcd_clear();
 80023ba:	f7ff fb57 	bl	8001a6c <lcd_clear>
			}
			if(option_page_1 == Page1_Calbration_sensor)
 80023be:	4b20      	ldr	r3, [pc, #128]	; (8002440 <LCD_Display+0x294>)
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	d118      	bne.n	80023f8 <LCD_Display+0x24c>
			{
				option_page_2 = Page2_Nothing;
 80023c6:	4b1f      	ldr	r3, [pc, #124]	; (8002444 <LCD_Display+0x298>)
 80023c8:	220d      	movs	r2, #13
 80023ca:	701a      	strb	r2, [r3, #0]
				Rpush_number = 2;
 80023cc:	4b18      	ldr	r3, [pc, #96]	; (8002430 <LCD_Display+0x284>)
 80023ce:	2202      	movs	r2, #2
 80023d0:	601a      	str	r2, [r3, #0]
				button_flag = 1;
 80023d2:	4b19      	ldr	r3, [pc, #100]	; (8002438 <LCD_Display+0x28c>)
 80023d4:	2201      	movs	r2, #1
 80023d6:	601a      	str	r2, [r3, #0]
				pointer_position = pointer_position + 1;
 80023d8:	4b18      	ldr	r3, [pc, #96]	; (800243c <LCD_Display+0x290>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	3301      	adds	r3, #1
 80023de:	4a17      	ldr	r2, [pc, #92]	; (800243c <LCD_Display+0x290>)
 80023e0:	6013      	str	r3, [r2, #0]
				Save_SetPoint(flash_calibration_ph);
 80023e2:	2001      	movs	r0, #1
 80023e4:	f000 fad6 	bl	8002994 <Save_SetPoint>
				Read_SetPoint(flash_calibration_ph);
 80023e8:	2001      	movs	r0, #1
 80023ea:	f000 fb25 	bl	8002a38 <Read_SetPoint>
				HAL_TIM_Base_Start_IT(&htim4);
 80023ee:	4816      	ldr	r0, [pc, #88]	; (8002448 <LCD_Display+0x29c>)
 80023f0:	f005 f876 	bl	80074e0 <HAL_TIM_Base_Start_IT>
				lcd_clear();
 80023f4:	f7ff fb3a 	bl	8001a6c <lcd_clear>
	}




	switch(Page)
 80023f8:	4b0e      	ldr	r3, [pc, #56]	; (8002434 <LCD_Display+0x288>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d025      	beq.n	800244c <LCD_Display+0x2a0>
 8002400:	2b02      	cmp	r3, #2
 8002402:	f200 81f1 	bhi.w	80027e8 <LCD_Display+0x63c>
 8002406:	2b00      	cmp	r3, #0
 8002408:	d002      	beq.n	8002410 <LCD_Display+0x264>
 800240a:	2b01      	cmp	r3, #1
 800240c:	d003      	beq.n	8002416 <LCD_Display+0x26a>
				}
			}
			break;

		default:
			break;
 800240e:	e1eb      	b.n	80027e8 <LCD_Display+0x63c>
			LCD_Normal_Mode();
 8002410:	f7ff fe5c 	bl	80020cc <LCD_Normal_Mode>
			break;
 8002414:	e1eb      	b.n	80027ee <LCD_Display+0x642>
			Pointer_Status(Rotary_volum());
 8002416:	f7ff fba3 	bl	8001b60 <Rotary_volum>
 800241a:	4603      	mov	r3, r0
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff fc0d 	bl	8001c3c <Pointer_Status>
			LCD_Menu_1(Rotary_volum());
 8002422:	f7ff fb9d 	bl	8001b60 <Rotary_volum>
 8002426:	4603      	mov	r3, r0
 8002428:	4618      	mov	r0, r3
 800242a:	f7ff fe2b 	bl	8002084 <LCD_Menu_1>
			break;
 800242e:	e1de      	b.n	80027ee <LCD_Display+0x642>
 8002430:	2000022c 	.word	0x2000022c
 8002434:	20000234 	.word	0x20000234
 8002438:	20000230 	.word	0x20000230
 800243c:	20000228 	.word	0x20000228
 8002440:	20000001 	.word	0x20000001
 8002444:	20000002 	.word	0x20000002
 8002448:	200003a8 	.word	0x200003a8
			Pointer_Status(Rotary_volum());
 800244c:	f7ff fb88 	bl	8001b60 <Rotary_volum>
 8002450:	4603      	mov	r3, r0
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff fbf2 	bl	8001c3c <Pointer_Status>
			if(option_page_1 == Page1_SetPoint)
 8002458:	4bbb      	ldr	r3, [pc, #748]	; (8002748 <LCD_Display+0x59c>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	2b02      	cmp	r3, #2
 800245e:	f040 811f 	bne.w	80026a0 <LCD_Display+0x4f4>
				  Read_SetPoint(flash_setpoint);
 8002462:	2000      	movs	r0, #0
 8002464:	f000 fae8 	bl	8002a38 <Read_SetPoint>
				  LCD_Menu_2_1();
 8002468:	f7ff fc8e 	bl	8001d88 <LCD_Menu_2_1>
				  if(option_page_2 == Page2_ph)
 800246c:	4bb7      	ldr	r3, [pc, #732]	; (800274c <LCD_Display+0x5a0>)
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d137      	bne.n	80024e4 <LCD_Display+0x338>
					  lcd_pointer_1 = PH_SetPoint;
 8002474:	4bb6      	ldr	r3, [pc, #728]	; (8002750 <LCD_Display+0x5a4>)
 8002476:	edd3 7a00 	vldr	s15, [r3]
 800247a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800247e:	ee17 2a90 	vmov	r2, s15
 8002482:	4bb4      	ldr	r3, [pc, #720]	; (8002754 <LCD_Display+0x5a8>)
 8002484:	601a      	str	r2, [r3, #0]
					  tamp = PH_SetPoint;
 8002486:	4bb2      	ldr	r3, [pc, #712]	; (8002750 <LCD_Display+0x5a4>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	607b      	str	r3, [r7, #4]
					  HAL_TIM_Base_Stop_IT(&htim4);
 800248c:	48b2      	ldr	r0, [pc, #712]	; (8002758 <LCD_Display+0x5ac>)
 800248e:	f005 f897 	bl	80075c0 <HAL_TIM_Base_Stop_IT>
						while(Rpush_number == 3) 		// Setting setpoint for PH
 8002492:	e022      	b.n	80024da <LCD_Display+0x32e>
											LCD_Menu_2_1();
 8002494:	f7ff fc78 	bl	8001d88 <LCD_Menu_2_1>
											Push_Slect();
 8002498:	f7ff fb9c 	bl	8001bd4 <Push_Slect>
											Pointer_2_Status(0);
 800249c:	2000      	movs	r0, #0
 800249e:	f7ff fc41 	bl	8001d24 <Pointer_2_Status>
											tamp2= (float)((Rotary_volum()- tamp)/10);
 80024a2:	f7ff fb5d 	bl	8001b60 <Rotary_volum>
 80024a6:	ee07 0a90 	vmov	s15, r0
 80024aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80024b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024b6:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80024ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024be:	edc7 7a00 	vstr	s15, [r7]
											PH_SetPoint = tamp2 + tamp;
 80024c2:	ed97 7a00 	vldr	s14, [r7]
 80024c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80024ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024ce:	4ba0      	ldr	r3, [pc, #640]	; (8002750 <LCD_Display+0x5a4>)
 80024d0:	edc3 7a00 	vstr	s15, [r3]
											HAL_IWDG_Refresh(&hiwdg);
 80024d4:	48a1      	ldr	r0, [pc, #644]	; (800275c <LCD_Display+0x5b0>)
 80024d6:	f003 fd94 	bl	8006002 <HAL_IWDG_Refresh>
						while(Rpush_number == 3) 		// Setting setpoint for PH
 80024da:	4ba1      	ldr	r3, [pc, #644]	; (8002760 <LCD_Display+0x5b4>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2b03      	cmp	r3, #3
 80024e0:	d0d8      	beq.n	8002494 <LCD_Display+0x2e8>
			break;
 80024e2:	e183      	b.n	80027ec <LCD_Display+0x640>
				  else if(option_page_2== Page2_ph_thr) // Setting setpoint for PH_THR
 80024e4:	4b99      	ldr	r3, [pc, #612]	; (800274c <LCD_Display+0x5a0>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d137      	bne.n	800255c <LCD_Display+0x3b0>
					  lcd_pointer_1 = PH_THR_SetPoint;
 80024ec:	4b9d      	ldr	r3, [pc, #628]	; (8002764 <LCD_Display+0x5b8>)
 80024ee:	edd3 7a00 	vldr	s15, [r3]
 80024f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024f6:	ee17 2a90 	vmov	r2, s15
 80024fa:	4b96      	ldr	r3, [pc, #600]	; (8002754 <LCD_Display+0x5a8>)
 80024fc:	601a      	str	r2, [r3, #0]
				  	  tamp = PH_THR_SetPoint;
 80024fe:	4b99      	ldr	r3, [pc, #612]	; (8002764 <LCD_Display+0x5b8>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	607b      	str	r3, [r7, #4]
					  HAL_TIM_Base_Stop_IT(&htim4);
 8002504:	4894      	ldr	r0, [pc, #592]	; (8002758 <LCD_Display+0x5ac>)
 8002506:	f005 f85b 	bl	80075c0 <HAL_TIM_Base_Stop_IT>
						while(Rpush_number== 3)
 800250a:	e022      	b.n	8002552 <LCD_Display+0x3a6>
											LCD_Menu_2_1();
 800250c:	f7ff fc3c 	bl	8001d88 <LCD_Menu_2_1>
											Push_Slect();
 8002510:	f7ff fb60 	bl	8001bd4 <Push_Slect>
											Pointer_2_Status(2);
 8002514:	2002      	movs	r0, #2
 8002516:	f7ff fc05 	bl	8001d24 <Pointer_2_Status>
											tamp2 = (float)((Rotary_volum()- tamp)/10);
 800251a:	f7ff fb21 	bl	8001b60 <Rotary_volum>
 800251e:	ee07 0a90 	vmov	s15, r0
 8002522:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002526:	edd7 7a01 	vldr	s15, [r7, #4]
 800252a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800252e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002532:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002536:	edc7 7a00 	vstr	s15, [r7]
											PH_THR_SetPoint =  tamp2 + tamp;
 800253a:	ed97 7a00 	vldr	s14, [r7]
 800253e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002542:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002546:	4b87      	ldr	r3, [pc, #540]	; (8002764 <LCD_Display+0x5b8>)
 8002548:	edc3 7a00 	vstr	s15, [r3]
											HAL_IWDG_Refresh(&hiwdg);
 800254c:	4883      	ldr	r0, [pc, #524]	; (800275c <LCD_Display+0x5b0>)
 800254e:	f003 fd58 	bl	8006002 <HAL_IWDG_Refresh>
						while(Rpush_number== 3)
 8002552:	4b83      	ldr	r3, [pc, #524]	; (8002760 <LCD_Display+0x5b4>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2b03      	cmp	r3, #3
 8002558:	d0d8      	beq.n	800250c <LCD_Display+0x360>
			break;
 800255a:	e147      	b.n	80027ec <LCD_Display+0x640>
				  else if(option_page_2==Page2_tds)		// Setting setpoint for TDS
 800255c:	4b7b      	ldr	r3, [pc, #492]	; (800274c <LCD_Display+0x5a0>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	2b02      	cmp	r3, #2
 8002562:	d142      	bne.n	80025ea <LCD_Display+0x43e>
					  lcd_pointer_1 = TDS_SetPoint;
 8002564:	4b80      	ldr	r3, [pc, #512]	; (8002768 <LCD_Display+0x5bc>)
 8002566:	edd3 7a00 	vldr	s15, [r3]
 800256a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800256e:	ee17 2a90 	vmov	r2, s15
 8002572:	4b78      	ldr	r3, [pc, #480]	; (8002754 <LCD_Display+0x5a8>)
 8002574:	601a      	str	r2, [r3, #0]
					  tamp = TDS_SetPoint;
 8002576:	4b7c      	ldr	r3, [pc, #496]	; (8002768 <LCD_Display+0x5bc>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	607b      	str	r3, [r7, #4]
					  HAL_TIM_Base_Stop_IT(&htim4);
 800257c:	4876      	ldr	r0, [pc, #472]	; (8002758 <LCD_Display+0x5ac>)
 800257e:	f005 f81f 	bl	80075c0 <HAL_TIM_Base_Stop_IT>
						while(Rpush_number== 3)
 8002582:	e02d      	b.n	80025e0 <LCD_Display+0x434>
											LCD_Menu_2_1();
 8002584:	f7ff fc00 	bl	8001d88 <LCD_Menu_2_1>
											Push_Slect();
 8002588:	f7ff fb24 	bl	8001bd4 <Push_Slect>
											Pointer_2_Status(4);
 800258c:	2004      	movs	r0, #4
 800258e:	f7ff fbc9 	bl	8001d24 <Pointer_2_Status>
											tamp2 = ((Rotary_volum()- tamp)*10);
 8002592:	f7ff fae5 	bl	8001b60 <Rotary_volum>
 8002596:	ee07 0a90 	vmov	s15, r0
 800259a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800259e:	edd7 7a01 	vldr	s15, [r7, #4]
 80025a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025a6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80025aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025ae:	edc7 7a00 	vstr	s15, [r7]
											TDS_SetPoint =  (int)tamp2 + (int)tamp;
 80025b2:	edd7 7a00 	vldr	s15, [r7]
 80025b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025ba:	ee17 2a90 	vmov	r2, s15
 80025be:	edd7 7a01 	vldr	s15, [r7, #4]
 80025c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025c6:	ee17 3a90 	vmov	r3, s15
 80025ca:	4413      	add	r3, r2
 80025cc:	ee07 3a90 	vmov	s15, r3
 80025d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025d4:	4b64      	ldr	r3, [pc, #400]	; (8002768 <LCD_Display+0x5bc>)
 80025d6:	edc3 7a00 	vstr	s15, [r3]
											HAL_IWDG_Refresh(&hiwdg);
 80025da:	4860      	ldr	r0, [pc, #384]	; (800275c <LCD_Display+0x5b0>)
 80025dc:	f003 fd11 	bl	8006002 <HAL_IWDG_Refresh>
						while(Rpush_number== 3)
 80025e0:	4b5f      	ldr	r3, [pc, #380]	; (8002760 <LCD_Display+0x5b4>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2b03      	cmp	r3, #3
 80025e6:	d0cd      	beq.n	8002584 <LCD_Display+0x3d8>
			break;
 80025e8:	e100      	b.n	80027ec <LCD_Display+0x640>
				  else if(option_page_2==Page2_tds_thr)	// Setting setpoint for TDS_thr
 80025ea:	4b58      	ldr	r3, [pc, #352]	; (800274c <LCD_Display+0x5a0>)
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	2b03      	cmp	r3, #3
 80025f0:	d142      	bne.n	8002678 <LCD_Display+0x4cc>
					  	HAL_TIM_Base_Stop_IT(&htim4);
 80025f2:	4859      	ldr	r0, [pc, #356]	; (8002758 <LCD_Display+0x5ac>)
 80025f4:	f004 ffe4 	bl	80075c0 <HAL_TIM_Base_Stop_IT>
					  	tamp = TDS_THR_SetPoint;
 80025f8:	4b5c      	ldr	r3, [pc, #368]	; (800276c <LCD_Display+0x5c0>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	607b      	str	r3, [r7, #4]
					    lcd_pointer_1 = TDS_THR_SetPoint;
 80025fe:	4b5b      	ldr	r3, [pc, #364]	; (800276c <LCD_Display+0x5c0>)
 8002600:	edd3 7a00 	vldr	s15, [r3]
 8002604:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002608:	ee17 2a90 	vmov	r2, s15
 800260c:	4b51      	ldr	r3, [pc, #324]	; (8002754 <LCD_Display+0x5a8>)
 800260e:	601a      	str	r2, [r3, #0]
						while(Rpush_number == 3)
 8002610:	e02d      	b.n	800266e <LCD_Display+0x4c2>
											LCD_Menu_2_1();
 8002612:	f7ff fbb9 	bl	8001d88 <LCD_Menu_2_1>
											Push_Slect();
 8002616:	f7ff fadd 	bl	8001bd4 <Push_Slect>
											Pointer_2_Status(6);
 800261a:	2006      	movs	r0, #6
 800261c:	f7ff fb82 	bl	8001d24 <Pointer_2_Status>
											tamp2 = ((Rotary_volum()- tamp)*10);
 8002620:	f7ff fa9e 	bl	8001b60 <Rotary_volum>
 8002624:	ee07 0a90 	vmov	s15, r0
 8002628:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800262c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002630:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002634:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002638:	ee67 7a87 	vmul.f32	s15, s15, s14
 800263c:	edc7 7a00 	vstr	s15, [r7]
											TDS_THR_SetPoint = (int)tamp2 + (int)tamp;
 8002640:	edd7 7a00 	vldr	s15, [r7]
 8002644:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002648:	ee17 2a90 	vmov	r2, s15
 800264c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002650:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002654:	ee17 3a90 	vmov	r3, s15
 8002658:	4413      	add	r3, r2
 800265a:	ee07 3a90 	vmov	s15, r3
 800265e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002662:	4b42      	ldr	r3, [pc, #264]	; (800276c <LCD_Display+0x5c0>)
 8002664:	edc3 7a00 	vstr	s15, [r3]
											HAL_IWDG_Refresh(&hiwdg);
 8002668:	483c      	ldr	r0, [pc, #240]	; (800275c <LCD_Display+0x5b0>)
 800266a:	f003 fcca 	bl	8006002 <HAL_IWDG_Refresh>
						while(Rpush_number == 3)
 800266e:	4b3c      	ldr	r3, [pc, #240]	; (8002760 <LCD_Display+0x5b4>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	2b03      	cmp	r3, #3
 8002674:	d0cd      	beq.n	8002612 <LCD_Display+0x466>
			break;
 8002676:	e0b9      	b.n	80027ec <LCD_Display+0x640>
				  else if(option_page_2 == Page2_Back)	//Back option
 8002678:	4b34      	ldr	r3, [pc, #208]	; (800274c <LCD_Display+0x5a0>)
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	2b0c      	cmp	r3, #12
 800267e:	f040 80b5 	bne.w	80027ec <LCD_Display+0x640>
					  Page = 1;
 8002682:	4b3b      	ldr	r3, [pc, #236]	; (8002770 <LCD_Display+0x5c4>)
 8002684:	2201      	movs	r2, #1
 8002686:	601a      	str	r2, [r3, #0]
					  Rpush_number = 1;
 8002688:	4b35      	ldr	r3, [pc, #212]	; (8002760 <LCD_Display+0x5b4>)
 800268a:	2201      	movs	r2, #1
 800268c:	601a      	str	r2, [r3, #0]
					  button_flag = 0;
 800268e:	4b39      	ldr	r3, [pc, #228]	; (8002774 <LCD_Display+0x5c8>)
 8002690:	2200      	movs	r2, #0
 8002692:	601a      	str	r2, [r3, #0]
					  option_page_2 = Page2_Nothing;
 8002694:	4b2d      	ldr	r3, [pc, #180]	; (800274c <LCD_Display+0x5a0>)
 8002696:	220d      	movs	r2, #13
 8002698:	701a      	strb	r2, [r3, #0]
					  lcd_clear();
 800269a:	f7ff f9e7 	bl	8001a6c <lcd_clear>
			break;
 800269e:	e0a5      	b.n	80027ec <LCD_Display+0x640>
			else if(option_page_1 == Page1_Testing) // Display with option testing
 80026a0:	4b29      	ldr	r3, [pc, #164]	; (8002748 <LCD_Display+0x59c>)
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	2b03      	cmp	r3, #3
 80026a6:	d129      	bne.n	80026fc <LCD_Display+0x550>
				 LCD_Menu_2_2();
 80026a8:	f7ff fc10 	bl	8001ecc <LCD_Menu_2_2>
				  if(option_page_2 == Page2_pump_1)
 80026ac:	4b27      	ldr	r3, [pc, #156]	; (800274c <LCD_Display+0x5a0>)
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	2b04      	cmp	r3, #4
 80026b2:	f000 809b 	beq.w	80027ec <LCD_Display+0x640>
				  else if(option_page_2== Page2_pump_2)
 80026b6:	4b25      	ldr	r3, [pc, #148]	; (800274c <LCD_Display+0x5a0>)
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	2b05      	cmp	r3, #5
 80026bc:	f000 8096 	beq.w	80027ec <LCD_Display+0x640>
				  else if(option_page_2==Page2_pump_3)
 80026c0:	4b22      	ldr	r3, [pc, #136]	; (800274c <LCD_Display+0x5a0>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	2b06      	cmp	r3, #6
 80026c6:	f000 8091 	beq.w	80027ec <LCD_Display+0x640>
				  else if(option_page_2==Page2_pump_4)
 80026ca:	4b20      	ldr	r3, [pc, #128]	; (800274c <LCD_Display+0x5a0>)
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	2b07      	cmp	r3, #7
 80026d0:	f000 808c 	beq.w	80027ec <LCD_Display+0x640>
				  else if(option_page_2 == Page2_Back)
 80026d4:	4b1d      	ldr	r3, [pc, #116]	; (800274c <LCD_Display+0x5a0>)
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	2b0c      	cmp	r3, #12
 80026da:	f040 8087 	bne.w	80027ec <LCD_Display+0x640>
					  Page = 1;
 80026de:	4b24      	ldr	r3, [pc, #144]	; (8002770 <LCD_Display+0x5c4>)
 80026e0:	2201      	movs	r2, #1
 80026e2:	601a      	str	r2, [r3, #0]
					  Rpush_number = 1;
 80026e4:	4b1e      	ldr	r3, [pc, #120]	; (8002760 <LCD_Display+0x5b4>)
 80026e6:	2201      	movs	r2, #1
 80026e8:	601a      	str	r2, [r3, #0]
					  button_flag = 0;
 80026ea:	4b22      	ldr	r3, [pc, #136]	; (8002774 <LCD_Display+0x5c8>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	601a      	str	r2, [r3, #0]
					  option_page_2 = Page2_Nothing;
 80026f0:	4b16      	ldr	r3, [pc, #88]	; (800274c <LCD_Display+0x5a0>)
 80026f2:	220d      	movs	r2, #13
 80026f4:	701a      	strb	r2, [r3, #0]
					  lcd_clear();
 80026f6:	f7ff f9b9 	bl	8001a6c <lcd_clear>
			break;
 80026fa:	e077      	b.n	80027ec <LCD_Display+0x640>
			else if(option_page_1 == Page1_Calbration_sensor) // Display with calibration
 80026fc:	4b12      	ldr	r3, [pc, #72]	; (8002748 <LCD_Display+0x59c>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	2b04      	cmp	r3, #4
 8002702:	d150      	bne.n	80027a6 <LCD_Display+0x5fa>
					Read_SetPoint(flash_calibration_ph);
 8002704:	2001      	movs	r0, #1
 8002706:	f000 f997 	bl	8002a38 <Read_SetPoint>
					LCD_Menu_2_3(0);
 800270a:	2000      	movs	r0, #0
 800270c:	f7ff fc02 	bl	8001f14 <LCD_Menu_2_3>
					if(option_page_2 == Page2_calib_ph)
 8002710:	4b0e      	ldr	r3, [pc, #56]	; (800274c <LCD_Display+0x5a0>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	2b08      	cmp	r3, #8
 8002716:	d12f      	bne.n	8002778 <LCD_Display+0x5cc>
						HAL_TIM_Base_Stop_IT(&htim4);
 8002718:	480f      	ldr	r0, [pc, #60]	; (8002758 <LCD_Display+0x5ac>)
 800271a:	f004 ff51 	bl	80075c0 <HAL_TIM_Base_Stop_IT>
						while(Rpush_number == 3)
 800271e:	e00d      	b.n	800273c <LCD_Display+0x590>
											PH_Calibration();
 8002720:	f000 f8b4 	bl	800288c <PH_Calibration>
											LCD_Menu_2_3(1);
 8002724:	2001      	movs	r0, #1
 8002726:	f7ff fbf5 	bl	8001f14 <LCD_Menu_2_3>
											Push_Slect();
 800272a:	f7ff fa53 	bl	8001bd4 <Push_Slect>
											HAL_Delay(500);
 800272e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002732:	f001 fca7 	bl	8004084 <HAL_Delay>
											HAL_IWDG_Refresh(&hiwdg);
 8002736:	4809      	ldr	r0, [pc, #36]	; (800275c <LCD_Display+0x5b0>)
 8002738:	f003 fc63 	bl	8006002 <HAL_IWDG_Refresh>
						while(Rpush_number == 3)
 800273c:	4b08      	ldr	r3, [pc, #32]	; (8002760 <LCD_Display+0x5b4>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2b03      	cmp	r3, #3
 8002742:	d0ed      	beq.n	8002720 <LCD_Display+0x574>
			break;
 8002744:	e052      	b.n	80027ec <LCD_Display+0x640>
 8002746:	bf00      	nop
 8002748:	20000001 	.word	0x20000001
 800274c:	20000002 	.word	0x20000002
 8002750:	200004a0 	.word	0x200004a0
 8002754:	20000238 	.word	0x20000238
 8002758:	200003a8 	.word	0x200003a8
 800275c:	20000344 	.word	0x20000344
 8002760:	2000022c 	.word	0x2000022c
 8002764:	2000049c 	.word	0x2000049c
 8002768:	20000494 	.word	0x20000494
 800276c:	20000498 	.word	0x20000498
 8002770:	20000234 	.word	0x20000234
 8002774:	20000230 	.word	0x20000230
					else if(option_page_2 == Page2_calib_tds)
 8002778:	4b1f      	ldr	r3, [pc, #124]	; (80027f8 <LCD_Display+0x64c>)
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	2b09      	cmp	r3, #9
 800277e:	d035      	beq.n	80027ec <LCD_Display+0x640>
					else if(option_page_2 == Page2_Back)
 8002780:	4b1d      	ldr	r3, [pc, #116]	; (80027f8 <LCD_Display+0x64c>)
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	2b0c      	cmp	r3, #12
 8002786:	d131      	bne.n	80027ec <LCD_Display+0x640>
					  Page = 1;
 8002788:	4b1c      	ldr	r3, [pc, #112]	; (80027fc <LCD_Display+0x650>)
 800278a:	2201      	movs	r2, #1
 800278c:	601a      	str	r2, [r3, #0]
					  Rpush_number = 1;
 800278e:	4b1c      	ldr	r3, [pc, #112]	; (8002800 <LCD_Display+0x654>)
 8002790:	2201      	movs	r2, #1
 8002792:	601a      	str	r2, [r3, #0]
					  button_flag = 0;
 8002794:	4b1b      	ldr	r3, [pc, #108]	; (8002804 <LCD_Display+0x658>)
 8002796:	2200      	movs	r2, #0
 8002798:	601a      	str	r2, [r3, #0]
					  option_page_2 = Page2_Nothing;
 800279a:	4b17      	ldr	r3, [pc, #92]	; (80027f8 <LCD_Display+0x64c>)
 800279c:	220d      	movs	r2, #13
 800279e:	701a      	strb	r2, [r3, #0]
					  lcd_clear();
 80027a0:	f7ff f964 	bl	8001a6c <lcd_clear>
			break;
 80027a4:	e022      	b.n	80027ec <LCD_Display+0x640>
			else if(option_page_1 == Page1_WifiConfig)
 80027a6:	4b18      	ldr	r3, [pc, #96]	; (8002808 <LCD_Display+0x65c>)
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	2b05      	cmp	r3, #5
 80027ac:	d11e      	bne.n	80027ec <LCD_Display+0x640>
				LCD_Menu_2_4();
 80027ae:	f7ff fc45 	bl	800203c <LCD_Menu_2_4>
				if(option_page_2 == Page2_start)
 80027b2:	4b11      	ldr	r3, [pc, #68]	; (80027f8 <LCD_Display+0x64c>)
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	2b0a      	cmp	r3, #10
 80027b8:	d018      	beq.n	80027ec <LCD_Display+0x640>
				else if(option_page_2 == Page2_end)
 80027ba:	4b0f      	ldr	r3, [pc, #60]	; (80027f8 <LCD_Display+0x64c>)
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	2b0b      	cmp	r3, #11
 80027c0:	d014      	beq.n	80027ec <LCD_Display+0x640>
				else if(option_page_2 == Page2_Back)
 80027c2:	4b0d      	ldr	r3, [pc, #52]	; (80027f8 <LCD_Display+0x64c>)
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	2b0c      	cmp	r3, #12
 80027c8:	d110      	bne.n	80027ec <LCD_Display+0x640>
				  Page = 1;
 80027ca:	4b0c      	ldr	r3, [pc, #48]	; (80027fc <LCD_Display+0x650>)
 80027cc:	2201      	movs	r2, #1
 80027ce:	601a      	str	r2, [r3, #0]
				  Rpush_number = 1;
 80027d0:	4b0b      	ldr	r3, [pc, #44]	; (8002800 <LCD_Display+0x654>)
 80027d2:	2201      	movs	r2, #1
 80027d4:	601a      	str	r2, [r3, #0]
				  button_flag = 0;
 80027d6:	4b0b      	ldr	r3, [pc, #44]	; (8002804 <LCD_Display+0x658>)
 80027d8:	2200      	movs	r2, #0
 80027da:	601a      	str	r2, [r3, #0]
				  option_page_2 = Page2_Nothing;
 80027dc:	4b06      	ldr	r3, [pc, #24]	; (80027f8 <LCD_Display+0x64c>)
 80027de:	220d      	movs	r2, #13
 80027e0:	701a      	strb	r2, [r3, #0]
				  lcd_clear();
 80027e2:	f7ff f943 	bl	8001a6c <lcd_clear>
			break;
 80027e6:	e001      	b.n	80027ec <LCD_Display+0x640>
			break;
 80027e8:	bf00      	nop
 80027ea:	e000      	b.n	80027ee <LCD_Display+0x642>
			break;
 80027ec:	bf00      	nop
	}
 }
 80027ee:	bf00      	nop
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	20000002 	.word	0x20000002
 80027fc:	20000234 	.word	0x20000234
 8002800:	2000022c 	.word	0x2000022c
 8002804:	20000230 	.word	0x20000230
 8002808:	20000001 	.word	0x20000001

0800280c <HAL_UARTEx_RxEventCallback>:
	Value,
	Volume
}Message_type;

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	460b      	mov	r3, r1
 8002816:	807b      	strh	r3, [r7, #2]
	memset(UART1_MAINBUFFER,0,strlen((char*)UART1_MAINBUFFER));
 8002818:	4817      	ldr	r0, [pc, #92]	; (8002878 <HAL_UARTEx_RxEventCallback+0x6c>)
 800281a:	f7fd fcd9 	bl	80001d0 <strlen>
 800281e:	4603      	mov	r3, r0
 8002820:	461a      	mov	r2, r3
 8002822:	2100      	movs	r1, #0
 8002824:	4814      	ldr	r0, [pc, #80]	; (8002878 <HAL_UARTEx_RxEventCallback+0x6c>)
 8002826:	f006 fdef 	bl	8009408 <memset>
	if(huart->Instance == USART1)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a13      	ldr	r2, [pc, #76]	; (800287c <HAL_UARTEx_RxEventCallback+0x70>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d112      	bne.n	800285a <HAL_UARTEx_RxEventCallback+0x4e>
	{
		memcpy(UART1_MAINBUFFER,UART1_TEMPBUFFER, Size);
 8002834:	887b      	ldrh	r3, [r7, #2]
 8002836:	461a      	mov	r2, r3
 8002838:	4911      	ldr	r1, [pc, #68]	; (8002880 <HAL_UARTEx_RxEventCallback+0x74>)
 800283a:	480f      	ldr	r0, [pc, #60]	; (8002878 <HAL_UARTEx_RxEventCallback+0x6c>)
 800283c:	f006 fdd6 	bl	80093ec <memcpy>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1,UART1_TEMPBUFFER,SIZEOF_COMMAND);
 8002840:	223c      	movs	r2, #60	; 0x3c
 8002842:	490f      	ldr	r1, [pc, #60]	; (8002880 <HAL_UARTEx_RxEventCallback+0x74>)
 8002844:	480f      	ldr	r0, [pc, #60]	; (8002884 <HAL_UARTEx_RxEventCallback+0x78>)
 8002846:	f005 fb8a 	bl	8007f5e <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx,DMA_IT_HT);
 800284a:	4b0f      	ldr	r3, [pc, #60]	; (8002888 <HAL_UARTEx_RxEventCallback+0x7c>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	4b0d      	ldr	r3, [pc, #52]	; (8002888 <HAL_UARTEx_RxEventCallback+0x7c>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f022 0208 	bic.w	r2, r2, #8
 8002858:	601a      	str	r2, [r3, #0]
	}
	HAL_UART_Transmit(&huart1, UART1_MAINBUFFER,strlen((char*)UART1_MAINBUFFER), 500);
 800285a:	4807      	ldr	r0, [pc, #28]	; (8002878 <HAL_UARTEx_RxEventCallback+0x6c>)
 800285c:	f7fd fcb8 	bl	80001d0 <strlen>
 8002860:	4603      	mov	r3, r0
 8002862:	b29a      	uxth	r2, r3
 8002864:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002868:	4903      	ldr	r1, [pc, #12]	; (8002878 <HAL_UARTEx_RxEventCallback+0x6c>)
 800286a:	4806      	ldr	r0, [pc, #24]	; (8002884 <HAL_UARTEx_RxEventCallback+0x78>)
 800286c:	f005 fae5 	bl	8007e3a <HAL_UART_Transmit>
}
 8002870:	bf00      	nop
 8002872:	3708      	adds	r7, #8
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	200004e0 	.word	0x200004e0
 800287c:	40011000 	.word	0x40011000
 8002880:	200004a4 	.word	0x200004a4
 8002884:	200003f0 	.word	0x200003f0
 8002888:	20000434 	.word	0x20000434

0800288c <PH_Calibration>:
uint16_t ADC_Value[2] = {0};
int ADC_PH_4 = 0, ADC_PH_7 = 0;
float 	a = 0,b = 0;

void PH_Calibration()
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
		//Ax+B = y => ADC_PH_4 - ADC_PH_7 = 640
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC_Value, 2);
 8002890:	2202      	movs	r2, #2
 8002892:	492b      	ldr	r1, [pc, #172]	; (8002940 <PH_Calibration+0xb4>)
 8002894:	482b      	ldr	r0, [pc, #172]	; (8002944 <PH_Calibration+0xb8>)
 8002896:	f001 fc5d 	bl	8004154 <HAL_ADC_Start_DMA>

	  if(ADC_Value[0] > 1540 && ADC_Value[0] < 2180)
 800289a:	4b29      	ldr	r3, [pc, #164]	; (8002940 <PH_Calibration+0xb4>)
 800289c:	881b      	ldrh	r3, [r3, #0]
 800289e:	f240 6204 	movw	r2, #1540	; 0x604
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d911      	bls.n	80028ca <PH_Calibration+0x3e>
 80028a6:	4b26      	ldr	r3, [pc, #152]	; (8002940 <PH_Calibration+0xb4>)
 80028a8:	881b      	ldrh	r3, [r3, #0]
 80028aa:	f640 0283 	movw	r2, #2179	; 0x883
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d80b      	bhi.n	80028ca <PH_Calibration+0x3e>
	  {
		  ADC_PH_7 = ADC_Value[0];
 80028b2:	4b23      	ldr	r3, [pc, #140]	; (8002940 <PH_Calibration+0xb4>)
 80028b4:	881b      	ldrh	r3, [r3, #0]
 80028b6:	461a      	mov	r2, r3
 80028b8:	4b23      	ldr	r3, [pc, #140]	; (8002948 <PH_Calibration+0xbc>)
 80028ba:	601a      	str	r2, [r3, #0]
		  ADC_PH_4 = ADC_PH_7 + 640;
 80028bc:	4b22      	ldr	r3, [pc, #136]	; (8002948 <PH_Calibration+0xbc>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80028c4:	4a21      	ldr	r2, [pc, #132]	; (800294c <PH_Calibration+0xc0>)
 80028c6:	6013      	str	r3, [r2, #0]
 80028c8:	e016      	b.n	80028f8 <PH_Calibration+0x6c>
	    }
	    else if(ADC_Value[0] < 2820 && ADC_Value[0] > 2180)
 80028ca:	4b1d      	ldr	r3, [pc, #116]	; (8002940 <PH_Calibration+0xb4>)
 80028cc:	881b      	ldrh	r3, [r3, #0]
 80028ce:	f640 3203 	movw	r2, #2819	; 0xb03
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d810      	bhi.n	80028f8 <PH_Calibration+0x6c>
 80028d6:	4b1a      	ldr	r3, [pc, #104]	; (8002940 <PH_Calibration+0xb4>)
 80028d8:	881b      	ldrh	r3, [r3, #0]
 80028da:	f640 0284 	movw	r2, #2180	; 0x884
 80028de:	4293      	cmp	r3, r2
 80028e0:	d90a      	bls.n	80028f8 <PH_Calibration+0x6c>
	    {
	    	ADC_PH_4 = ADC_Value[0];
 80028e2:	4b17      	ldr	r3, [pc, #92]	; (8002940 <PH_Calibration+0xb4>)
 80028e4:	881b      	ldrh	r3, [r3, #0]
 80028e6:	461a      	mov	r2, r3
 80028e8:	4b18      	ldr	r3, [pc, #96]	; (800294c <PH_Calibration+0xc0>)
 80028ea:	601a      	str	r2, [r3, #0]
	    	ADC_PH_7 = ADC_PH_4 - 640;
 80028ec:	4b17      	ldr	r3, [pc, #92]	; (800294c <PH_Calibration+0xc0>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80028f4:	4a14      	ldr	r2, [pc, #80]	; (8002948 <PH_Calibration+0xbc>)
 80028f6:	6013      	str	r3, [r2, #0]
	      }

	  a = (float)(3/(float)(ADC_PH_7 - ADC_PH_4));
 80028f8:	4b13      	ldr	r3, [pc, #76]	; (8002948 <PH_Calibration+0xbc>)
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	4b13      	ldr	r3, [pc, #76]	; (800294c <PH_Calibration+0xc0>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	ee07 3a90 	vmov	s15, r3
 8002906:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800290a:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800290e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002912:	4b0f      	ldr	r3, [pc, #60]	; (8002950 <PH_Calibration+0xc4>)
 8002914:	edc3 7a00 	vstr	s15, [r3]
	  b = (float)((4 - (a*(float)ADC_PH_4)));
 8002918:	4b0c      	ldr	r3, [pc, #48]	; (800294c <PH_Calibration+0xc0>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	ee07 3a90 	vmov	s15, r3
 8002920:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002924:	4b0a      	ldr	r3, [pc, #40]	; (8002950 <PH_Calibration+0xc4>)
 8002926:	edd3 7a00 	vldr	s15, [r3]
 800292a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800292e:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002932:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002936:	4b07      	ldr	r3, [pc, #28]	; (8002954 <PH_Calibration+0xc8>)
 8002938:	edc3 7a00 	vstr	s15, [r3]

}
 800293c:	bf00      	nop
 800293e:	bd80      	pop	{r7, pc}
 8002940:	200008e0 	.word	0x200008e0
 8002944:	20000248 	.word	0x20000248
 8002948:	200008e8 	.word	0x200008e8
 800294c:	200008e4 	.word	0x200008e4
 8002950:	200008ec 	.word	0x200008ec
 8002954:	200008f0 	.word	0x200008f0

08002958 <PH_Calculator>:
float PH_Calculator(float A, float B, uint16_t adc)
{
 8002958:	b480      	push	{r7}
 800295a:	b085      	sub	sp, #20
 800295c:	af00      	add	r7, sp, #0
 800295e:	ed87 0a03 	vstr	s0, [r7, #12]
 8002962:	edc7 0a02 	vstr	s1, [r7, #8]
 8002966:	4603      	mov	r3, r0
 8002968:	80fb      	strh	r3, [r7, #6]
	return (float)(adc*A + B);
 800296a:	88fb      	ldrh	r3, [r7, #6]
 800296c:	ee07 3a90 	vmov	s15, r3
 8002970:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002974:	edd7 7a03 	vldr	s15, [r7, #12]
 8002978:	ee27 7a27 	vmul.f32	s14, s14, s15
 800297c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002980:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8002984:	eeb0 0a67 	vmov.f32	s0, s15
 8002988:	3714      	adds	r7, #20
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
	...

08002994 <Save_SetPoint>:




void Save_SetPoint(Save_Flash_Type tp)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	4603      	mov	r3, r0
 800299c:	71fb      	strb	r3, [r7, #7]
	if(tp == flash_setpoint)
 800299e:	79fb      	ldrb	r3, [r7, #7]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d124      	bne.n	80029ee <Save_SetPoint+0x5a>
	{
		W25qxx_EraseSector(1);
 80029a4:	2001      	movs	r0, #1
 80029a6:	f001 f89d 	bl	8003ae4 <W25qxx_EraseSector>
		W25qxx_EraseSector(2);
 80029aa:	2002      	movs	r0, #2
 80029ac:	f001 f89a 	bl	8003ae4 <W25qxx_EraseSector>
		W25qxx_EraseSector(3);
 80029b0:	2003      	movs	r0, #3
 80029b2:	f001 f897 	bl	8003ae4 <W25qxx_EraseSector>
		W25qxx_EraseSector(4);
 80029b6:	2004      	movs	r0, #4
 80029b8:	f001 f894 	bl	8003ae4 <W25qxx_EraseSector>
		W25qxx_WriteSector(&PH_SetPoint, 1, 0, 4);
 80029bc:	2304      	movs	r3, #4
 80029be:	2200      	movs	r2, #0
 80029c0:	2101      	movs	r1, #1
 80029c2:	4817      	ldr	r0, [pc, #92]	; (8002a20 <Save_SetPoint+0x8c>)
 80029c4:	f001 f980 	bl	8003cc8 <W25qxx_WriteSector>
		W25qxx_WriteSector(&PH_THR_SetPoint, 2, 0, 4);
 80029c8:	2304      	movs	r3, #4
 80029ca:	2200      	movs	r2, #0
 80029cc:	2102      	movs	r1, #2
 80029ce:	4815      	ldr	r0, [pc, #84]	; (8002a24 <Save_SetPoint+0x90>)
 80029d0:	f001 f97a 	bl	8003cc8 <W25qxx_WriteSector>
		W25qxx_WriteSector(&TDS_SetPoint, 3, 0, 4);
 80029d4:	2304      	movs	r3, #4
 80029d6:	2200      	movs	r2, #0
 80029d8:	2103      	movs	r1, #3
 80029da:	4813      	ldr	r0, [pc, #76]	; (8002a28 <Save_SetPoint+0x94>)
 80029dc:	f001 f974 	bl	8003cc8 <W25qxx_WriteSector>
		W25qxx_WriteSector(&TDS_THR_SetPoint, 4, 0, 4);
 80029e0:	2304      	movs	r3, #4
 80029e2:	2200      	movs	r2, #0
 80029e4:	2104      	movs	r1, #4
 80029e6:	4811      	ldr	r0, [pc, #68]	; (8002a2c <Save_SetPoint+0x98>)
 80029e8:	f001 f96e 	bl	8003cc8 <W25qxx_WriteSector>
		W25qxx_EraseSector(6);
		W25qxx_WriteSector(&a, 5, 0, 4);
		W25qxx_WriteSector(&b, 6, 0, 4);
	}

}
 80029ec:	e014      	b.n	8002a18 <Save_SetPoint+0x84>
	else if(tp ==flash_calibration_ph)
 80029ee:	79fb      	ldrb	r3, [r7, #7]
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d111      	bne.n	8002a18 <Save_SetPoint+0x84>
		W25qxx_EraseSector(5);
 80029f4:	2005      	movs	r0, #5
 80029f6:	f001 f875 	bl	8003ae4 <W25qxx_EraseSector>
		W25qxx_EraseSector(6);
 80029fa:	2006      	movs	r0, #6
 80029fc:	f001 f872 	bl	8003ae4 <W25qxx_EraseSector>
		W25qxx_WriteSector(&a, 5, 0, 4);
 8002a00:	2304      	movs	r3, #4
 8002a02:	2200      	movs	r2, #0
 8002a04:	2105      	movs	r1, #5
 8002a06:	480a      	ldr	r0, [pc, #40]	; (8002a30 <Save_SetPoint+0x9c>)
 8002a08:	f001 f95e 	bl	8003cc8 <W25qxx_WriteSector>
		W25qxx_WriteSector(&b, 6, 0, 4);
 8002a0c:	2304      	movs	r3, #4
 8002a0e:	2200      	movs	r2, #0
 8002a10:	2106      	movs	r1, #6
 8002a12:	4808      	ldr	r0, [pc, #32]	; (8002a34 <Save_SetPoint+0xa0>)
 8002a14:	f001 f958 	bl	8003cc8 <W25qxx_WriteSector>
}
 8002a18:	bf00      	nop
 8002a1a:	3708      	adds	r7, #8
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	200004a0 	.word	0x200004a0
 8002a24:	2000049c 	.word	0x2000049c
 8002a28:	20000494 	.word	0x20000494
 8002a2c:	20000498 	.word	0x20000498
 8002a30:	200008ec 	.word	0x200008ec
 8002a34:	200008f0 	.word	0x200008f0

08002a38 <Read_SetPoint>:
void Read_SetPoint(Save_Flash_Type tp)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	4603      	mov	r3, r0
 8002a40:	71fb      	strb	r3, [r7, #7]
	if(tp == flash_setpoint)
 8002a42:	79fb      	ldrb	r3, [r7, #7]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d118      	bne.n	8002a7a <Read_SetPoint+0x42>
	{
		W25qxx_ReadSector(&PH_SetPoint, 1, 0, 4);
 8002a48:	2304      	movs	r3, #4
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	2101      	movs	r1, #1
 8002a4e:	4814      	ldr	r0, [pc, #80]	; (8002aa0 <Read_SetPoint+0x68>)
 8002a50:	f001 fa1a 	bl	8003e88 <W25qxx_ReadSector>
		W25qxx_ReadSector(&PH_THR_SetPoint, 2, 0, 4);
 8002a54:	2304      	movs	r3, #4
 8002a56:	2200      	movs	r2, #0
 8002a58:	2102      	movs	r1, #2
 8002a5a:	4812      	ldr	r0, [pc, #72]	; (8002aa4 <Read_SetPoint+0x6c>)
 8002a5c:	f001 fa14 	bl	8003e88 <W25qxx_ReadSector>
		W25qxx_ReadSector(&TDS_SetPoint, 3, 0, 4);
 8002a60:	2304      	movs	r3, #4
 8002a62:	2200      	movs	r2, #0
 8002a64:	2103      	movs	r1, #3
 8002a66:	4810      	ldr	r0, [pc, #64]	; (8002aa8 <Read_SetPoint+0x70>)
 8002a68:	f001 fa0e 	bl	8003e88 <W25qxx_ReadSector>
		W25qxx_ReadSector(&TDS_THR_SetPoint, 4, 0, 4);
 8002a6c:	2304      	movs	r3, #4
 8002a6e:	2200      	movs	r2, #0
 8002a70:	2104      	movs	r1, #4
 8002a72:	480e      	ldr	r0, [pc, #56]	; (8002aac <Read_SetPoint+0x74>)
 8002a74:	f001 fa08 	bl	8003e88 <W25qxx_ReadSector>
	else if(tp == flash_calibration_ph)
	{
		W25qxx_ReadSector(&a, 5, 0, 4);
		W25qxx_ReadSector(&b, 6, 0, 4);
	}
}
 8002a78:	e00e      	b.n	8002a98 <Read_SetPoint+0x60>
	else if(tp == flash_calibration_ph)
 8002a7a:	79fb      	ldrb	r3, [r7, #7]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d10b      	bne.n	8002a98 <Read_SetPoint+0x60>
		W25qxx_ReadSector(&a, 5, 0, 4);
 8002a80:	2304      	movs	r3, #4
 8002a82:	2200      	movs	r2, #0
 8002a84:	2105      	movs	r1, #5
 8002a86:	480a      	ldr	r0, [pc, #40]	; (8002ab0 <Read_SetPoint+0x78>)
 8002a88:	f001 f9fe 	bl	8003e88 <W25qxx_ReadSector>
		W25qxx_ReadSector(&b, 6, 0, 4);
 8002a8c:	2304      	movs	r3, #4
 8002a8e:	2200      	movs	r2, #0
 8002a90:	2106      	movs	r1, #6
 8002a92:	4808      	ldr	r0, [pc, #32]	; (8002ab4 <Read_SetPoint+0x7c>)
 8002a94:	f001 f9f8 	bl	8003e88 <W25qxx_ReadSector>
}
 8002a98:	bf00      	nop
 8002a9a:	3708      	adds	r7, #8
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	200004a0 	.word	0x200004a0
 8002aa4:	2000049c 	.word	0x2000049c
 8002aa8:	20000494 	.word	0x20000494
 8002aac:	20000498 	.word	0x20000498
 8002ab0:	200008ec 	.word	0x200008ec
 8002ab4:	200008f0 	.word	0x200008f0

08002ab8 <HAL_TIM_PeriodElapsedCallback>:

/*=====================================Interrupt_Start=========================*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
	 if(htim->Instance == htim4.Instance)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	4b06      	ldr	r3, [pc, #24]	; (8002ae0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d105      	bne.n	8002ad8 <HAL_TIM_PeriodElapsedCallback+0x20>
	 {
	   HAL_GPIO_TogglePin(test_pin_GPIO_Port,test_pin_Pin);
 8002acc:	2140      	movs	r1, #64	; 0x40
 8002ace:	4805      	ldr	r0, [pc, #20]	; (8002ae4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002ad0:	f002 fdef 	bl	80056b2 <HAL_GPIO_TogglePin>
	   lcd_clear();
 8002ad4:	f7fe ffca 	bl	8001a6c <lcd_clear>
	 }
}
 8002ad8:	bf00      	nop
 8002ada:	3708      	adds	r7, #8
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	200003a8 	.word	0x200003a8
 8002ae4:	40020000 	.word	0x40020000

08002ae8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002aee:	f001 fa57 	bl	8003fa0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002af2:	f000 f871 	bl	8002bd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002af6:	f000 fa57 	bl	8002fa8 <MX_GPIO_Init>
  MX_DMA_Init();
 8002afa:	f000 fa2d 	bl	8002f58 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002afe:	f000 fa01 	bl	8002f04 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8002b02:	f000 f97b 	bl	8002dfc <MX_SPI1_Init>
  MX_FATFS_Init();
 8002b06:	f006 fb7f 	bl	8009208 <MX_FATFS_Init>
  MX_ADC1_Init();
 8002b0a:	f000 f8cf 	bl	8002cac <MX_ADC1_Init>
  MX_I2C1_Init();
 8002b0e:	f000 f92d 	bl	8002d6c <MX_I2C1_Init>
  MX_TIM4_Init();
 8002b12:	f000 f9a9 	bl	8002e68 <MX_TIM4_Init>
  MX_IWDG_Init();
 8002b16:	f000 f957 	bl	8002dc8 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim4);
 8002b1a:	4827      	ldr	r0, [pc, #156]	; (8002bb8 <main+0xd0>)
 8002b1c:	f004 fce0 	bl	80074e0 <HAL_TIM_Base_Start_IT>
//  SD_Handling(SPI1_SD_ReadBufferData);
//  SD_Write(FileName, "Truong was here!!!\n");
//  SD_Read(FileName, SPI1_SD_ReadBufferData);
//
//  SEND_UART1(SPI1_SD_ReadBufferData);
  for(int i =0;i<5;i++)
 8002b20:	2300      	movs	r3, #0
 8002b22:	607b      	str	r3, [r7, #4]
 8002b24:	e009      	b.n	8002b3a <main+0x52>
  {
	  HAL_GPIO_TogglePin(test_pin_GPIO_Port,test_pin_Pin);
 8002b26:	2140      	movs	r1, #64	; 0x40
 8002b28:	4824      	ldr	r0, [pc, #144]	; (8002bbc <main+0xd4>)
 8002b2a:	f002 fdc2 	bl	80056b2 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 8002b2e:	2064      	movs	r0, #100	; 0x64
 8002b30:	f001 faa8 	bl	8004084 <HAL_Delay>
  for(int i =0;i<5;i++)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	3301      	adds	r3, #1
 8002b38:	607b      	str	r3, [r7, #4]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2b04      	cmp	r3, #4
 8002b3e:	ddf2      	ble.n	8002b26 <main+0x3e>
  }

  HAL_Delay(50);
 8002b40:	2032      	movs	r0, #50	; 0x32
 8002b42:	f001 fa9f 	bl	8004084 <HAL_Delay>
  lcd_init();
 8002b46:	f7fe ffa8 	bl	8001a9a <lcd_init>
  Rotary_init();
 8002b4a:	f7fe fff9 	bl	8001b40 <Rotary_init>
  lcd_clear();
 8002b4e:	f7fe ff8d 	bl	8001a6c <lcd_clear>

  W25qxx_Init();
 8002b52:	f000 fef5 	bl	8003940 <W25qxx_Init>
  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_Value, 2);
 8002b56:	2202      	movs	r2, #2
 8002b58:	4919      	ldr	r1, [pc, #100]	; (8002bc0 <main+0xd8>)
 8002b5a:	481a      	ldr	r0, [pc, #104]	; (8002bc4 <main+0xdc>)
 8002b5c:	f001 fafa 	bl	8004154 <HAL_ADC_Start_DMA>
  Read_SetPoint(flash_calibration_ph);
 8002b60:	2001      	movs	r0, #1
 8002b62:	f7ff ff69 	bl	8002a38 <Read_SetPoint>
//  Save_SetPoint();
  uint32_t time_read = 0;
 8002b66:	2300      	movs	r3, #0
 8002b68:	603b      	str	r3, [r7, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  LCD_Display();
 8002b6a:	f7ff fb1f 	bl	80021ac <LCD_Display>
	  if(time_read == 100)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	2b64      	cmp	r3, #100	; 0x64
 8002b72:	d11a      	bne.n	8002baa <main+0xc2>
	  {
		  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_Value, 2);
 8002b74:	2202      	movs	r2, #2
 8002b76:	4912      	ldr	r1, [pc, #72]	; (8002bc0 <main+0xd8>)
 8002b78:	4812      	ldr	r0, [pc, #72]	; (8002bc4 <main+0xdc>)
 8002b7a:	f001 faeb 	bl	8004154 <HAL_ADC_Start_DMA>
		  PH = PH_Calculator(a, b, ADC_Value[0]);
 8002b7e:	4b12      	ldr	r3, [pc, #72]	; (8002bc8 <main+0xe0>)
 8002b80:	edd3 7a00 	vldr	s15, [r3]
 8002b84:	4b11      	ldr	r3, [pc, #68]	; (8002bcc <main+0xe4>)
 8002b86:	ed93 7a00 	vldr	s14, [r3]
 8002b8a:	4b0d      	ldr	r3, [pc, #52]	; (8002bc0 <main+0xd8>)
 8002b8c:	881b      	ldrh	r3, [r3, #0]
 8002b8e:	4618      	mov	r0, r3
 8002b90:	eef0 0a47 	vmov.f32	s1, s14
 8002b94:	eeb0 0a67 	vmov.f32	s0, s15
 8002b98:	f7ff fede 	bl	8002958 <PH_Calculator>
 8002b9c:	eef0 7a40 	vmov.f32	s15, s0
 8002ba0:	4b0b      	ldr	r3, [pc, #44]	; (8002bd0 <main+0xe8>)
 8002ba2:	edc3 7a00 	vstr	s15, [r3]
		  time_read = 0;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	603b      	str	r3, [r7, #0]
	  }
	  time_read++;
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	3301      	adds	r3, #1
 8002bae:	603b      	str	r3, [r7, #0]
	  HAL_IWDG_Refresh(&hiwdg);
 8002bb0:	4808      	ldr	r0, [pc, #32]	; (8002bd4 <main+0xec>)
 8002bb2:	f003 fa26 	bl	8006002 <HAL_IWDG_Refresh>
	  LCD_Display();
 8002bb6:	e7d8      	b.n	8002b6a <main+0x82>
 8002bb8:	200003a8 	.word	0x200003a8
 8002bbc:	40020000 	.word	0x40020000
 8002bc0:	200008e0 	.word	0x200008e0
 8002bc4:	20000248 	.word	0x20000248
 8002bc8:	200008ec 	.word	0x200008ec
 8002bcc:	200008f0 	.word	0x200008f0
 8002bd0:	20000008 	.word	0x20000008
 8002bd4:	20000344 	.word	0x20000344

08002bd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b094      	sub	sp, #80	; 0x50
 8002bdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002bde:	f107 0320 	add.w	r3, r7, #32
 8002be2:	2230      	movs	r2, #48	; 0x30
 8002be4:	2100      	movs	r1, #0
 8002be6:	4618      	mov	r0, r3
 8002be8:	f006 fc0e 	bl	8009408 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002bec:	f107 030c 	add.w	r3, r7, #12
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	601a      	str	r2, [r3, #0]
 8002bf4:	605a      	str	r2, [r3, #4]
 8002bf6:	609a      	str	r2, [r3, #8]
 8002bf8:	60da      	str	r2, [r3, #12]
 8002bfa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	60bb      	str	r3, [r7, #8]
 8002c00:	4b28      	ldr	r3, [pc, #160]	; (8002ca4 <SystemClock_Config+0xcc>)
 8002c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c04:	4a27      	ldr	r2, [pc, #156]	; (8002ca4 <SystemClock_Config+0xcc>)
 8002c06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c0a:	6413      	str	r3, [r2, #64]	; 0x40
 8002c0c:	4b25      	ldr	r3, [pc, #148]	; (8002ca4 <SystemClock_Config+0xcc>)
 8002c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c14:	60bb      	str	r3, [r7, #8]
 8002c16:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c18:	2300      	movs	r3, #0
 8002c1a:	607b      	str	r3, [r7, #4]
 8002c1c:	4b22      	ldr	r3, [pc, #136]	; (8002ca8 <SystemClock_Config+0xd0>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a21      	ldr	r2, [pc, #132]	; (8002ca8 <SystemClock_Config+0xd0>)
 8002c22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c26:	6013      	str	r3, [r2, #0]
 8002c28:	4b1f      	ldr	r3, [pc, #124]	; (8002ca8 <SystemClock_Config+0xd0>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c30:	607b      	str	r3, [r7, #4]
 8002c32:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002c34:	230a      	movs	r3, #10
 8002c36:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c3c:	2310      	movs	r3, #16
 8002c3e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002c40:	2301      	movs	r3, #1
 8002c42:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c44:	2302      	movs	r3, #2
 8002c46:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002c4c:	2308      	movs	r3, #8
 8002c4e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8002c50:	2348      	movs	r3, #72	; 0x48
 8002c52:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002c54:	2302      	movs	r3, #2
 8002c56:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002c58:	2304      	movs	r3, #4
 8002c5a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c5c:	f107 0320 	add.w	r3, r7, #32
 8002c60:	4618      	mov	r0, r3
 8002c62:	f003 f9df 	bl	8006024 <HAL_RCC_OscConfig>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d001      	beq.n	8002c70 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002c6c:	f000 fa1e 	bl	80030ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c70:	230f      	movs	r3, #15
 8002c72:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c74:	2302      	movs	r3, #2
 8002c76:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002c7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c80:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c82:	2300      	movs	r3, #0
 8002c84:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002c86:	f107 030c 	add.w	r3, r7, #12
 8002c8a:	2102      	movs	r1, #2
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f003 fc41 	bl	8006514 <HAL_RCC_ClockConfig>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d001      	beq.n	8002c9c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002c98:	f000 fa08 	bl	80030ac <Error_Handler>
  }
}
 8002c9c:	bf00      	nop
 8002c9e:	3750      	adds	r7, #80	; 0x50
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	40023800 	.word	0x40023800
 8002ca8:	40007000 	.word	0x40007000

08002cac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002cb2:	463b      	mov	r3, r7
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	601a      	str	r2, [r3, #0]
 8002cb8:	605a      	str	r2, [r3, #4]
 8002cba:	609a      	str	r2, [r3, #8]
 8002cbc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002cbe:	4b28      	ldr	r3, [pc, #160]	; (8002d60 <MX_ADC1_Init+0xb4>)
 8002cc0:	4a28      	ldr	r2, [pc, #160]	; (8002d64 <MX_ADC1_Init+0xb8>)
 8002cc2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002cc4:	4b26      	ldr	r3, [pc, #152]	; (8002d60 <MX_ADC1_Init+0xb4>)
 8002cc6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002cca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002ccc:	4b24      	ldr	r3, [pc, #144]	; (8002d60 <MX_ADC1_Init+0xb4>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002cd2:	4b23      	ldr	r3, [pc, #140]	; (8002d60 <MX_ADC1_Init+0xb4>)
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002cd8:	4b21      	ldr	r3, [pc, #132]	; (8002d60 <MX_ADC1_Init+0xb4>)
 8002cda:	2201      	movs	r2, #1
 8002cdc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002cde:	4b20      	ldr	r3, [pc, #128]	; (8002d60 <MX_ADC1_Init+0xb4>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002ce6:	4b1e      	ldr	r3, [pc, #120]	; (8002d60 <MX_ADC1_Init+0xb4>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002cec:	4b1c      	ldr	r3, [pc, #112]	; (8002d60 <MX_ADC1_Init+0xb4>)
 8002cee:	4a1e      	ldr	r2, [pc, #120]	; (8002d68 <MX_ADC1_Init+0xbc>)
 8002cf0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002cf2:	4b1b      	ldr	r3, [pc, #108]	; (8002d60 <MX_ADC1_Init+0xb4>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8002cf8:	4b19      	ldr	r3, [pc, #100]	; (8002d60 <MX_ADC1_Init+0xb4>)
 8002cfa:	2202      	movs	r2, #2
 8002cfc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002cfe:	4b18      	ldr	r3, [pc, #96]	; (8002d60 <MX_ADC1_Init+0xb4>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d06:	4b16      	ldr	r3, [pc, #88]	; (8002d60 <MX_ADC1_Init+0xb4>)
 8002d08:	2201      	movs	r2, #1
 8002d0a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d0c:	4814      	ldr	r0, [pc, #80]	; (8002d60 <MX_ADC1_Init+0xb4>)
 8002d0e:	f001 f9dd 	bl	80040cc <HAL_ADC_Init>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002d18:	f000 f9c8 	bl	80030ac <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002d20:	2301      	movs	r3, #1
 8002d22:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8002d24:	2306      	movs	r3, #6
 8002d26:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d28:	463b      	mov	r3, r7
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	480c      	ldr	r0, [pc, #48]	; (8002d60 <MX_ADC1_Init+0xb4>)
 8002d2e:	f001 fb3f 	bl	80043b0 <HAL_ADC_ConfigChannel>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d001      	beq.n	8002d3c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002d38:	f000 f9b8 	bl	80030ac <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8002d40:	2302      	movs	r3, #2
 8002d42:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d44:	463b      	mov	r3, r7
 8002d46:	4619      	mov	r1, r3
 8002d48:	4805      	ldr	r0, [pc, #20]	; (8002d60 <MX_ADC1_Init+0xb4>)
 8002d4a:	f001 fb31 	bl	80043b0 <HAL_ADC_ConfigChannel>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d001      	beq.n	8002d58 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8002d54:	f000 f9aa 	bl	80030ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002d58:	bf00      	nop
 8002d5a:	3710      	adds	r7, #16
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	20000248 	.word	0x20000248
 8002d64:	40012000 	.word	0x40012000
 8002d68:	0f000001 	.word	0x0f000001

08002d6c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002d70:	4b12      	ldr	r3, [pc, #72]	; (8002dbc <MX_I2C1_Init+0x50>)
 8002d72:	4a13      	ldr	r2, [pc, #76]	; (8002dc0 <MX_I2C1_Init+0x54>)
 8002d74:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002d76:	4b11      	ldr	r3, [pc, #68]	; (8002dbc <MX_I2C1_Init+0x50>)
 8002d78:	4a12      	ldr	r2, [pc, #72]	; (8002dc4 <MX_I2C1_Init+0x58>)
 8002d7a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002d7c:	4b0f      	ldr	r3, [pc, #60]	; (8002dbc <MX_I2C1_Init+0x50>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002d82:	4b0e      	ldr	r3, [pc, #56]	; (8002dbc <MX_I2C1_Init+0x50>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d88:	4b0c      	ldr	r3, [pc, #48]	; (8002dbc <MX_I2C1_Init+0x50>)
 8002d8a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002d8e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d90:	4b0a      	ldr	r3, [pc, #40]	; (8002dbc <MX_I2C1_Init+0x50>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002d96:	4b09      	ldr	r3, [pc, #36]	; (8002dbc <MX_I2C1_Init+0x50>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d9c:	4b07      	ldr	r3, [pc, #28]	; (8002dbc <MX_I2C1_Init+0x50>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002da2:	4b06      	ldr	r3, [pc, #24]	; (8002dbc <MX_I2C1_Init+0x50>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002da8:	4804      	ldr	r0, [pc, #16]	; (8002dbc <MX_I2C1_Init+0x50>)
 8002daa:	f002 fc9d 	bl	80056e8 <HAL_I2C_Init>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d001      	beq.n	8002db8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002db4:	f000 f97a 	bl	80030ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002db8:	bf00      	nop
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	200002f0 	.word	0x200002f0
 8002dc0:	40005400 	.word	0x40005400
 8002dc4:	000186a0 	.word	0x000186a0

08002dc8 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002dcc:	4b09      	ldr	r3, [pc, #36]	; (8002df4 <MX_IWDG_Init+0x2c>)
 8002dce:	4a0a      	ldr	r2, [pc, #40]	; (8002df8 <MX_IWDG_Init+0x30>)
 8002dd0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8002dd2:	4b08      	ldr	r3, [pc, #32]	; (8002df4 <MX_IWDG_Init+0x2c>)
 8002dd4:	2206      	movs	r2, #6
 8002dd6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2499;
 8002dd8:	4b06      	ldr	r3, [pc, #24]	; (8002df4 <MX_IWDG_Init+0x2c>)
 8002dda:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8002dde:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002de0:	4804      	ldr	r0, [pc, #16]	; (8002df4 <MX_IWDG_Init+0x2c>)
 8002de2:	f003 f8cc 	bl	8005f7e <HAL_IWDG_Init>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8002dec:	f000 f95e 	bl	80030ac <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002df0:	bf00      	nop
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	20000344 	.word	0x20000344
 8002df8:	40003000 	.word	0x40003000

08002dfc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002e00:	4b17      	ldr	r3, [pc, #92]	; (8002e60 <MX_SPI1_Init+0x64>)
 8002e02:	4a18      	ldr	r2, [pc, #96]	; (8002e64 <MX_SPI1_Init+0x68>)
 8002e04:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002e06:	4b16      	ldr	r3, [pc, #88]	; (8002e60 <MX_SPI1_Init+0x64>)
 8002e08:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002e0c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002e0e:	4b14      	ldr	r3, [pc, #80]	; (8002e60 <MX_SPI1_Init+0x64>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002e14:	4b12      	ldr	r3, [pc, #72]	; (8002e60 <MX_SPI1_Init+0x64>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e1a:	4b11      	ldr	r3, [pc, #68]	; (8002e60 <MX_SPI1_Init+0x64>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e20:	4b0f      	ldr	r3, [pc, #60]	; (8002e60 <MX_SPI1_Init+0x64>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002e26:	4b0e      	ldr	r3, [pc, #56]	; (8002e60 <MX_SPI1_Init+0x64>)
 8002e28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e2c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002e2e:	4b0c      	ldr	r3, [pc, #48]	; (8002e60 <MX_SPI1_Init+0x64>)
 8002e30:	2218      	movs	r2, #24
 8002e32:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e34:	4b0a      	ldr	r3, [pc, #40]	; (8002e60 <MX_SPI1_Init+0x64>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e3a:	4b09      	ldr	r3, [pc, #36]	; (8002e60 <MX_SPI1_Init+0x64>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e40:	4b07      	ldr	r3, [pc, #28]	; (8002e60 <MX_SPI1_Init+0x64>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002e46:	4b06      	ldr	r3, [pc, #24]	; (8002e60 <MX_SPI1_Init+0x64>)
 8002e48:	220a      	movs	r2, #10
 8002e4a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002e4c:	4804      	ldr	r0, [pc, #16]	; (8002e60 <MX_SPI1_Init+0x64>)
 8002e4e:	f003 fd41 	bl	80068d4 <HAL_SPI_Init>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d001      	beq.n	8002e5c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002e58:	f000 f928 	bl	80030ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002e5c:	bf00      	nop
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	20000350 	.word	0x20000350
 8002e64:	40013000 	.word	0x40013000

08002e68 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b086      	sub	sp, #24
 8002e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e6e:	f107 0308 	add.w	r3, r7, #8
 8002e72:	2200      	movs	r2, #0
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	605a      	str	r2, [r3, #4]
 8002e78:	609a      	str	r2, [r3, #8]
 8002e7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e7c:	463b      	mov	r3, r7
 8002e7e:	2200      	movs	r2, #0
 8002e80:	601a      	str	r2, [r3, #0]
 8002e82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002e84:	4b1d      	ldr	r3, [pc, #116]	; (8002efc <MX_TIM4_Init+0x94>)
 8002e86:	4a1e      	ldr	r2, [pc, #120]	; (8002f00 <MX_TIM4_Init+0x98>)
 8002e88:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 50000-1;
 8002e8a:	4b1c      	ldr	r3, [pc, #112]	; (8002efc <MX_TIM4_Init+0x94>)
 8002e8c:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8002e90:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e92:	4b1a      	ldr	r3, [pc, #104]	; (8002efc <MX_TIM4_Init+0x94>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 14400-1;
 8002e98:	4b18      	ldr	r3, [pc, #96]	; (8002efc <MX_TIM4_Init+0x94>)
 8002e9a:	f643 023f 	movw	r2, #14399	; 0x383f
 8002e9e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ea0:	4b16      	ldr	r3, [pc, #88]	; (8002efc <MX_TIM4_Init+0x94>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ea6:	4b15      	ldr	r3, [pc, #84]	; (8002efc <MX_TIM4_Init+0x94>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002eac:	4813      	ldr	r0, [pc, #76]	; (8002efc <MX_TIM4_Init+0x94>)
 8002eae:	f004 fac7 	bl	8007440 <HAL_TIM_Base_Init>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d001      	beq.n	8002ebc <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002eb8:	f000 f8f8 	bl	80030ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ebc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ec0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002ec2:	f107 0308 	add.w	r3, r7, #8
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	480c      	ldr	r0, [pc, #48]	; (8002efc <MX_TIM4_Init+0x94>)
 8002eca:	f004 fcb0 	bl	800782e <HAL_TIM_ConfigClockSource>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d001      	beq.n	8002ed8 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002ed4:	f000 f8ea 	bl	80030ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002edc:	2300      	movs	r3, #0
 8002ede:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002ee0:	463b      	mov	r3, r7
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	4805      	ldr	r0, [pc, #20]	; (8002efc <MX_TIM4_Init+0x94>)
 8002ee6:	f004 fecb 	bl	8007c80 <HAL_TIMEx_MasterConfigSynchronization>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d001      	beq.n	8002ef4 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002ef0:	f000 f8dc 	bl	80030ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002ef4:	bf00      	nop
 8002ef6:	3718      	adds	r7, #24
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	200003a8 	.word	0x200003a8
 8002f00:	40000800 	.word	0x40000800

08002f04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f08:	4b11      	ldr	r3, [pc, #68]	; (8002f50 <MX_USART1_UART_Init+0x4c>)
 8002f0a:	4a12      	ldr	r2, [pc, #72]	; (8002f54 <MX_USART1_UART_Init+0x50>)
 8002f0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002f0e:	4b10      	ldr	r3, [pc, #64]	; (8002f50 <MX_USART1_UART_Init+0x4c>)
 8002f10:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f16:	4b0e      	ldr	r3, [pc, #56]	; (8002f50 <MX_USART1_UART_Init+0x4c>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f1c:	4b0c      	ldr	r3, [pc, #48]	; (8002f50 <MX_USART1_UART_Init+0x4c>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002f22:	4b0b      	ldr	r3, [pc, #44]	; (8002f50 <MX_USART1_UART_Init+0x4c>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f28:	4b09      	ldr	r3, [pc, #36]	; (8002f50 <MX_USART1_UART_Init+0x4c>)
 8002f2a:	220c      	movs	r2, #12
 8002f2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f2e:	4b08      	ldr	r3, [pc, #32]	; (8002f50 <MX_USART1_UART_Init+0x4c>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f34:	4b06      	ldr	r3, [pc, #24]	; (8002f50 <MX_USART1_UART_Init+0x4c>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f3a:	4805      	ldr	r0, [pc, #20]	; (8002f50 <MX_USART1_UART_Init+0x4c>)
 8002f3c:	f004 ff30 	bl	8007da0 <HAL_UART_Init>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002f46:	f000 f8b1 	bl	80030ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002f4a:	bf00      	nop
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	200003f0 	.word	0x200003f0
 8002f54:	40011000 	.word	0x40011000

08002f58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002f5e:	2300      	movs	r3, #0
 8002f60:	607b      	str	r3, [r7, #4]
 8002f62:	4b10      	ldr	r3, [pc, #64]	; (8002fa4 <MX_DMA_Init+0x4c>)
 8002f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f66:	4a0f      	ldr	r2, [pc, #60]	; (8002fa4 <MX_DMA_Init+0x4c>)
 8002f68:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f6e:	4b0d      	ldr	r3, [pc, #52]	; (8002fa4 <MX_DMA_Init+0x4c>)
 8002f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f76:	607b      	str	r3, [r7, #4]
 8002f78:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	2038      	movs	r0, #56	; 0x38
 8002f80:	f001 fd91 	bl	8004aa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002f84:	2038      	movs	r0, #56	; 0x38
 8002f86:	f001 fdaa 	bl	8004ade <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	2100      	movs	r1, #0
 8002f8e:	203a      	movs	r0, #58	; 0x3a
 8002f90:	f001 fd89 	bl	8004aa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002f94:	203a      	movs	r0, #58	; 0x3a
 8002f96:	f001 fda2 	bl	8004ade <HAL_NVIC_EnableIRQ>

}
 8002f9a:	bf00      	nop
 8002f9c:	3708      	adds	r7, #8
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	40023800 	.word	0x40023800

08002fa8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b08a      	sub	sp, #40	; 0x28
 8002fac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fae:	f107 0314 	add.w	r3, r7, #20
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	601a      	str	r2, [r3, #0]
 8002fb6:	605a      	str	r2, [r3, #4]
 8002fb8:	609a      	str	r2, [r3, #8]
 8002fba:	60da      	str	r2, [r3, #12]
 8002fbc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	613b      	str	r3, [r7, #16]
 8002fc2:	4b36      	ldr	r3, [pc, #216]	; (800309c <MX_GPIO_Init+0xf4>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc6:	4a35      	ldr	r2, [pc, #212]	; (800309c <MX_GPIO_Init+0xf4>)
 8002fc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fcc:	6313      	str	r3, [r2, #48]	; 0x30
 8002fce:	4b33      	ldr	r3, [pc, #204]	; (800309c <MX_GPIO_Init+0xf4>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fd6:	613b      	str	r3, [r7, #16]
 8002fd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fda:	2300      	movs	r3, #0
 8002fdc:	60fb      	str	r3, [r7, #12]
 8002fde:	4b2f      	ldr	r3, [pc, #188]	; (800309c <MX_GPIO_Init+0xf4>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe2:	4a2e      	ldr	r2, [pc, #184]	; (800309c <MX_GPIO_Init+0xf4>)
 8002fe4:	f043 0301 	orr.w	r3, r3, #1
 8002fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fea:	4b2c      	ldr	r3, [pc, #176]	; (800309c <MX_GPIO_Init+0xf4>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	60fb      	str	r3, [r7, #12]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	60bb      	str	r3, [r7, #8]
 8002ffa:	4b28      	ldr	r3, [pc, #160]	; (800309c <MX_GPIO_Init+0xf4>)
 8002ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffe:	4a27      	ldr	r2, [pc, #156]	; (800309c <MX_GPIO_Init+0xf4>)
 8003000:	f043 0302 	orr.w	r3, r3, #2
 8003004:	6313      	str	r3, [r2, #48]	; 0x30
 8003006:	4b25      	ldr	r3, [pc, #148]	; (800309c <MX_GPIO_Init+0xf4>)
 8003008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	60bb      	str	r3, [r7, #8]
 8003010:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003012:	2300      	movs	r3, #0
 8003014:	607b      	str	r3, [r7, #4]
 8003016:	4b21      	ldr	r3, [pc, #132]	; (800309c <MX_GPIO_Init+0xf4>)
 8003018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301a:	4a20      	ldr	r2, [pc, #128]	; (800309c <MX_GPIO_Init+0xf4>)
 800301c:	f043 0310 	orr.w	r3, r3, #16
 8003020:	6313      	str	r3, [r2, #48]	; 0x30
 8003022:	4b1e      	ldr	r3, [pc, #120]	; (800309c <MX_GPIO_Init+0xf4>)
 8003024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003026:	f003 0310 	and.w	r3, r3, #16
 800302a:	607b      	str	r3, [r7, #4]
 800302c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|test_pin_Pin, GPIO_PIN_RESET);
 800302e:	2200      	movs	r2, #0
 8003030:	2150      	movs	r1, #80	; 0x50
 8003032:	481b      	ldr	r0, [pc, #108]	; (80030a0 <MX_GPIO_Init+0xf8>)
 8003034:	f002 fb24 	bl	8005680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, GPIO_PIN_RESET);
 8003038:	2200      	movs	r2, #0
 800303a:	2101      	movs	r1, #1
 800303c:	4819      	ldr	r0, [pc, #100]	; (80030a4 <MX_GPIO_Init+0xfc>)
 800303e:	f002 fb1f 	bl	8005680 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI1_CS_Pin test_pin_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|test_pin_Pin;
 8003042:	2350      	movs	r3, #80	; 0x50
 8003044:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003046:	2301      	movs	r3, #1
 8003048:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800304a:	2300      	movs	r3, #0
 800304c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800304e:	2300      	movs	r3, #0
 8003050:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003052:	f107 0314 	add.w	r3, r7, #20
 8003056:	4619      	mov	r1, r3
 8003058:	4811      	ldr	r0, [pc, #68]	; (80030a0 <MX_GPIO_Init+0xf8>)
 800305a:	f002 f95d 	bl	8005318 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_CS_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 800305e:	2301      	movs	r3, #1
 8003060:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003062:	2301      	movs	r3, #1
 8003064:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003066:	2300      	movs	r3, #0
 8003068:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800306a:	2300      	movs	r3, #0
 800306c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 800306e:	f107 0314 	add.w	r3, r7, #20
 8003072:	4619      	mov	r1, r3
 8003074:	480b      	ldr	r0, [pc, #44]	; (80030a4 <MX_GPIO_Init+0xfc>)
 8003076:	f002 f94f 	bl	8005318 <HAL_GPIO_Init>

  /*Configure GPIO pins : Rotary_CLK_Pin Rotary_DT_Pin Rotary_SW_Pin */
  GPIO_InitStruct.Pin = Rotary_CLK_Pin|Rotary_DT_Pin|Rotary_SW_Pin;
 800307a:	f44f 7360 	mov.w	r3, #896	; 0x380
 800307e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003080:	2300      	movs	r3, #0
 8003082:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003084:	2300      	movs	r3, #0
 8003086:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003088:	f107 0314 	add.w	r3, r7, #20
 800308c:	4619      	mov	r1, r3
 800308e:	4806      	ldr	r0, [pc, #24]	; (80030a8 <MX_GPIO_Init+0x100>)
 8003090:	f002 f942 	bl	8005318 <HAL_GPIO_Init>

}
 8003094:	bf00      	nop
 8003096:	3728      	adds	r7, #40	; 0x28
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	40023800 	.word	0x40023800
 80030a0:	40020000 	.word	0x40020000
 80030a4:	40020400 	.word	0x40020400
 80030a8:	40021000 	.word	0x40021000

080030ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030b0:	b672      	cpsid	i
}
 80030b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80030b4:	e7fe      	b.n	80030b4 <Error_Handler+0x8>
	...

080030b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030be:	2300      	movs	r3, #0
 80030c0:	607b      	str	r3, [r7, #4]
 80030c2:	4b10      	ldr	r3, [pc, #64]	; (8003104 <HAL_MspInit+0x4c>)
 80030c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c6:	4a0f      	ldr	r2, [pc, #60]	; (8003104 <HAL_MspInit+0x4c>)
 80030c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030cc:	6453      	str	r3, [r2, #68]	; 0x44
 80030ce:	4b0d      	ldr	r3, [pc, #52]	; (8003104 <HAL_MspInit+0x4c>)
 80030d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030d6:	607b      	str	r3, [r7, #4]
 80030d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030da:	2300      	movs	r3, #0
 80030dc:	603b      	str	r3, [r7, #0]
 80030de:	4b09      	ldr	r3, [pc, #36]	; (8003104 <HAL_MspInit+0x4c>)
 80030e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e2:	4a08      	ldr	r2, [pc, #32]	; (8003104 <HAL_MspInit+0x4c>)
 80030e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030e8:	6413      	str	r3, [r2, #64]	; 0x40
 80030ea:	4b06      	ldr	r3, [pc, #24]	; (8003104 <HAL_MspInit+0x4c>)
 80030ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030f2:	603b      	str	r3, [r7, #0]
 80030f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030f6:	bf00      	nop
 80030f8:	370c      	adds	r7, #12
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	40023800 	.word	0x40023800

08003108 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b08a      	sub	sp, #40	; 0x28
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003110:	f107 0314 	add.w	r3, r7, #20
 8003114:	2200      	movs	r2, #0
 8003116:	601a      	str	r2, [r3, #0]
 8003118:	605a      	str	r2, [r3, #4]
 800311a:	609a      	str	r2, [r3, #8]
 800311c:	60da      	str	r2, [r3, #12]
 800311e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a2f      	ldr	r2, [pc, #188]	; (80031e4 <HAL_ADC_MspInit+0xdc>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d157      	bne.n	80031da <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800312a:	2300      	movs	r3, #0
 800312c:	613b      	str	r3, [r7, #16]
 800312e:	4b2e      	ldr	r3, [pc, #184]	; (80031e8 <HAL_ADC_MspInit+0xe0>)
 8003130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003132:	4a2d      	ldr	r2, [pc, #180]	; (80031e8 <HAL_ADC_MspInit+0xe0>)
 8003134:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003138:	6453      	str	r3, [r2, #68]	; 0x44
 800313a:	4b2b      	ldr	r3, [pc, #172]	; (80031e8 <HAL_ADC_MspInit+0xe0>)
 800313c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800313e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003142:	613b      	str	r3, [r7, #16]
 8003144:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003146:	2300      	movs	r3, #0
 8003148:	60fb      	str	r3, [r7, #12]
 800314a:	4b27      	ldr	r3, [pc, #156]	; (80031e8 <HAL_ADC_MspInit+0xe0>)
 800314c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314e:	4a26      	ldr	r2, [pc, #152]	; (80031e8 <HAL_ADC_MspInit+0xe0>)
 8003150:	f043 0301 	orr.w	r3, r3, #1
 8003154:	6313      	str	r3, [r2, #48]	; 0x30
 8003156:	4b24      	ldr	r3, [pc, #144]	; (80031e8 <HAL_ADC_MspInit+0xe0>)
 8003158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315a:	f003 0301 	and.w	r3, r3, #1
 800315e:	60fb      	str	r3, [r7, #12]
 8003160:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ADC1_PH_Sensor_Pin|ADC1_TDS_Sensor_Pin;
 8003162:	2303      	movs	r3, #3
 8003164:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003166:	2303      	movs	r3, #3
 8003168:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316a:	2300      	movs	r3, #0
 800316c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800316e:	f107 0314 	add.w	r3, r7, #20
 8003172:	4619      	mov	r1, r3
 8003174:	481d      	ldr	r0, [pc, #116]	; (80031ec <HAL_ADC_MspInit+0xe4>)
 8003176:	f002 f8cf 	bl	8005318 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800317a:	4b1d      	ldr	r3, [pc, #116]	; (80031f0 <HAL_ADC_MspInit+0xe8>)
 800317c:	4a1d      	ldr	r2, [pc, #116]	; (80031f4 <HAL_ADC_MspInit+0xec>)
 800317e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003180:	4b1b      	ldr	r3, [pc, #108]	; (80031f0 <HAL_ADC_MspInit+0xe8>)
 8003182:	2200      	movs	r2, #0
 8003184:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003186:	4b1a      	ldr	r3, [pc, #104]	; (80031f0 <HAL_ADC_MspInit+0xe8>)
 8003188:	2200      	movs	r2, #0
 800318a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800318c:	4b18      	ldr	r3, [pc, #96]	; (80031f0 <HAL_ADC_MspInit+0xe8>)
 800318e:	2200      	movs	r2, #0
 8003190:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003192:	4b17      	ldr	r3, [pc, #92]	; (80031f0 <HAL_ADC_MspInit+0xe8>)
 8003194:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003198:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800319a:	4b15      	ldr	r3, [pc, #84]	; (80031f0 <HAL_ADC_MspInit+0xe8>)
 800319c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80031a0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80031a2:	4b13      	ldr	r3, [pc, #76]	; (80031f0 <HAL_ADC_MspInit+0xe8>)
 80031a4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80031a8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80031aa:	4b11      	ldr	r3, [pc, #68]	; (80031f0 <HAL_ADC_MspInit+0xe8>)
 80031ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80031b0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80031b2:	4b0f      	ldr	r3, [pc, #60]	; (80031f0 <HAL_ADC_MspInit+0xe8>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031b8:	4b0d      	ldr	r3, [pc, #52]	; (80031f0 <HAL_ADC_MspInit+0xe8>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80031be:	480c      	ldr	r0, [pc, #48]	; (80031f0 <HAL_ADC_MspInit+0xe8>)
 80031c0:	f001 fca8 	bl	8004b14 <HAL_DMA_Init>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80031ca:	f7ff ff6f 	bl	80030ac <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a07      	ldr	r2, [pc, #28]	; (80031f0 <HAL_ADC_MspInit+0xe8>)
 80031d2:	639a      	str	r2, [r3, #56]	; 0x38
 80031d4:	4a06      	ldr	r2, [pc, #24]	; (80031f0 <HAL_ADC_MspInit+0xe8>)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80031da:	bf00      	nop
 80031dc:	3728      	adds	r7, #40	; 0x28
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	40012000 	.word	0x40012000
 80031e8:	40023800 	.word	0x40023800
 80031ec:	40020000 	.word	0x40020000
 80031f0:	20000290 	.word	0x20000290
 80031f4:	40026410 	.word	0x40026410

080031f8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b08a      	sub	sp, #40	; 0x28
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003200:	f107 0314 	add.w	r3, r7, #20
 8003204:	2200      	movs	r2, #0
 8003206:	601a      	str	r2, [r3, #0]
 8003208:	605a      	str	r2, [r3, #4]
 800320a:	609a      	str	r2, [r3, #8]
 800320c:	60da      	str	r2, [r3, #12]
 800320e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a19      	ldr	r2, [pc, #100]	; (800327c <HAL_I2C_MspInit+0x84>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d12b      	bne.n	8003272 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800321a:	2300      	movs	r3, #0
 800321c:	613b      	str	r3, [r7, #16]
 800321e:	4b18      	ldr	r3, [pc, #96]	; (8003280 <HAL_I2C_MspInit+0x88>)
 8003220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003222:	4a17      	ldr	r2, [pc, #92]	; (8003280 <HAL_I2C_MspInit+0x88>)
 8003224:	f043 0302 	orr.w	r3, r3, #2
 8003228:	6313      	str	r3, [r2, #48]	; 0x30
 800322a:	4b15      	ldr	r3, [pc, #84]	; (8003280 <HAL_I2C_MspInit+0x88>)
 800322c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	613b      	str	r3, [r7, #16]
 8003234:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = LCD_I2C1_SCL_Pin|LCD_I2C1_SDA_Pin;
 8003236:	23c0      	movs	r3, #192	; 0xc0
 8003238:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800323a:	2312      	movs	r3, #18
 800323c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800323e:	2300      	movs	r3, #0
 8003240:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003242:	2303      	movs	r3, #3
 8003244:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003246:	2304      	movs	r3, #4
 8003248:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800324a:	f107 0314 	add.w	r3, r7, #20
 800324e:	4619      	mov	r1, r3
 8003250:	480c      	ldr	r0, [pc, #48]	; (8003284 <HAL_I2C_MspInit+0x8c>)
 8003252:	f002 f861 	bl	8005318 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003256:	2300      	movs	r3, #0
 8003258:	60fb      	str	r3, [r7, #12]
 800325a:	4b09      	ldr	r3, [pc, #36]	; (8003280 <HAL_I2C_MspInit+0x88>)
 800325c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325e:	4a08      	ldr	r2, [pc, #32]	; (8003280 <HAL_I2C_MspInit+0x88>)
 8003260:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003264:	6413      	str	r3, [r2, #64]	; 0x40
 8003266:	4b06      	ldr	r3, [pc, #24]	; (8003280 <HAL_I2C_MspInit+0x88>)
 8003268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800326e:	60fb      	str	r3, [r7, #12]
 8003270:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003272:	bf00      	nop
 8003274:	3728      	adds	r7, #40	; 0x28
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	40005400 	.word	0x40005400
 8003280:	40023800 	.word	0x40023800
 8003284:	40020400 	.word	0x40020400

08003288 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b08a      	sub	sp, #40	; 0x28
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003290:	f107 0314 	add.w	r3, r7, #20
 8003294:	2200      	movs	r2, #0
 8003296:	601a      	str	r2, [r3, #0]
 8003298:	605a      	str	r2, [r3, #4]
 800329a:	609a      	str	r2, [r3, #8]
 800329c:	60da      	str	r2, [r3, #12]
 800329e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a19      	ldr	r2, [pc, #100]	; (800330c <HAL_SPI_MspInit+0x84>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d12b      	bne.n	8003302 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80032aa:	2300      	movs	r3, #0
 80032ac:	613b      	str	r3, [r7, #16]
 80032ae:	4b18      	ldr	r3, [pc, #96]	; (8003310 <HAL_SPI_MspInit+0x88>)
 80032b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b2:	4a17      	ldr	r2, [pc, #92]	; (8003310 <HAL_SPI_MspInit+0x88>)
 80032b4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80032b8:	6453      	str	r3, [r2, #68]	; 0x44
 80032ba:	4b15      	ldr	r3, [pc, #84]	; (8003310 <HAL_SPI_MspInit+0x88>)
 80032bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032c2:	613b      	str	r3, [r7, #16]
 80032c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032c6:	2300      	movs	r3, #0
 80032c8:	60fb      	str	r3, [r7, #12]
 80032ca:	4b11      	ldr	r3, [pc, #68]	; (8003310 <HAL_SPI_MspInit+0x88>)
 80032cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ce:	4a10      	ldr	r2, [pc, #64]	; (8003310 <HAL_SPI_MspInit+0x88>)
 80032d0:	f043 0302 	orr.w	r3, r3, #2
 80032d4:	6313      	str	r3, [r2, #48]	; 0x30
 80032d6:	4b0e      	ldr	r3, [pc, #56]	; (8003310 <HAL_SPI_MspInit+0x88>)
 80032d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032da:	f003 0302 	and.w	r3, r3, #2
 80032de:	60fb      	str	r3, [r7, #12]
 80032e0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80032e2:	2338      	movs	r3, #56	; 0x38
 80032e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032e6:	2302      	movs	r3, #2
 80032e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ea:	2300      	movs	r3, #0
 80032ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ee:	2303      	movs	r3, #3
 80032f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80032f2:	2305      	movs	r3, #5
 80032f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032f6:	f107 0314 	add.w	r3, r7, #20
 80032fa:	4619      	mov	r1, r3
 80032fc:	4805      	ldr	r0, [pc, #20]	; (8003314 <HAL_SPI_MspInit+0x8c>)
 80032fe:	f002 f80b 	bl	8005318 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003302:	bf00      	nop
 8003304:	3728      	adds	r7, #40	; 0x28
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	40013000 	.word	0x40013000
 8003310:	40023800 	.word	0x40023800
 8003314:	40020400 	.word	0x40020400

08003318 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a0e      	ldr	r2, [pc, #56]	; (8003360 <HAL_TIM_Base_MspInit+0x48>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d115      	bne.n	8003356 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800332a:	2300      	movs	r3, #0
 800332c:	60fb      	str	r3, [r7, #12]
 800332e:	4b0d      	ldr	r3, [pc, #52]	; (8003364 <HAL_TIM_Base_MspInit+0x4c>)
 8003330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003332:	4a0c      	ldr	r2, [pc, #48]	; (8003364 <HAL_TIM_Base_MspInit+0x4c>)
 8003334:	f043 0304 	orr.w	r3, r3, #4
 8003338:	6413      	str	r3, [r2, #64]	; 0x40
 800333a:	4b0a      	ldr	r3, [pc, #40]	; (8003364 <HAL_TIM_Base_MspInit+0x4c>)
 800333c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333e:	f003 0304 	and.w	r3, r3, #4
 8003342:	60fb      	str	r3, [r7, #12]
 8003344:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003346:	2200      	movs	r2, #0
 8003348:	2100      	movs	r1, #0
 800334a:	201e      	movs	r0, #30
 800334c:	f001 fbab 	bl	8004aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003350:	201e      	movs	r0, #30
 8003352:	f001 fbc4 	bl	8004ade <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003356:	bf00      	nop
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	40000800 	.word	0x40000800
 8003364:	40023800 	.word	0x40023800

08003368 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b08a      	sub	sp, #40	; 0x28
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003370:	f107 0314 	add.w	r3, r7, #20
 8003374:	2200      	movs	r2, #0
 8003376:	601a      	str	r2, [r3, #0]
 8003378:	605a      	str	r2, [r3, #4]
 800337a:	609a      	str	r2, [r3, #8]
 800337c:	60da      	str	r2, [r3, #12]
 800337e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a34      	ldr	r2, [pc, #208]	; (8003458 <HAL_UART_MspInit+0xf0>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d162      	bne.n	8003450 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800338a:	2300      	movs	r3, #0
 800338c:	613b      	str	r3, [r7, #16]
 800338e:	4b33      	ldr	r3, [pc, #204]	; (800345c <HAL_UART_MspInit+0xf4>)
 8003390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003392:	4a32      	ldr	r2, [pc, #200]	; (800345c <HAL_UART_MspInit+0xf4>)
 8003394:	f043 0310 	orr.w	r3, r3, #16
 8003398:	6453      	str	r3, [r2, #68]	; 0x44
 800339a:	4b30      	ldr	r3, [pc, #192]	; (800345c <HAL_UART_MspInit+0xf4>)
 800339c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800339e:	f003 0310 	and.w	r3, r3, #16
 80033a2:	613b      	str	r3, [r7, #16]
 80033a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033a6:	2300      	movs	r3, #0
 80033a8:	60fb      	str	r3, [r7, #12]
 80033aa:	4b2c      	ldr	r3, [pc, #176]	; (800345c <HAL_UART_MspInit+0xf4>)
 80033ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ae:	4a2b      	ldr	r2, [pc, #172]	; (800345c <HAL_UART_MspInit+0xf4>)
 80033b0:	f043 0301 	orr.w	r3, r3, #1
 80033b4:	6313      	str	r3, [r2, #48]	; 0x30
 80033b6:	4b29      	ldr	r3, [pc, #164]	; (800345c <HAL_UART_MspInit+0xf4>)
 80033b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	60fb      	str	r3, [r7, #12]
 80033c0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80033c2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80033c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033c8:	2302      	movs	r3, #2
 80033ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033cc:	2300      	movs	r3, #0
 80033ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033d0:	2303      	movs	r3, #3
 80033d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80033d4:	2307      	movs	r3, #7
 80033d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033d8:	f107 0314 	add.w	r3, r7, #20
 80033dc:	4619      	mov	r1, r3
 80033de:	4820      	ldr	r0, [pc, #128]	; (8003460 <HAL_UART_MspInit+0xf8>)
 80033e0:	f001 ff9a 	bl	8005318 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80033e4:	4b1f      	ldr	r3, [pc, #124]	; (8003464 <HAL_UART_MspInit+0xfc>)
 80033e6:	4a20      	ldr	r2, [pc, #128]	; (8003468 <HAL_UART_MspInit+0x100>)
 80033e8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80033ea:	4b1e      	ldr	r3, [pc, #120]	; (8003464 <HAL_UART_MspInit+0xfc>)
 80033ec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80033f0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033f2:	4b1c      	ldr	r3, [pc, #112]	; (8003464 <HAL_UART_MspInit+0xfc>)
 80033f4:	2200      	movs	r2, #0
 80033f6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033f8:	4b1a      	ldr	r3, [pc, #104]	; (8003464 <HAL_UART_MspInit+0xfc>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80033fe:	4b19      	ldr	r3, [pc, #100]	; (8003464 <HAL_UART_MspInit+0xfc>)
 8003400:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003404:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003406:	4b17      	ldr	r3, [pc, #92]	; (8003464 <HAL_UART_MspInit+0xfc>)
 8003408:	2200      	movs	r2, #0
 800340a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800340c:	4b15      	ldr	r3, [pc, #84]	; (8003464 <HAL_UART_MspInit+0xfc>)
 800340e:	2200      	movs	r2, #0
 8003410:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003412:	4b14      	ldr	r3, [pc, #80]	; (8003464 <HAL_UART_MspInit+0xfc>)
 8003414:	2200      	movs	r2, #0
 8003416:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003418:	4b12      	ldr	r3, [pc, #72]	; (8003464 <HAL_UART_MspInit+0xfc>)
 800341a:	2200      	movs	r2, #0
 800341c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800341e:	4b11      	ldr	r3, [pc, #68]	; (8003464 <HAL_UART_MspInit+0xfc>)
 8003420:	2200      	movs	r2, #0
 8003422:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003424:	480f      	ldr	r0, [pc, #60]	; (8003464 <HAL_UART_MspInit+0xfc>)
 8003426:	f001 fb75 	bl	8004b14 <HAL_DMA_Init>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d001      	beq.n	8003434 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8003430:	f7ff fe3c 	bl	80030ac <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a0b      	ldr	r2, [pc, #44]	; (8003464 <HAL_UART_MspInit+0xfc>)
 8003438:	639a      	str	r2, [r3, #56]	; 0x38
 800343a:	4a0a      	ldr	r2, [pc, #40]	; (8003464 <HAL_UART_MspInit+0xfc>)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003440:	2200      	movs	r2, #0
 8003442:	2100      	movs	r1, #0
 8003444:	2025      	movs	r0, #37	; 0x25
 8003446:	f001 fb2e 	bl	8004aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800344a:	2025      	movs	r0, #37	; 0x25
 800344c:	f001 fb47 	bl	8004ade <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003450:	bf00      	nop
 8003452:	3728      	adds	r7, #40	; 0x28
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	40011000 	.word	0x40011000
 800345c:	40023800 	.word	0x40023800
 8003460:	40020000 	.word	0x40020000
 8003464:	20000434 	.word	0x20000434
 8003468:	40026440 	.word	0x40026440

0800346c <SDTimer_Handler>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1,Timer2 = 0;
void SDTimer_Handler(void)
{
 800346c:	b480      	push	{r7}
 800346e:	af00      	add	r7, sp, #0
	if(Timer1>0)
 8003470:	4b0e      	ldr	r3, [pc, #56]	; (80034ac <SDTimer_Handler+0x40>)
 8003472:	781b      	ldrb	r3, [r3, #0]
 8003474:	b2db      	uxtb	r3, r3
 8003476:	2b00      	cmp	r3, #0
 8003478:	d006      	beq.n	8003488 <SDTimer_Handler+0x1c>
	{
		Timer1--;
 800347a:	4b0c      	ldr	r3, [pc, #48]	; (80034ac <SDTimer_Handler+0x40>)
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	b2db      	uxtb	r3, r3
 8003480:	3b01      	subs	r3, #1
 8003482:	b2da      	uxtb	r2, r3
 8003484:	4b09      	ldr	r3, [pc, #36]	; (80034ac <SDTimer_Handler+0x40>)
 8003486:	701a      	strb	r2, [r3, #0]
	}

	if(Timer2>0)
 8003488:	4b09      	ldr	r3, [pc, #36]	; (80034b0 <SDTimer_Handler+0x44>)
 800348a:	781b      	ldrb	r3, [r3, #0]
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d006      	beq.n	80034a0 <SDTimer_Handler+0x34>
	{
		Timer2--;
 8003492:	4b07      	ldr	r3, [pc, #28]	; (80034b0 <SDTimer_Handler+0x44>)
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	b2db      	uxtb	r3, r3
 8003498:	3b01      	subs	r3, #1
 800349a:	b2da      	uxtb	r2, r3
 800349c:	4b04      	ldr	r3, [pc, #16]	; (80034b0 <SDTimer_Handler+0x44>)
 800349e:	701a      	strb	r2, [r3, #0]
	}
}
 80034a0:	bf00      	nop
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	200008f5 	.word	0x200008f5
 80034b0:	200008f6 	.word	0x200008f6

080034b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034b4:	b480      	push	{r7}
 80034b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80034b8:	e7fe      	b.n	80034b8 <NMI_Handler+0x4>

080034ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034ba:	b480      	push	{r7}
 80034bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034be:	e7fe      	b.n	80034be <HardFault_Handler+0x4>

080034c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034c0:	b480      	push	{r7}
 80034c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034c4:	e7fe      	b.n	80034c4 <MemManage_Handler+0x4>

080034c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034c6:	b480      	push	{r7}
 80034c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034ca:	e7fe      	b.n	80034ca <BusFault_Handler+0x4>

080034cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034cc:	b480      	push	{r7}
 80034ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034d0:	e7fe      	b.n	80034d0 <UsageFault_Handler+0x4>

080034d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034d2:	b480      	push	{r7}
 80034d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034d6:	bf00      	nop
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034e0:	b480      	push	{r7}
 80034e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034e4:	bf00      	nop
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr

080034ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034ee:	b480      	push	{r7}
 80034f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034f2:	bf00      	nop
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr

080034fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 8003500:	4b0a      	ldr	r3, [pc, #40]	; (800352c <SysTick_Handler+0x30>)
 8003502:	781b      	ldrb	r3, [r3, #0]
 8003504:	b2db      	uxtb	r3, r3
 8003506:	3301      	adds	r3, #1
 8003508:	b2da      	uxtb	r2, r3
 800350a:	4b08      	ldr	r3, [pc, #32]	; (800352c <SysTick_Handler+0x30>)
 800350c:	701a      	strb	r2, [r3, #0]
	if(FatFsCnt >=10)
 800350e:	4b07      	ldr	r3, [pc, #28]	; (800352c <SysTick_Handler+0x30>)
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	b2db      	uxtb	r3, r3
 8003514:	2b09      	cmp	r3, #9
 8003516:	d904      	bls.n	8003522 <SysTick_Handler+0x26>
	{
		FatFsCnt=0;
 8003518:	4b04      	ldr	r3, [pc, #16]	; (800352c <SysTick_Handler+0x30>)
 800351a:	2200      	movs	r2, #0
 800351c:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 800351e:	f7ff ffa5 	bl	800346c <SDTimer_Handler>

	}
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003522:	f000 fd8f 	bl	8004044 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003526:	bf00      	nop
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	200008f4 	.word	0x200008f4

08003530 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003534:	4802      	ldr	r0, [pc, #8]	; (8003540 <TIM4_IRQHandler+0x10>)
 8003536:	f004 f872 	bl	800761e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800353a:	bf00      	nop
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	200003a8 	.word	0x200003a8

08003544 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003548:	4802      	ldr	r0, [pc, #8]	; (8003554 <USART1_IRQHandler+0x10>)
 800354a:	f004 fd6d 	bl	8008028 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800354e:	bf00      	nop
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	200003f0 	.word	0x200003f0

08003558 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800355c:	4802      	ldr	r0, [pc, #8]	; (8003568 <DMA2_Stream0_IRQHandler+0x10>)
 800355e:	f001 fc71 	bl	8004e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003562:	bf00      	nop
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	20000290 	.word	0x20000290

0800356c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003570:	4802      	ldr	r0, [pc, #8]	; (800357c <DMA2_Stream2_IRQHandler+0x10>)
 8003572:	f001 fc67 	bl	8004e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003576:	bf00      	nop
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	20000434 	.word	0x20000434

08003580 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003580:	b480      	push	{r7}
 8003582:	af00      	add	r7, sp, #0
  return 1;
 8003584:	2301      	movs	r3, #1
}
 8003586:	4618      	mov	r0, r3
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <_kill>:

int _kill(int pid, int sig)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b082      	sub	sp, #8
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800359a:	f005 fefd 	bl	8009398 <__errno>
 800359e:	4603      	mov	r3, r0
 80035a0:	2216      	movs	r2, #22
 80035a2:	601a      	str	r2, [r3, #0]
  return -1;
 80035a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3708      	adds	r7, #8
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <_exit>:

void _exit (int status)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80035b8:	f04f 31ff 	mov.w	r1, #4294967295
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f7ff ffe7 	bl	8003590 <_kill>
  while (1) {}    /* Make sure we hang here */
 80035c2:	e7fe      	b.n	80035c2 <_exit+0x12>

080035c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b086      	sub	sp, #24
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035d0:	2300      	movs	r3, #0
 80035d2:	617b      	str	r3, [r7, #20]
 80035d4:	e00a      	b.n	80035ec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80035d6:	f3af 8000 	nop.w
 80035da:	4601      	mov	r1, r0
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	1c5a      	adds	r2, r3, #1
 80035e0:	60ba      	str	r2, [r7, #8]
 80035e2:	b2ca      	uxtb	r2, r1
 80035e4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	3301      	adds	r3, #1
 80035ea:	617b      	str	r3, [r7, #20]
 80035ec:	697a      	ldr	r2, [r7, #20]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	dbf0      	blt.n	80035d6 <_read+0x12>
  }

  return len;
 80035f4:	687b      	ldr	r3, [r7, #4]
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3718      	adds	r7, #24
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}

080035fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80035fe:	b580      	push	{r7, lr}
 8003600:	b086      	sub	sp, #24
 8003602:	af00      	add	r7, sp, #0
 8003604:	60f8      	str	r0, [r7, #12]
 8003606:	60b9      	str	r1, [r7, #8]
 8003608:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800360a:	2300      	movs	r3, #0
 800360c:	617b      	str	r3, [r7, #20]
 800360e:	e009      	b.n	8003624 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	1c5a      	adds	r2, r3, #1
 8003614:	60ba      	str	r2, [r7, #8]
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	4618      	mov	r0, r3
 800361a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	3301      	adds	r3, #1
 8003622:	617b      	str	r3, [r7, #20]
 8003624:	697a      	ldr	r2, [r7, #20]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	429a      	cmp	r2, r3
 800362a:	dbf1      	blt.n	8003610 <_write+0x12>
  }
  return len;
 800362c:	687b      	ldr	r3, [r7, #4]
}
 800362e:	4618      	mov	r0, r3
 8003630:	3718      	adds	r7, #24
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <_close>:

int _close(int file)
{
 8003636:	b480      	push	{r7}
 8003638:	b083      	sub	sp, #12
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800363e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003642:	4618      	mov	r0, r3
 8003644:	370c      	adds	r7, #12
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr

0800364e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800364e:	b480      	push	{r7}
 8003650:	b083      	sub	sp, #12
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
 8003656:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800365e:	605a      	str	r2, [r3, #4]
  return 0;
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr

0800366e <_isatty>:

int _isatty(int file)
{
 800366e:	b480      	push	{r7}
 8003670:	b083      	sub	sp, #12
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003676:	2301      	movs	r3, #1
}
 8003678:	4618      	mov	r0, r3
 800367a:	370c      	adds	r7, #12
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3714      	adds	r7, #20
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
	...

080036a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b086      	sub	sp, #24
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80036a8:	4a14      	ldr	r2, [pc, #80]	; (80036fc <_sbrk+0x5c>)
 80036aa:	4b15      	ldr	r3, [pc, #84]	; (8003700 <_sbrk+0x60>)
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80036b4:	4b13      	ldr	r3, [pc, #76]	; (8003704 <_sbrk+0x64>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d102      	bne.n	80036c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036bc:	4b11      	ldr	r3, [pc, #68]	; (8003704 <_sbrk+0x64>)
 80036be:	4a12      	ldr	r2, [pc, #72]	; (8003708 <_sbrk+0x68>)
 80036c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036c2:	4b10      	ldr	r3, [pc, #64]	; (8003704 <_sbrk+0x64>)
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4413      	add	r3, r2
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d207      	bcs.n	80036e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036d0:	f005 fe62 	bl	8009398 <__errno>
 80036d4:	4603      	mov	r3, r0
 80036d6:	220c      	movs	r2, #12
 80036d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036da:	f04f 33ff 	mov.w	r3, #4294967295
 80036de:	e009      	b.n	80036f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036e0:	4b08      	ldr	r3, [pc, #32]	; (8003704 <_sbrk+0x64>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036e6:	4b07      	ldr	r3, [pc, #28]	; (8003704 <_sbrk+0x64>)
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4413      	add	r3, r2
 80036ee:	4a05      	ldr	r2, [pc, #20]	; (8003704 <_sbrk+0x64>)
 80036f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036f2:	68fb      	ldr	r3, [r7, #12]
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3718      	adds	r7, #24
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	20020000 	.word	0x20020000
 8003700:	00000400 	.word	0x00000400
 8003704:	200008f8 	.word	0x200008f8
 8003708:	20000950 	.word	0x20000950

0800370c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003710:	4b06      	ldr	r3, [pc, #24]	; (800372c <SystemInit+0x20>)
 8003712:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003716:	4a05      	ldr	r2, [pc, #20]	; (800372c <SystemInit+0x20>)
 8003718:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800371c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003720:	bf00      	nop
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	e000ed00 	.word	0xe000ed00

08003730 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b086      	sub	sp, #24
 8003734:	af02      	add	r7, sp, #8
 8003736:	4603      	mov	r3, r0
 8003738:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 800373a:	f107 020f 	add.w	r2, r7, #15
 800373e:	1df9      	adds	r1, r7, #7
 8003740:	2364      	movs	r3, #100	; 0x64
 8003742:	9300      	str	r3, [sp, #0]
 8003744:	2301      	movs	r3, #1
 8003746:	4804      	ldr	r0, [pc, #16]	; (8003758 <W25qxx_Spi+0x28>)
 8003748:	f003 fb9a 	bl	8006e80 <HAL_SPI_TransmitReceive>
	return ret;
 800374c:	7bfb      	ldrb	r3, [r7, #15]
}
 800374e:	4618      	mov	r0, r3
 8003750:	3710      	adds	r7, #16
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	20000350 	.word	0x20000350

0800375c <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 8003762:	2300      	movs	r3, #0
 8003764:	60fb      	str	r3, [r7, #12]
 8003766:	2300      	movs	r3, #0
 8003768:	60bb      	str	r3, [r7, #8]
 800376a:	2300      	movs	r3, #0
 800376c:	607b      	str	r3, [r7, #4]
 800376e:	2300      	movs	r3, #0
 8003770:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003772:	2200      	movs	r2, #0
 8003774:	2101      	movs	r1, #1
 8003776:	4813      	ldr	r0, [pc, #76]	; (80037c4 <W25qxx_ReadID+0x68>)
 8003778:	f001 ff82 	bl	8005680 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 800377c:	209f      	movs	r0, #159	; 0x9f
 800377e:	f7ff ffd7 	bl	8003730 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003782:	20a5      	movs	r0, #165	; 0xa5
 8003784:	f7ff ffd4 	bl	8003730 <W25qxx_Spi>
 8003788:	4603      	mov	r3, r0
 800378a:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800378c:	20a5      	movs	r0, #165	; 0xa5
 800378e:	f7ff ffcf 	bl	8003730 <W25qxx_Spi>
 8003792:	4603      	mov	r3, r0
 8003794:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003796:	20a5      	movs	r0, #165	; 0xa5
 8003798:	f7ff ffca 	bl	8003730 <W25qxx_Spi>
 800379c:	4603      	mov	r3, r0
 800379e:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80037a0:	2201      	movs	r2, #1
 80037a2:	2101      	movs	r1, #1
 80037a4:	4807      	ldr	r0, [pc, #28]	; (80037c4 <W25qxx_ReadID+0x68>)
 80037a6:	f001 ff6b 	bl	8005680 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	041a      	lsls	r2, r3, #16
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	021b      	lsls	r3, r3, #8
 80037b2:	4313      	orrs	r3, r2
 80037b4:	683a      	ldr	r2, [r7, #0]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	60fb      	str	r3, [r7, #12]
	return Temp;
 80037ba:	68fb      	ldr	r3, [r7, #12]
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3710      	adds	r7, #16
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	40020400 	.word	0x40020400

080037c8 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 80037c8:	b590      	push	{r4, r7, lr}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80037ce:	2200      	movs	r2, #0
 80037d0:	2101      	movs	r1, #1
 80037d2:	4816      	ldr	r0, [pc, #88]	; (800382c <W25qxx_ReadUniqID+0x64>)
 80037d4:	f001 ff54 	bl	8005680 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 80037d8:	204b      	movs	r0, #75	; 0x4b
 80037da:	f7ff ffa9 	bl	8003730 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80037de:	2300      	movs	r3, #0
 80037e0:	71fb      	strb	r3, [r7, #7]
 80037e2:	e005      	b.n	80037f0 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80037e4:	20a5      	movs	r0, #165	; 0xa5
 80037e6:	f7ff ffa3 	bl	8003730 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80037ea:	79fb      	ldrb	r3, [r7, #7]
 80037ec:	3301      	adds	r3, #1
 80037ee:	71fb      	strb	r3, [r7, #7]
 80037f0:	79fb      	ldrb	r3, [r7, #7]
 80037f2:	2b03      	cmp	r3, #3
 80037f4:	d9f6      	bls.n	80037e4 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 80037f6:	2300      	movs	r3, #0
 80037f8:	71bb      	strb	r3, [r7, #6]
 80037fa:	e00b      	b.n	8003814 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80037fc:	79bc      	ldrb	r4, [r7, #6]
 80037fe:	20a5      	movs	r0, #165	; 0xa5
 8003800:	f7ff ff96 	bl	8003730 <W25qxx_Spi>
 8003804:	4603      	mov	r3, r0
 8003806:	461a      	mov	r2, r3
 8003808:	4b09      	ldr	r3, [pc, #36]	; (8003830 <W25qxx_ReadUniqID+0x68>)
 800380a:	4423      	add	r3, r4
 800380c:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 800380e:	79bb      	ldrb	r3, [r7, #6]
 8003810:	3301      	adds	r3, #1
 8003812:	71bb      	strb	r3, [r7, #6]
 8003814:	79bb      	ldrb	r3, [r7, #6]
 8003816:	2b07      	cmp	r3, #7
 8003818:	d9f0      	bls.n	80037fc <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800381a:	2201      	movs	r2, #1
 800381c:	2101      	movs	r1, #1
 800381e:	4803      	ldr	r0, [pc, #12]	; (800382c <W25qxx_ReadUniqID+0x64>)
 8003820:	f001 ff2e 	bl	8005680 <HAL_GPIO_WritePin>
}
 8003824:	bf00      	nop
 8003826:	370c      	adds	r7, #12
 8003828:	46bd      	mov	sp, r7
 800382a:	bd90      	pop	{r4, r7, pc}
 800382c:	40020400 	.word	0x40020400
 8003830:	200008fc 	.word	0x200008fc

08003834 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003838:	2200      	movs	r2, #0
 800383a:	2101      	movs	r1, #1
 800383c:	4807      	ldr	r0, [pc, #28]	; (800385c <W25qxx_WriteEnable+0x28>)
 800383e:	f001 ff1f 	bl	8005680 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 8003842:	2006      	movs	r0, #6
 8003844:	f7ff ff74 	bl	8003730 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003848:	2201      	movs	r2, #1
 800384a:	2101      	movs	r1, #1
 800384c:	4803      	ldr	r0, [pc, #12]	; (800385c <W25qxx_WriteEnable+0x28>)
 800384e:	f001 ff17 	bl	8005680 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 8003852:	2001      	movs	r0, #1
 8003854:	f000 fc16 	bl	8004084 <HAL_Delay>
}
 8003858:	bf00      	nop
 800385a:	bd80      	pop	{r7, pc}
 800385c:	40020400 	.word	0x40020400

08003860 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	4603      	mov	r3, r0
 8003868:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 800386a:	2300      	movs	r3, #0
 800386c:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800386e:	2200      	movs	r2, #0
 8003870:	2101      	movs	r1, #1
 8003872:	481c      	ldr	r0, [pc, #112]	; (80038e4 <W25qxx_ReadStatusRegister+0x84>)
 8003874:	f001 ff04 	bl	8005680 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8003878:	79fb      	ldrb	r3, [r7, #7]
 800387a:	2b01      	cmp	r3, #1
 800387c:	d10c      	bne.n	8003898 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 800387e:	2005      	movs	r0, #5
 8003880:	f7ff ff56 	bl	8003730 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003884:	20a5      	movs	r0, #165	; 0xa5
 8003886:	f7ff ff53 	bl	8003730 <W25qxx_Spi>
 800388a:	4603      	mov	r3, r0
 800388c:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 800388e:	4a16      	ldr	r2, [pc, #88]	; (80038e8 <W25qxx_ReadStatusRegister+0x88>)
 8003890:	7bfb      	ldrb	r3, [r7, #15]
 8003892:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 8003896:	e01b      	b.n	80038d0 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 8003898:	79fb      	ldrb	r3, [r7, #7]
 800389a:	2b02      	cmp	r3, #2
 800389c:	d10c      	bne.n	80038b8 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 800389e:	2035      	movs	r0, #53	; 0x35
 80038a0:	f7ff ff46 	bl	8003730 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80038a4:	20a5      	movs	r0, #165	; 0xa5
 80038a6:	f7ff ff43 	bl	8003730 <W25qxx_Spi>
 80038aa:	4603      	mov	r3, r0
 80038ac:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 80038ae:	4a0e      	ldr	r2, [pc, #56]	; (80038e8 <W25qxx_ReadStatusRegister+0x88>)
 80038b0:	7bfb      	ldrb	r3, [r7, #15]
 80038b2:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 80038b6:	e00b      	b.n	80038d0 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 80038b8:	2015      	movs	r0, #21
 80038ba:	f7ff ff39 	bl	8003730 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80038be:	20a5      	movs	r0, #165	; 0xa5
 80038c0:	f7ff ff36 	bl	8003730 <W25qxx_Spi>
 80038c4:	4603      	mov	r3, r0
 80038c6:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 80038c8:	4a07      	ldr	r2, [pc, #28]	; (80038e8 <W25qxx_ReadStatusRegister+0x88>)
 80038ca:	7bfb      	ldrb	r3, [r7, #15]
 80038cc:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80038d0:	2201      	movs	r2, #1
 80038d2:	2101      	movs	r1, #1
 80038d4:	4803      	ldr	r0, [pc, #12]	; (80038e4 <W25qxx_ReadStatusRegister+0x84>)
 80038d6:	f001 fed3 	bl	8005680 <HAL_GPIO_WritePin>
	return status;
 80038da:	7bfb      	ldrb	r3, [r7, #15]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3710      	adds	r7, #16
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	40020400 	.word	0x40020400
 80038e8:	200008fc 	.word	0x200008fc

080038ec <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 80038f0:	2001      	movs	r0, #1
 80038f2:	f000 fbc7 	bl	8004084 <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80038f6:	2200      	movs	r2, #0
 80038f8:	2101      	movs	r1, #1
 80038fa:	480f      	ldr	r0, [pc, #60]	; (8003938 <W25qxx_WaitForWriteEnd+0x4c>)
 80038fc:	f001 fec0 	bl	8005680 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 8003900:	2005      	movs	r0, #5
 8003902:	f7ff ff15 	bl	8003730 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003906:	20a5      	movs	r0, #165	; 0xa5
 8003908:	f7ff ff12 	bl	8003730 <W25qxx_Spi>
 800390c:	4603      	mov	r3, r0
 800390e:	461a      	mov	r2, r3
 8003910:	4b0a      	ldr	r3, [pc, #40]	; (800393c <W25qxx_WaitForWriteEnd+0x50>)
 8003912:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8003916:	2001      	movs	r0, #1
 8003918:	f000 fbb4 	bl	8004084 <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 800391c:	4b07      	ldr	r3, [pc, #28]	; (800393c <W25qxx_WaitForWriteEnd+0x50>)
 800391e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003922:	f003 0301 	and.w	r3, r3, #1
 8003926:	2b00      	cmp	r3, #0
 8003928:	d1ed      	bne.n	8003906 <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800392a:	2201      	movs	r2, #1
 800392c:	2101      	movs	r1, #1
 800392e:	4802      	ldr	r0, [pc, #8]	; (8003938 <W25qxx_WaitForWriteEnd+0x4c>)
 8003930:	f001 fea6 	bl	8005680 <HAL_GPIO_WritePin>
}
 8003934:	bf00      	nop
 8003936:	bd80      	pop	{r7, pc}
 8003938:	40020400 	.word	0x40020400
 800393c:	200008fc 	.word	0x200008fc

08003940 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8003946:	4b65      	ldr	r3, [pc, #404]	; (8003adc <W25qxx_Init+0x19c>)
 8003948:	2201      	movs	r2, #1
 800394a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 800394e:	e002      	b.n	8003956 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 8003950:	2001      	movs	r0, #1
 8003952:	f000 fb97 	bl	8004084 <HAL_Delay>
	while (HAL_GetTick() < 100)
 8003956:	f000 fb89 	bl	800406c <HAL_GetTick>
 800395a:	4603      	mov	r3, r0
 800395c:	2b63      	cmp	r3, #99	; 0x63
 800395e:	d9f7      	bls.n	8003950 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003960:	2201      	movs	r2, #1
 8003962:	2101      	movs	r1, #1
 8003964:	485e      	ldr	r0, [pc, #376]	; (8003ae0 <W25qxx_Init+0x1a0>)
 8003966:	f001 fe8b 	bl	8005680 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 800396a:	2064      	movs	r0, #100	; 0x64
 800396c:	f000 fb8a 	bl	8004084 <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 8003970:	f7ff fef4 	bl	800375c <W25qxx_ReadID>
 8003974:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	b2db      	uxtb	r3, r3
 800397a:	3b11      	subs	r3, #17
 800397c:	2b0f      	cmp	r3, #15
 800397e:	d86c      	bhi.n	8003a5a <W25qxx_Init+0x11a>
 8003980:	a201      	add	r2, pc, #4	; (adr r2, 8003988 <W25qxx_Init+0x48>)
 8003982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003986:	bf00      	nop
 8003988:	08003a4d 	.word	0x08003a4d
 800398c:	08003a3f 	.word	0x08003a3f
 8003990:	08003a31 	.word	0x08003a31
 8003994:	08003a23 	.word	0x08003a23
 8003998:	08003a15 	.word	0x08003a15
 800399c:	08003a07 	.word	0x08003a07
 80039a0:	080039f9 	.word	0x080039f9
 80039a4:	080039e9 	.word	0x080039e9
 80039a8:	080039d9 	.word	0x080039d9
 80039ac:	08003a5b 	.word	0x08003a5b
 80039b0:	08003a5b 	.word	0x08003a5b
 80039b4:	08003a5b 	.word	0x08003a5b
 80039b8:	08003a5b 	.word	0x08003a5b
 80039bc:	08003a5b 	.word	0x08003a5b
 80039c0:	08003a5b 	.word	0x08003a5b
 80039c4:	080039c9 	.word	0x080039c9
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 80039c8:	4b44      	ldr	r3, [pc, #272]	; (8003adc <W25qxx_Init+0x19c>)
 80039ca:	220a      	movs	r2, #10
 80039cc:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 80039ce:	4b43      	ldr	r3, [pc, #268]	; (8003adc <W25qxx_Init+0x19c>)
 80039d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039d4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 80039d6:	e046      	b.n	8003a66 <W25qxx_Init+0x126>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 80039d8:	4b40      	ldr	r3, [pc, #256]	; (8003adc <W25qxx_Init+0x19c>)
 80039da:	2209      	movs	r2, #9
 80039dc:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 80039de:	4b3f      	ldr	r3, [pc, #252]	; (8003adc <W25qxx_Init+0x19c>)
 80039e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039e4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 80039e6:	e03e      	b.n	8003a66 <W25qxx_Init+0x126>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 80039e8:	4b3c      	ldr	r3, [pc, #240]	; (8003adc <W25qxx_Init+0x19c>)
 80039ea:	2208      	movs	r2, #8
 80039ec:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 80039ee:	4b3b      	ldr	r3, [pc, #236]	; (8003adc <W25qxx_Init+0x19c>)
 80039f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80039f4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 80039f6:	e036      	b.n	8003a66 <W25qxx_Init+0x126>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 80039f8:	4b38      	ldr	r3, [pc, #224]	; (8003adc <W25qxx_Init+0x19c>)
 80039fa:	2207      	movs	r2, #7
 80039fc:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 80039fe:	4b37      	ldr	r3, [pc, #220]	; (8003adc <W25qxx_Init+0x19c>)
 8003a00:	2280      	movs	r2, #128	; 0x80
 8003a02:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 8003a04:	e02f      	b.n	8003a66 <W25qxx_Init+0x126>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 8003a06:	4b35      	ldr	r3, [pc, #212]	; (8003adc <W25qxx_Init+0x19c>)
 8003a08:	2206      	movs	r2, #6
 8003a0a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8003a0c:	4b33      	ldr	r3, [pc, #204]	; (8003adc <W25qxx_Init+0x19c>)
 8003a0e:	2240      	movs	r2, #64	; 0x40
 8003a10:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 8003a12:	e028      	b.n	8003a66 <W25qxx_Init+0x126>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8003a14:	4b31      	ldr	r3, [pc, #196]	; (8003adc <W25qxx_Init+0x19c>)
 8003a16:	2205      	movs	r2, #5
 8003a18:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8003a1a:	4b30      	ldr	r3, [pc, #192]	; (8003adc <W25qxx_Init+0x19c>)
 8003a1c:	2220      	movs	r2, #32
 8003a1e:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 8003a20:	e021      	b.n	8003a66 <W25qxx_Init+0x126>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 8003a22:	4b2e      	ldr	r3, [pc, #184]	; (8003adc <W25qxx_Init+0x19c>)
 8003a24:	2204      	movs	r2, #4
 8003a26:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8003a28:	4b2c      	ldr	r3, [pc, #176]	; (8003adc <W25qxx_Init+0x19c>)
 8003a2a:	2210      	movs	r2, #16
 8003a2c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 8003a2e:	e01a      	b.n	8003a66 <W25qxx_Init+0x126>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8003a30:	4b2a      	ldr	r3, [pc, #168]	; (8003adc <W25qxx_Init+0x19c>)
 8003a32:	2203      	movs	r2, #3
 8003a34:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 8003a36:	4b29      	ldr	r3, [pc, #164]	; (8003adc <W25qxx_Init+0x19c>)
 8003a38:	2208      	movs	r2, #8
 8003a3a:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 8003a3c:	e013      	b.n	8003a66 <W25qxx_Init+0x126>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 8003a3e:	4b27      	ldr	r3, [pc, #156]	; (8003adc <W25qxx_Init+0x19c>)
 8003a40:	2202      	movs	r2, #2
 8003a42:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8003a44:	4b25      	ldr	r3, [pc, #148]	; (8003adc <W25qxx_Init+0x19c>)
 8003a46:	2204      	movs	r2, #4
 8003a48:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 8003a4a:	e00c      	b.n	8003a66 <W25qxx_Init+0x126>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 8003a4c:	4b23      	ldr	r3, [pc, #140]	; (8003adc <W25qxx_Init+0x19c>)
 8003a4e:	2201      	movs	r2, #1
 8003a50:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 8003a52:	4b22      	ldr	r3, [pc, #136]	; (8003adc <W25qxx_Init+0x19c>)
 8003a54:	2202      	movs	r2, #2
 8003a56:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 8003a58:	e005      	b.n	8003a66 <W25qxx_Init+0x126>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 8003a5a:	4b20      	ldr	r3, [pc, #128]	; (8003adc <W25qxx_Init+0x19c>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 8003a62:	2300      	movs	r3, #0
 8003a64:	e036      	b.n	8003ad4 <W25qxx_Init+0x194>
	}
	w25qxx.PageSize = 256;
 8003a66:	4b1d      	ldr	r3, [pc, #116]	; (8003adc <W25qxx_Init+0x19c>)
 8003a68:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a6c:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 8003a6e:	4b1b      	ldr	r3, [pc, #108]	; (8003adc <W25qxx_Init+0x19c>)
 8003a70:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003a74:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8003a76:	4b19      	ldr	r3, [pc, #100]	; (8003adc <W25qxx_Init+0x19c>)
 8003a78:	69db      	ldr	r3, [r3, #28]
 8003a7a:	011b      	lsls	r3, r3, #4
 8003a7c:	4a17      	ldr	r2, [pc, #92]	; (8003adc <W25qxx_Init+0x19c>)
 8003a7e:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 8003a80:	4b16      	ldr	r3, [pc, #88]	; (8003adc <W25qxx_Init+0x19c>)
 8003a82:	695b      	ldr	r3, [r3, #20]
 8003a84:	4a15      	ldr	r2, [pc, #84]	; (8003adc <W25qxx_Init+0x19c>)
 8003a86:	6912      	ldr	r2, [r2, #16]
 8003a88:	fb02 f303 	mul.w	r3, r2, r3
 8003a8c:	4a13      	ldr	r2, [pc, #76]	; (8003adc <W25qxx_Init+0x19c>)
 8003a8e:	8952      	ldrh	r2, [r2, #10]
 8003a90:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a94:	4a11      	ldr	r2, [pc, #68]	; (8003adc <W25qxx_Init+0x19c>)
 8003a96:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8003a98:	4b10      	ldr	r3, [pc, #64]	; (8003adc <W25qxx_Init+0x19c>)
 8003a9a:	691b      	ldr	r3, [r3, #16]
 8003a9c:	011b      	lsls	r3, r3, #4
 8003a9e:	4a0f      	ldr	r2, [pc, #60]	; (8003adc <W25qxx_Init+0x19c>)
 8003aa0:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 8003aa2:	4b0e      	ldr	r3, [pc, #56]	; (8003adc <W25qxx_Init+0x19c>)
 8003aa4:	695b      	ldr	r3, [r3, #20]
 8003aa6:	4a0d      	ldr	r2, [pc, #52]	; (8003adc <W25qxx_Init+0x19c>)
 8003aa8:	6912      	ldr	r2, [r2, #16]
 8003aaa:	fb02 f303 	mul.w	r3, r2, r3
 8003aae:	0a9b      	lsrs	r3, r3, #10
 8003ab0:	4a0a      	ldr	r2, [pc, #40]	; (8003adc <W25qxx_Init+0x19c>)
 8003ab2:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 8003ab4:	f7ff fe88 	bl	80037c8 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8003ab8:	2001      	movs	r0, #1
 8003aba:	f7ff fed1 	bl	8003860 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8003abe:	2002      	movs	r0, #2
 8003ac0:	f7ff fece 	bl	8003860 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 8003ac4:	2003      	movs	r0, #3
 8003ac6:	f7ff fecb 	bl	8003860 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 8003aca:	4b04      	ldr	r3, [pc, #16]	; (8003adc <W25qxx_Init+0x19c>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8003ad2:	2301      	movs	r3, #1
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3708      	adds	r7, #8
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	200008fc 	.word	0x200008fc
 8003ae0:	40020400 	.word	0x40020400

08003ae4 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8003aec:	e002      	b.n	8003af4 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 8003aee:	2001      	movs	r0, #1
 8003af0:	f000 fac8 	bl	8004084 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8003af4:	4b25      	ldr	r3, [pc, #148]	; (8003b8c <W25qxx_EraseSector+0xa8>)
 8003af6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d0f7      	beq.n	8003aee <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 8003afe:	4b23      	ldr	r3, [pc, #140]	; (8003b8c <W25qxx_EraseSector+0xa8>)
 8003b00:	2201      	movs	r2, #1
 8003b02:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
#endif
	W25qxx_WaitForWriteEnd();
 8003b06:	f7ff fef1 	bl	80038ec <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 8003b0a:	4b20      	ldr	r3, [pc, #128]	; (8003b8c <W25qxx_EraseSector+0xa8>)
 8003b0c:	691a      	ldr	r2, [r3, #16]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	fb02 f303 	mul.w	r3, r2, r3
 8003b14:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8003b16:	f7ff fe8d 	bl	8003834 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	2101      	movs	r1, #1
 8003b1e:	481c      	ldr	r0, [pc, #112]	; (8003b90 <W25qxx_EraseSector+0xac>)
 8003b20:	f001 fdae 	bl	8005680 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8003b24:	4b19      	ldr	r3, [pc, #100]	; (8003b8c <W25qxx_EraseSector+0xa8>)
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	2b08      	cmp	r3, #8
 8003b2a:	d909      	bls.n	8003b40 <W25qxx_EraseSector+0x5c>
	{
		W25qxx_Spi(0x21);
 8003b2c:	2021      	movs	r0, #33	; 0x21
 8003b2e:	f7ff fdff 	bl	8003730 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	0e1b      	lsrs	r3, r3, #24
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7ff fdf9 	bl	8003730 <W25qxx_Spi>
 8003b3e:	e002      	b.n	8003b46 <W25qxx_EraseSector+0x62>
	}
	else
	{
		W25qxx_Spi(0x20);
 8003b40:	2020      	movs	r0, #32
 8003b42:	f7ff fdf5 	bl	8003730 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	0c1b      	lsrs	r3, r3, #16
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7ff fdef 	bl	8003730 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	0a1b      	lsrs	r3, r3, #8
 8003b56:	b2db      	uxtb	r3, r3
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f7ff fde9 	bl	8003730 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	4618      	mov	r0, r3
 8003b64:	f7ff fde4 	bl	8003730 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003b68:	2201      	movs	r2, #1
 8003b6a:	2101      	movs	r1, #1
 8003b6c:	4808      	ldr	r0, [pc, #32]	; (8003b90 <W25qxx_EraseSector+0xac>)
 8003b6e:	f001 fd87 	bl	8005680 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8003b72:	f7ff febb 	bl	80038ec <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	W25qxx_Delay(1);
 8003b76:	2001      	movs	r0, #1
 8003b78:	f000 fa84 	bl	8004084 <HAL_Delay>
	w25qxx.Lock = 0;
 8003b7c:	4b03      	ldr	r3, [pc, #12]	; (8003b8c <W25qxx_EraseSector+0xa8>)
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8003b84:	bf00      	nop
 8003b86:	3708      	adds	r7, #8
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	200008fc 	.word	0x200008fc
 8003b90:	40020400 	.word	0x40020400

08003b94 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8003b9c:	4b07      	ldr	r3, [pc, #28]	; (8003bbc <W25qxx_SectorToPage+0x28>)
 8003b9e:	691b      	ldr	r3, [r3, #16]
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	fb02 f303 	mul.w	r3, r2, r3
 8003ba6:	4a05      	ldr	r2, [pc, #20]	; (8003bbc <W25qxx_SectorToPage+0x28>)
 8003ba8:	8952      	ldrh	r2, [r2, #10]
 8003baa:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	370c      	adds	r7, #12
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr
 8003bba:	bf00      	nop
 8003bbc:	200008fc 	.word	0x200008fc

08003bc0 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	607a      	str	r2, [r7, #4]
 8003bcc:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8003bce:	e002      	b.n	8003bd6 <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8003bd0:	2001      	movs	r0, #1
 8003bd2:	f000 fa57 	bl	8004084 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8003bd6:	4b39      	ldr	r3, [pc, #228]	; (8003cbc <W25qxx_WritePage+0xfc>)
 8003bd8:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d0f7      	beq.n	8003bd0 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 8003be0:	4b36      	ldr	r3, [pc, #216]	; (8003cbc <W25qxx_WritePage+0xfc>)
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 8003be8:	683a      	ldr	r2, [r7, #0]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4413      	add	r3, r2
 8003bee:	4a33      	ldr	r2, [pc, #204]	; (8003cbc <W25qxx_WritePage+0xfc>)
 8003bf0:	8952      	ldrh	r2, [r2, #10]
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d802      	bhi.n	8003bfc <W25qxx_WritePage+0x3c>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d105      	bne.n	8003c08 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8003bfc:	4b2f      	ldr	r3, [pc, #188]	; (8003cbc <W25qxx_WritePage+0xfc>)
 8003bfe:	895b      	ldrh	r3, [r3, #10]
 8003c00:	461a      	mov	r2, r3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	4413      	add	r3, r2
 8003c0e:	4a2b      	ldr	r2, [pc, #172]	; (8003cbc <W25qxx_WritePage+0xfc>)
 8003c10:	8952      	ldrh	r2, [r2, #10]
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d905      	bls.n	8003c22 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8003c16:	4b29      	ldr	r3, [pc, #164]	; (8003cbc <W25qxx_WritePage+0xfc>)
 8003c18:	895b      	ldrh	r3, [r3, #10]
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	W25qxx_WaitForWriteEnd();
 8003c22:	f7ff fe63 	bl	80038ec <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8003c26:	f7ff fe05 	bl	8003834 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	2101      	movs	r1, #1
 8003c2e:	4824      	ldr	r0, [pc, #144]	; (8003cc0 <W25qxx_WritePage+0x100>)
 8003c30:	f001 fd26 	bl	8005680 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8003c34:	4b21      	ldr	r3, [pc, #132]	; (8003cbc <W25qxx_WritePage+0xfc>)
 8003c36:	895b      	ldrh	r3, [r3, #10]
 8003c38:	461a      	mov	r2, r3
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	fb02 f303 	mul.w	r3, r2, r3
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	4413      	add	r3, r2
 8003c44:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 8003c46:	4b1d      	ldr	r3, [pc, #116]	; (8003cbc <W25qxx_WritePage+0xfc>)
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	2b08      	cmp	r3, #8
 8003c4c:	d909      	bls.n	8003c62 <W25qxx_WritePage+0xa2>
	{
		W25qxx_Spi(0x12);
 8003c4e:	2012      	movs	r0, #18
 8003c50:	f7ff fd6e 	bl	8003730 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	0e1b      	lsrs	r3, r3, #24
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7ff fd68 	bl	8003730 <W25qxx_Spi>
 8003c60:	e002      	b.n	8003c68 <W25qxx_WritePage+0xa8>
	}
	else
	{
		W25qxx_Spi(0x02);
 8003c62:	2002      	movs	r0, #2
 8003c64:	f7ff fd64 	bl	8003730 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	0c1b      	lsrs	r3, r3, #16
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f7ff fd5e 	bl	8003730 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	0a1b      	lsrs	r3, r3, #8
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7ff fd58 	bl	8003730 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7ff fd53 	bl	8003730 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	b29a      	uxth	r2, r3
 8003c8e:	2364      	movs	r3, #100	; 0x64
 8003c90:	68f9      	ldr	r1, [r7, #12]
 8003c92:	480c      	ldr	r0, [pc, #48]	; (8003cc4 <W25qxx_WritePage+0x104>)
 8003c94:	f002 fea7 	bl	80069e6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003c98:	2201      	movs	r2, #1
 8003c9a:	2101      	movs	r1, #1
 8003c9c:	4808      	ldr	r0, [pc, #32]	; (8003cc0 <W25qxx_WritePage+0x100>)
 8003c9e:	f001 fcef 	bl	8005680 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8003ca2:	f7ff fe23 	bl	80038ec <W25qxx_WaitForWriteEnd>
	}
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8003ca6:	2001      	movs	r0, #1
 8003ca8:	f000 f9ec 	bl	8004084 <HAL_Delay>
	w25qxx.Lock = 0;
 8003cac:	4b03      	ldr	r3, [pc, #12]	; (8003cbc <W25qxx_WritePage+0xfc>)
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8003cb4:	bf00      	nop
 8003cb6:	3710      	adds	r7, #16
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	200008fc 	.word	0x200008fc
 8003cc0:	40020400 	.word	0x40020400
 8003cc4:	20000350 	.word	0x20000350

08003cc8 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b088      	sub	sp, #32
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	607a      	str	r2, [r7, #4]
 8003cd4:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 8003cd6:	4b2c      	ldr	r3, [pc, #176]	; (8003d88 <W25qxx_WriteSector+0xc0>)
 8003cd8:	691b      	ldr	r3, [r3, #16]
 8003cda:	683a      	ldr	r2, [r7, #0]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d802      	bhi.n	8003ce6 <W25qxx_WriteSector+0x1e>
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d102      	bne.n	8003cec <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8003ce6:	4b28      	ldr	r3, [pc, #160]	; (8003d88 <W25qxx_WriteSector+0xc0>)
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8003cec:	4b26      	ldr	r3, [pc, #152]	; (8003d88 <W25qxx_WriteSector+0xc0>)
 8003cee:	691b      	ldr	r3, [r3, #16]
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d243      	bcs.n	8003d7e <W25qxx_WriteSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	441a      	add	r2, r3
 8003cfc:	4b22      	ldr	r3, [pc, #136]	; (8003d88 <W25qxx_WriteSector+0xc0>)
 8003cfe:	691b      	ldr	r3, [r3, #16]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d905      	bls.n	8003d10 <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8003d04:	4b20      	ldr	r3, [pc, #128]	; (8003d88 <W25qxx_WriteSector+0xc0>)
 8003d06:	691a      	ldr	r2, [r3, #16]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	61bb      	str	r3, [r7, #24]
 8003d0e:	e001      	b.n	8003d14 <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8003d14:	68b8      	ldr	r0, [r7, #8]
 8003d16:	f7ff ff3d 	bl	8003b94 <W25qxx_SectorToPage>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	4b1a      	ldr	r3, [pc, #104]	; (8003d88 <W25qxx_WriteSector+0xc0>)
 8003d1e:	895b      	ldrh	r3, [r3, #10]
 8003d20:	4619      	mov	r1, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d28:	4413      	add	r3, r2
 8003d2a:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8003d2c:	4b16      	ldr	r3, [pc, #88]	; (8003d88 <W25qxx_WriteSector+0xc0>)
 8003d2e:	895b      	ldrh	r3, [r3, #10]
 8003d30:	461a      	mov	r2, r3
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	fbb3 f1f2 	udiv	r1, r3, r2
 8003d38:	fb01 f202 	mul.w	r2, r1, r2
 8003d3c:	1a9b      	subs	r3, r3, r2
 8003d3e:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	697a      	ldr	r2, [r7, #20]
 8003d44:	69f9      	ldr	r1, [r7, #28]
 8003d46:	68f8      	ldr	r0, [r7, #12]
 8003d48:	f7ff ff3a 	bl	8003bc0 <W25qxx_WritePage>
		StartPage++;
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	3301      	adds	r3, #1
 8003d50:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8003d52:	4b0d      	ldr	r3, [pc, #52]	; (8003d88 <W25qxx_WriteSector+0xc0>)
 8003d54:	895b      	ldrh	r3, [r3, #10]
 8003d56:	461a      	mov	r2, r3
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	1a9a      	subs	r2, r3, r2
 8003d5c:	69bb      	ldr	r3, [r7, #24]
 8003d5e:	4413      	add	r3, r2
 8003d60:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8003d62:	4b09      	ldr	r3, [pc, #36]	; (8003d88 <W25qxx_WriteSector+0xc0>)
 8003d64:	895b      	ldrh	r3, [r3, #10]
 8003d66:	461a      	mov	r2, r3
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	4413      	add	r3, r2
 8003d70:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8003d72:	2300      	movs	r3, #0
 8003d74:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	dce1      	bgt.n	8003d40 <W25qxx_WriteSector+0x78>
 8003d7c:	e000      	b.n	8003d80 <W25qxx_WriteSector+0xb8>
		return;
 8003d7e:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8003d80:	3720      	adds	r7, #32
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	200008fc 	.word	0x200008fc

08003d8c <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]
 8003d98:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8003d9a:	e002      	b.n	8003da2 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8003d9c:	2001      	movs	r0, #1
 8003d9e:	f000 f971 	bl	8004084 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8003da2:	4b36      	ldr	r3, [pc, #216]	; (8003e7c <W25qxx_ReadPage+0xf0>)
 8003da4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d0f7      	beq.n	8003d9c <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 8003dac:	4b33      	ldr	r3, [pc, #204]	; (8003e7c <W25qxx_ReadPage+0xf0>)
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8003db4:	4b31      	ldr	r3, [pc, #196]	; (8003e7c <W25qxx_ReadPage+0xf0>)
 8003db6:	895b      	ldrh	r3, [r3, #10]
 8003db8:	461a      	mov	r2, r3
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d802      	bhi.n	8003dc6 <W25qxx_ReadPage+0x3a>
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d102      	bne.n	8003dcc <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8003dc6:	4b2d      	ldr	r3, [pc, #180]	; (8003e7c <W25qxx_ReadPage+0xf0>)
 8003dc8:	895b      	ldrh	r3, [r3, #10]
 8003dca:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	4413      	add	r3, r2
 8003dd2:	4a2a      	ldr	r2, [pc, #168]	; (8003e7c <W25qxx_ReadPage+0xf0>)
 8003dd4:	8952      	ldrh	r2, [r2, #10]
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d905      	bls.n	8003de6 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8003dda:	4b28      	ldr	r3, [pc, #160]	; (8003e7c <W25qxx_ReadPage+0xf0>)
 8003ddc:	895b      	ldrh	r3, [r3, #10]
 8003dde:	461a      	mov	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8003de6:	4b25      	ldr	r3, [pc, #148]	; (8003e7c <W25qxx_ReadPage+0xf0>)
 8003de8:	895b      	ldrh	r3, [r3, #10]
 8003dea:	461a      	mov	r2, r3
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	fb02 f303 	mul.w	r3, r2, r3
 8003df2:	687a      	ldr	r2, [r7, #4]
 8003df4:	4413      	add	r3, r2
 8003df6:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003df8:	2200      	movs	r2, #0
 8003dfa:	2101      	movs	r1, #1
 8003dfc:	4820      	ldr	r0, [pc, #128]	; (8003e80 <W25qxx_ReadPage+0xf4>)
 8003dfe:	f001 fc3f 	bl	8005680 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8003e02:	4b1e      	ldr	r3, [pc, #120]	; (8003e7c <W25qxx_ReadPage+0xf0>)
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	2b08      	cmp	r3, #8
 8003e08:	d909      	bls.n	8003e1e <W25qxx_ReadPage+0x92>
	{
		W25qxx_Spi(0x0C);
 8003e0a:	200c      	movs	r0, #12
 8003e0c:	f7ff fc90 	bl	8003730 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	0e1b      	lsrs	r3, r3, #24
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	4618      	mov	r0, r3
 8003e18:	f7ff fc8a 	bl	8003730 <W25qxx_Spi>
 8003e1c:	e002      	b.n	8003e24 <W25qxx_ReadPage+0x98>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8003e1e:	200b      	movs	r0, #11
 8003e20:	f7ff fc86 	bl	8003730 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	0c1b      	lsrs	r3, r3, #16
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7ff fc80 	bl	8003730 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	0a1b      	lsrs	r3, r3, #8
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	4618      	mov	r0, r3
 8003e38:	f7ff fc7a 	bl	8003730 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	4618      	mov	r0, r3
 8003e42:	f7ff fc75 	bl	8003730 <W25qxx_Spi>
	W25qxx_Spi(0);
 8003e46:	2000      	movs	r0, #0
 8003e48:	f7ff fc72 	bl	8003730 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	b29a      	uxth	r2, r3
 8003e50:	2364      	movs	r3, #100	; 0x64
 8003e52:	68f9      	ldr	r1, [r7, #12]
 8003e54:	480b      	ldr	r0, [pc, #44]	; (8003e84 <W25qxx_ReadPage+0xf8>)
 8003e56:	f002 ff02 	bl	8006c5e <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	2101      	movs	r1, #1
 8003e5e:	4808      	ldr	r0, [pc, #32]	; (8003e80 <W25qxx_ReadPage+0xf4>)
 8003e60:	f001 fc0e 	bl	8005680 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8003e64:	2001      	movs	r0, #1
 8003e66:	f000 f90d 	bl	8004084 <HAL_Delay>
	w25qxx.Lock = 0;
 8003e6a:	4b04      	ldr	r3, [pc, #16]	; (8003e7c <W25qxx_ReadPage+0xf0>)
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8003e72:	bf00      	nop
 8003e74:	3710      	adds	r7, #16
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	200008fc 	.word	0x200008fc
 8003e80:	40020400 	.word	0x40020400
 8003e84:	20000350 	.word	0x20000350

08003e88 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b088      	sub	sp, #32
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	607a      	str	r2, [r7, #4]
 8003e94:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 8003e96:	4b2c      	ldr	r3, [pc, #176]	; (8003f48 <W25qxx_ReadSector+0xc0>)
 8003e98:	691b      	ldr	r3, [r3, #16]
 8003e9a:	683a      	ldr	r2, [r7, #0]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d802      	bhi.n	8003ea6 <W25qxx_ReadSector+0x1e>
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d102      	bne.n	8003eac <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8003ea6:	4b28      	ldr	r3, [pc, #160]	; (8003f48 <W25qxx_ReadSector+0xc0>)
 8003ea8:	691b      	ldr	r3, [r3, #16]
 8003eaa:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8003eac:	4b26      	ldr	r3, [pc, #152]	; (8003f48 <W25qxx_ReadSector+0xc0>)
 8003eae:	691b      	ldr	r3, [r3, #16]
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d243      	bcs.n	8003f3e <W25qxx_ReadSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	441a      	add	r2, r3
 8003ebc:	4b22      	ldr	r3, [pc, #136]	; (8003f48 <W25qxx_ReadSector+0xc0>)
 8003ebe:	691b      	ldr	r3, [r3, #16]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d905      	bls.n	8003ed0 <W25qxx_ReadSector+0x48>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8003ec4:	4b20      	ldr	r3, [pc, #128]	; (8003f48 <W25qxx_ReadSector+0xc0>)
 8003ec6:	691a      	ldr	r2, [r3, #16]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	61bb      	str	r3, [r7, #24]
 8003ece:	e001      	b.n	8003ed4 <W25qxx_ReadSector+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8003ed4:	68b8      	ldr	r0, [r7, #8]
 8003ed6:	f7ff fe5d 	bl	8003b94 <W25qxx_SectorToPage>
 8003eda:	4602      	mov	r2, r0
 8003edc:	4b1a      	ldr	r3, [pc, #104]	; (8003f48 <W25qxx_ReadSector+0xc0>)
 8003ede:	895b      	ldrh	r3, [r3, #10]
 8003ee0:	4619      	mov	r1, r3
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ee8:	4413      	add	r3, r2
 8003eea:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8003eec:	4b16      	ldr	r3, [pc, #88]	; (8003f48 <W25qxx_ReadSector+0xc0>)
 8003eee:	895b      	ldrh	r3, [r3, #10]
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	fbb3 f1f2 	udiv	r1, r3, r2
 8003ef8:	fb01 f202 	mul.w	r2, r1, r2
 8003efc:	1a9b      	subs	r3, r3, r2
 8003efe:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8003f00:	69bb      	ldr	r3, [r7, #24]
 8003f02:	697a      	ldr	r2, [r7, #20]
 8003f04:	69f9      	ldr	r1, [r7, #28]
 8003f06:	68f8      	ldr	r0, [r7, #12]
 8003f08:	f7ff ff40 	bl	8003d8c <W25qxx_ReadPage>
		StartPage++;
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	3301      	adds	r3, #1
 8003f10:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8003f12:	4b0d      	ldr	r3, [pc, #52]	; (8003f48 <W25qxx_ReadSector+0xc0>)
 8003f14:	895b      	ldrh	r3, [r3, #10]
 8003f16:	461a      	mov	r2, r3
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	1a9a      	subs	r2, r3, r2
 8003f1c:	69bb      	ldr	r3, [r7, #24]
 8003f1e:	4413      	add	r3, r2
 8003f20:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8003f22:	4b09      	ldr	r3, [pc, #36]	; (8003f48 <W25qxx_ReadSector+0xc0>)
 8003f24:	895b      	ldrh	r3, [r3, #10]
 8003f26:	461a      	mov	r2, r3
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	1ad3      	subs	r3, r2, r3
 8003f2c:	68fa      	ldr	r2, [r7, #12]
 8003f2e:	4413      	add	r3, r2
 8003f30:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8003f32:	2300      	movs	r3, #0
 8003f34:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	dce1      	bgt.n	8003f00 <W25qxx_ReadSector+0x78>
 8003f3c:	e000      	b.n	8003f40 <W25qxx_ReadSector+0xb8>
		return;
 8003f3e:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8003f40:	3720      	adds	r7, #32
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	200008fc 	.word	0x200008fc

08003f4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003f4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003f84 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003f50:	480d      	ldr	r0, [pc, #52]	; (8003f88 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003f52:	490e      	ldr	r1, [pc, #56]	; (8003f8c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003f54:	4a0e      	ldr	r2, [pc, #56]	; (8003f90 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003f56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f58:	e002      	b.n	8003f60 <LoopCopyDataInit>

08003f5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f5e:	3304      	adds	r3, #4

08003f60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f64:	d3f9      	bcc.n	8003f5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f66:	4a0b      	ldr	r2, [pc, #44]	; (8003f94 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003f68:	4c0b      	ldr	r4, [pc, #44]	; (8003f98 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003f6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f6c:	e001      	b.n	8003f72 <LoopFillZerobss>

08003f6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f70:	3204      	adds	r2, #4

08003f72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f74:	d3fb      	bcc.n	8003f6e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003f76:	f7ff fbc9 	bl	800370c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003f7a:	f005 fa13 	bl	80093a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f7e:	f7fe fdb3 	bl	8002ae8 <main>
  bx  lr    
 8003f82:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003f84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003f88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f8c:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8003f90:	0800e318 	.word	0x0800e318
  ldr r2, =_sbss
 8003f94:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8003f98:	2000094c 	.word	0x2000094c

08003f9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f9c:	e7fe      	b.n	8003f9c <ADC_IRQHandler>
	...

08003fa0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003fa4:	4b0e      	ldr	r3, [pc, #56]	; (8003fe0 <HAL_Init+0x40>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a0d      	ldr	r2, [pc, #52]	; (8003fe0 <HAL_Init+0x40>)
 8003faa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003fae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003fb0:	4b0b      	ldr	r3, [pc, #44]	; (8003fe0 <HAL_Init+0x40>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a0a      	ldr	r2, [pc, #40]	; (8003fe0 <HAL_Init+0x40>)
 8003fb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003fba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003fbc:	4b08      	ldr	r3, [pc, #32]	; (8003fe0 <HAL_Init+0x40>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a07      	ldr	r2, [pc, #28]	; (8003fe0 <HAL_Init+0x40>)
 8003fc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003fc8:	2003      	movs	r0, #3
 8003fca:	f000 fd61 	bl	8004a90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003fce:	200f      	movs	r0, #15
 8003fd0:	f000 f808 	bl	8003fe4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003fd4:	f7ff f870 	bl	80030b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	40023c00 	.word	0x40023c00

08003fe4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003fec:	4b12      	ldr	r3, [pc, #72]	; (8004038 <HAL_InitTick+0x54>)
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	4b12      	ldr	r3, [pc, #72]	; (800403c <HAL_InitTick+0x58>)
 8003ff2:	781b      	ldrb	r3, [r3, #0]
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ffa:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004002:	4618      	mov	r0, r3
 8004004:	f000 fd79 	bl	8004afa <HAL_SYSTICK_Config>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d001      	beq.n	8004012 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e00e      	b.n	8004030 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2b0f      	cmp	r3, #15
 8004016:	d80a      	bhi.n	800402e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004018:	2200      	movs	r2, #0
 800401a:	6879      	ldr	r1, [r7, #4]
 800401c:	f04f 30ff 	mov.w	r0, #4294967295
 8004020:	f000 fd41 	bl	8004aa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004024:	4a06      	ldr	r2, [pc, #24]	; (8004040 <HAL_InitTick+0x5c>)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800402a:	2300      	movs	r3, #0
 800402c:	e000      	b.n	8004030 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
}
 8004030:	4618      	mov	r0, r3
 8004032:	3708      	adds	r7, #8
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	20000010 	.word	0x20000010
 800403c:	20000018 	.word	0x20000018
 8004040:	20000014 	.word	0x20000014

08004044 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004044:	b480      	push	{r7}
 8004046:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004048:	4b06      	ldr	r3, [pc, #24]	; (8004064 <HAL_IncTick+0x20>)
 800404a:	781b      	ldrb	r3, [r3, #0]
 800404c:	461a      	mov	r2, r3
 800404e:	4b06      	ldr	r3, [pc, #24]	; (8004068 <HAL_IncTick+0x24>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4413      	add	r3, r2
 8004054:	4a04      	ldr	r2, [pc, #16]	; (8004068 <HAL_IncTick+0x24>)
 8004056:	6013      	str	r3, [r2, #0]
}
 8004058:	bf00      	nop
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	20000018 	.word	0x20000018
 8004068:	20000924 	.word	0x20000924

0800406c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800406c:	b480      	push	{r7}
 800406e:	af00      	add	r7, sp, #0
  return uwTick;
 8004070:	4b03      	ldr	r3, [pc, #12]	; (8004080 <HAL_GetTick+0x14>)
 8004072:	681b      	ldr	r3, [r3, #0]
}
 8004074:	4618      	mov	r0, r3
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop
 8004080:	20000924 	.word	0x20000924

08004084 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800408c:	f7ff ffee 	bl	800406c <HAL_GetTick>
 8004090:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800409c:	d005      	beq.n	80040aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800409e:	4b0a      	ldr	r3, [pc, #40]	; (80040c8 <HAL_Delay+0x44>)
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	461a      	mov	r2, r3
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	4413      	add	r3, r2
 80040a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80040aa:	bf00      	nop
 80040ac:	f7ff ffde 	bl	800406c <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	68fa      	ldr	r2, [r7, #12]
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d8f7      	bhi.n	80040ac <HAL_Delay+0x28>
  {
  }
}
 80040bc:	bf00      	nop
 80040be:	bf00      	nop
 80040c0:	3710      	adds	r7, #16
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	20000018 	.word	0x20000018

080040cc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040d4:	2300      	movs	r3, #0
 80040d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d101      	bne.n	80040e2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e033      	b.n	800414a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d109      	bne.n	80040fe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f7ff f80c 	bl	8003108 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2200      	movs	r2, #0
 80040f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004102:	f003 0310 	and.w	r3, r3, #16
 8004106:	2b00      	cmp	r3, #0
 8004108:	d118      	bne.n	800413c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800410e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004112:	f023 0302 	bic.w	r3, r3, #2
 8004116:	f043 0202 	orr.w	r2, r3, #2
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 fa68 	bl	80045f4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2200      	movs	r2, #0
 8004128:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412e:	f023 0303 	bic.w	r3, r3, #3
 8004132:	f043 0201 	orr.w	r2, r3, #1
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	641a      	str	r2, [r3, #64]	; 0x40
 800413a:	e001      	b.n	8004140 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2200      	movs	r2, #0
 8004144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004148:	7bfb      	ldrb	r3, [r7, #15]
}
 800414a:	4618      	mov	r0, r3
 800414c:	3710      	adds	r7, #16
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
	...

08004154 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b086      	sub	sp, #24
 8004158:	af00      	add	r7, sp, #0
 800415a:	60f8      	str	r0, [r7, #12]
 800415c:	60b9      	str	r1, [r7, #8]
 800415e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004160:	2300      	movs	r3, #0
 8004162:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800416a:	2b01      	cmp	r3, #1
 800416c:	d101      	bne.n	8004172 <HAL_ADC_Start_DMA+0x1e>
 800416e:	2302      	movs	r3, #2
 8004170:	e0e9      	b.n	8004346 <HAL_ADC_Start_DMA+0x1f2>
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2201      	movs	r2, #1
 8004176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	f003 0301 	and.w	r3, r3, #1
 8004184:	2b01      	cmp	r3, #1
 8004186:	d018      	beq.n	80041ba <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	689a      	ldr	r2, [r3, #8]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f042 0201 	orr.w	r2, r2, #1
 8004196:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004198:	4b6d      	ldr	r3, [pc, #436]	; (8004350 <HAL_ADC_Start_DMA+0x1fc>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a6d      	ldr	r2, [pc, #436]	; (8004354 <HAL_ADC_Start_DMA+0x200>)
 800419e:	fba2 2303 	umull	r2, r3, r2, r3
 80041a2:	0c9a      	lsrs	r2, r3, #18
 80041a4:	4613      	mov	r3, r2
 80041a6:	005b      	lsls	r3, r3, #1
 80041a8:	4413      	add	r3, r2
 80041aa:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80041ac:	e002      	b.n	80041b4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	3b01      	subs	r3, #1
 80041b2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1f9      	bne.n	80041ae <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041c8:	d107      	bne.n	80041da <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	689a      	ldr	r2, [r3, #8]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80041d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	f003 0301 	and.w	r3, r3, #1
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	f040 80a1 	bne.w	800432c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ee:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80041f2:	f023 0301 	bic.w	r3, r3, #1
 80041f6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004208:	2b00      	cmp	r3, #0
 800420a:	d007      	beq.n	800421c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004210:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004214:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004220:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004224:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004228:	d106      	bne.n	8004238 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800422e:	f023 0206 	bic.w	r2, r3, #6
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	645a      	str	r2, [r3, #68]	; 0x44
 8004236:	e002      	b.n	800423e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2200      	movs	r2, #0
 800423c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004246:	4b44      	ldr	r3, [pc, #272]	; (8004358 <HAL_ADC_Start_DMA+0x204>)
 8004248:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800424e:	4a43      	ldr	r2, [pc, #268]	; (800435c <HAL_ADC_Start_DMA+0x208>)
 8004250:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004256:	4a42      	ldr	r2, [pc, #264]	; (8004360 <HAL_ADC_Start_DMA+0x20c>)
 8004258:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800425e:	4a41      	ldr	r2, [pc, #260]	; (8004364 <HAL_ADC_Start_DMA+0x210>)
 8004260:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800426a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	685a      	ldr	r2, [r3, #4]
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800427a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	689a      	ldr	r2, [r3, #8]
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800428a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	334c      	adds	r3, #76	; 0x4c
 8004296:	4619      	mov	r1, r3
 8004298:	68ba      	ldr	r2, [r7, #8]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f000 fce8 	bl	8004c70 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f003 031f 	and.w	r3, r3, #31
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d12a      	bne.n	8004302 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a2d      	ldr	r2, [pc, #180]	; (8004368 <HAL_ADC_Start_DMA+0x214>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d015      	beq.n	80042e2 <HAL_ADC_Start_DMA+0x18e>
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a2c      	ldr	r2, [pc, #176]	; (800436c <HAL_ADC_Start_DMA+0x218>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d105      	bne.n	80042cc <HAL_ADC_Start_DMA+0x178>
 80042c0:	4b25      	ldr	r3, [pc, #148]	; (8004358 <HAL_ADC_Start_DMA+0x204>)
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f003 031f 	and.w	r3, r3, #31
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d00a      	beq.n	80042e2 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a27      	ldr	r2, [pc, #156]	; (8004370 <HAL_ADC_Start_DMA+0x21c>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d136      	bne.n	8004344 <HAL_ADC_Start_DMA+0x1f0>
 80042d6:	4b20      	ldr	r3, [pc, #128]	; (8004358 <HAL_ADC_Start_DMA+0x204>)
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	f003 0310 	and.w	r3, r3, #16
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d130      	bne.n	8004344 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d129      	bne.n	8004344 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	689a      	ldr	r2, [r3, #8]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80042fe:	609a      	str	r2, [r3, #8]
 8004300:	e020      	b.n	8004344 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a18      	ldr	r2, [pc, #96]	; (8004368 <HAL_ADC_Start_DMA+0x214>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d11b      	bne.n	8004344 <HAL_ADC_Start_DMA+0x1f0>
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d114      	bne.n	8004344 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	689a      	ldr	r2, [r3, #8]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004328:	609a      	str	r2, [r3, #8]
 800432a:	e00b      	b.n	8004344 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004330:	f043 0210 	orr.w	r2, r3, #16
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800433c:	f043 0201 	orr.w	r2, r3, #1
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	3718      	adds	r7, #24
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop
 8004350:	20000010 	.word	0x20000010
 8004354:	431bde83 	.word	0x431bde83
 8004358:	40012300 	.word	0x40012300
 800435c:	080047ed 	.word	0x080047ed
 8004360:	080048a7 	.word	0x080048a7
 8004364:	080048c3 	.word	0x080048c3
 8004368:	40012000 	.word	0x40012000
 800436c:	40012100 	.word	0x40012100
 8004370:	40012200 	.word	0x40012200

08004374 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004374:	b480      	push	{r7}
 8004376:	b083      	sub	sp, #12
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr

08004388 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004390:	bf00      	nop
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80043a4:	bf00      	nop
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b085      	sub	sp, #20
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80043ba:	2300      	movs	r3, #0
 80043bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d101      	bne.n	80043cc <HAL_ADC_ConfigChannel+0x1c>
 80043c8:	2302      	movs	r3, #2
 80043ca:	e105      	b.n	80045d8 <HAL_ADC_ConfigChannel+0x228>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2b09      	cmp	r3, #9
 80043da:	d925      	bls.n	8004428 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68d9      	ldr	r1, [r3, #12]
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	461a      	mov	r2, r3
 80043ea:	4613      	mov	r3, r2
 80043ec:	005b      	lsls	r3, r3, #1
 80043ee:	4413      	add	r3, r2
 80043f0:	3b1e      	subs	r3, #30
 80043f2:	2207      	movs	r2, #7
 80043f4:	fa02 f303 	lsl.w	r3, r2, r3
 80043f8:	43da      	mvns	r2, r3
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	400a      	ands	r2, r1
 8004400:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	68d9      	ldr	r1, [r3, #12]
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	689a      	ldr	r2, [r3, #8]
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	b29b      	uxth	r3, r3
 8004412:	4618      	mov	r0, r3
 8004414:	4603      	mov	r3, r0
 8004416:	005b      	lsls	r3, r3, #1
 8004418:	4403      	add	r3, r0
 800441a:	3b1e      	subs	r3, #30
 800441c:	409a      	lsls	r2, r3
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	430a      	orrs	r2, r1
 8004424:	60da      	str	r2, [r3, #12]
 8004426:	e022      	b.n	800446e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	6919      	ldr	r1, [r3, #16]
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	b29b      	uxth	r3, r3
 8004434:	461a      	mov	r2, r3
 8004436:	4613      	mov	r3, r2
 8004438:	005b      	lsls	r3, r3, #1
 800443a:	4413      	add	r3, r2
 800443c:	2207      	movs	r2, #7
 800443e:	fa02 f303 	lsl.w	r3, r2, r3
 8004442:	43da      	mvns	r2, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	400a      	ands	r2, r1
 800444a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	6919      	ldr	r1, [r3, #16]
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	689a      	ldr	r2, [r3, #8]
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	b29b      	uxth	r3, r3
 800445c:	4618      	mov	r0, r3
 800445e:	4603      	mov	r3, r0
 8004460:	005b      	lsls	r3, r3, #1
 8004462:	4403      	add	r3, r0
 8004464:	409a      	lsls	r2, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	430a      	orrs	r2, r1
 800446c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	2b06      	cmp	r3, #6
 8004474:	d824      	bhi.n	80044c0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	685a      	ldr	r2, [r3, #4]
 8004480:	4613      	mov	r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	4413      	add	r3, r2
 8004486:	3b05      	subs	r3, #5
 8004488:	221f      	movs	r2, #31
 800448a:	fa02 f303 	lsl.w	r3, r2, r3
 800448e:	43da      	mvns	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	400a      	ands	r2, r1
 8004496:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	4618      	mov	r0, r3
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	685a      	ldr	r2, [r3, #4]
 80044aa:	4613      	mov	r3, r2
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	4413      	add	r3, r2
 80044b0:	3b05      	subs	r3, #5
 80044b2:	fa00 f203 	lsl.w	r2, r0, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	430a      	orrs	r2, r1
 80044bc:	635a      	str	r2, [r3, #52]	; 0x34
 80044be:	e04c      	b.n	800455a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	2b0c      	cmp	r3, #12
 80044c6:	d824      	bhi.n	8004512 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	685a      	ldr	r2, [r3, #4]
 80044d2:	4613      	mov	r3, r2
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	4413      	add	r3, r2
 80044d8:	3b23      	subs	r3, #35	; 0x23
 80044da:	221f      	movs	r2, #31
 80044dc:	fa02 f303 	lsl.w	r3, r2, r3
 80044e0:	43da      	mvns	r2, r3
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	400a      	ands	r2, r1
 80044e8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	b29b      	uxth	r3, r3
 80044f6:	4618      	mov	r0, r3
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	685a      	ldr	r2, [r3, #4]
 80044fc:	4613      	mov	r3, r2
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	4413      	add	r3, r2
 8004502:	3b23      	subs	r3, #35	; 0x23
 8004504:	fa00 f203 	lsl.w	r2, r0, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	430a      	orrs	r2, r1
 800450e:	631a      	str	r2, [r3, #48]	; 0x30
 8004510:	e023      	b.n	800455a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	685a      	ldr	r2, [r3, #4]
 800451c:	4613      	mov	r3, r2
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	4413      	add	r3, r2
 8004522:	3b41      	subs	r3, #65	; 0x41
 8004524:	221f      	movs	r2, #31
 8004526:	fa02 f303 	lsl.w	r3, r2, r3
 800452a:	43da      	mvns	r2, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	400a      	ands	r2, r1
 8004532:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	b29b      	uxth	r3, r3
 8004540:	4618      	mov	r0, r3
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	685a      	ldr	r2, [r3, #4]
 8004546:	4613      	mov	r3, r2
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	4413      	add	r3, r2
 800454c:	3b41      	subs	r3, #65	; 0x41
 800454e:	fa00 f203 	lsl.w	r2, r0, r3
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	430a      	orrs	r2, r1
 8004558:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800455a:	4b22      	ldr	r3, [pc, #136]	; (80045e4 <HAL_ADC_ConfigChannel+0x234>)
 800455c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a21      	ldr	r2, [pc, #132]	; (80045e8 <HAL_ADC_ConfigChannel+0x238>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d109      	bne.n	800457c <HAL_ADC_ConfigChannel+0x1cc>
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2b12      	cmp	r3, #18
 800456e:	d105      	bne.n	800457c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a19      	ldr	r2, [pc, #100]	; (80045e8 <HAL_ADC_ConfigChannel+0x238>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d123      	bne.n	80045ce <HAL_ADC_ConfigChannel+0x21e>
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2b10      	cmp	r3, #16
 800458c:	d003      	beq.n	8004596 <HAL_ADC_ConfigChannel+0x1e6>
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2b11      	cmp	r3, #17
 8004594:	d11b      	bne.n	80045ce <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2b10      	cmp	r3, #16
 80045a8:	d111      	bne.n	80045ce <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80045aa:	4b10      	ldr	r3, [pc, #64]	; (80045ec <HAL_ADC_ConfigChannel+0x23c>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a10      	ldr	r2, [pc, #64]	; (80045f0 <HAL_ADC_ConfigChannel+0x240>)
 80045b0:	fba2 2303 	umull	r2, r3, r2, r3
 80045b4:	0c9a      	lsrs	r2, r3, #18
 80045b6:	4613      	mov	r3, r2
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	4413      	add	r3, r2
 80045bc:	005b      	lsls	r3, r3, #1
 80045be:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80045c0:	e002      	b.n	80045c8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	3b01      	subs	r3, #1
 80045c6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d1f9      	bne.n	80045c2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80045d6:	2300      	movs	r3, #0
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3714      	adds	r7, #20
 80045dc:	46bd      	mov	sp, r7
 80045de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e2:	4770      	bx	lr
 80045e4:	40012300 	.word	0x40012300
 80045e8:	40012000 	.word	0x40012000
 80045ec:	20000010 	.word	0x20000010
 80045f0:	431bde83 	.word	0x431bde83

080045f4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b085      	sub	sp, #20
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80045fc:	4b79      	ldr	r3, [pc, #484]	; (80047e4 <ADC_Init+0x1f0>)
 80045fe:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	685a      	ldr	r2, [r3, #4]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	431a      	orrs	r2, r3
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	685a      	ldr	r2, [r3, #4]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004628:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	6859      	ldr	r1, [r3, #4]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	691b      	ldr	r3, [r3, #16]
 8004634:	021a      	lsls	r2, r3, #8
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	430a      	orrs	r2, r1
 800463c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	685a      	ldr	r2, [r3, #4]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800464c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	6859      	ldr	r1, [r3, #4]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689a      	ldr	r2, [r3, #8]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	430a      	orrs	r2, r1
 800465e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	689a      	ldr	r2, [r3, #8]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800466e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	6899      	ldr	r1, [r3, #8]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	68da      	ldr	r2, [r3, #12]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	430a      	orrs	r2, r1
 8004680:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004686:	4a58      	ldr	r2, [pc, #352]	; (80047e8 <ADC_Init+0x1f4>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d022      	beq.n	80046d2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	689a      	ldr	r2, [r3, #8]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800469a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	6899      	ldr	r1, [r3, #8]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	430a      	orrs	r2, r1
 80046ac:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	689a      	ldr	r2, [r3, #8]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80046bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	6899      	ldr	r1, [r3, #8]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	430a      	orrs	r2, r1
 80046ce:	609a      	str	r2, [r3, #8]
 80046d0:	e00f      	b.n	80046f2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	689a      	ldr	r2, [r3, #8]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80046e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	689a      	ldr	r2, [r3, #8]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80046f0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	689a      	ldr	r2, [r3, #8]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f022 0202 	bic.w	r2, r2, #2
 8004700:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	6899      	ldr	r1, [r3, #8]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	7e1b      	ldrb	r3, [r3, #24]
 800470c:	005a      	lsls	r2, r3, #1
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	430a      	orrs	r2, r1
 8004714:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f893 3020 	ldrb.w	r3, [r3, #32]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d01b      	beq.n	8004758 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	685a      	ldr	r2, [r3, #4]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800472e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	685a      	ldr	r2, [r3, #4]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800473e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6859      	ldr	r1, [r3, #4]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474a:	3b01      	subs	r3, #1
 800474c:	035a      	lsls	r2, r3, #13
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	430a      	orrs	r2, r1
 8004754:	605a      	str	r2, [r3, #4]
 8004756:	e007      	b.n	8004768 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	685a      	ldr	r2, [r3, #4]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004766:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004776:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	69db      	ldr	r3, [r3, #28]
 8004782:	3b01      	subs	r3, #1
 8004784:	051a      	lsls	r2, r3, #20
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	430a      	orrs	r2, r1
 800478c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	689a      	ldr	r2, [r3, #8]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800479c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	6899      	ldr	r1, [r3, #8]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80047aa:	025a      	lsls	r2, r3, #9
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	430a      	orrs	r2, r1
 80047b2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	689a      	ldr	r2, [r3, #8]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	6899      	ldr	r1, [r3, #8]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	695b      	ldr	r3, [r3, #20]
 80047ce:	029a      	lsls	r2, r3, #10
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	430a      	orrs	r2, r1
 80047d6:	609a      	str	r2, [r3, #8]
}
 80047d8:	bf00      	nop
 80047da:	3714      	adds	r7, #20
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr
 80047e4:	40012300 	.word	0x40012300
 80047e8:	0f000001 	.word	0x0f000001

080047ec <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b084      	sub	sp, #16
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fe:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004802:	2b00      	cmp	r3, #0
 8004804:	d13c      	bne.n	8004880 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d12b      	bne.n	8004878 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004824:	2b00      	cmp	r3, #0
 8004826:	d127      	bne.n	8004878 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800482e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004832:	2b00      	cmp	r3, #0
 8004834:	d006      	beq.n	8004844 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004840:	2b00      	cmp	r3, #0
 8004842:	d119      	bne.n	8004878 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	685a      	ldr	r2, [r3, #4]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f022 0220 	bic.w	r2, r2, #32
 8004852:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004858:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004864:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004868:	2b00      	cmp	r3, #0
 800486a:	d105      	bne.n	8004878 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004870:	f043 0201 	orr.w	r2, r3, #1
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004878:	68f8      	ldr	r0, [r7, #12]
 800487a:	f7ff fd7b 	bl	8004374 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800487e:	e00e      	b.n	800489e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004884:	f003 0310 	and.w	r3, r3, #16
 8004888:	2b00      	cmp	r3, #0
 800488a:	d003      	beq.n	8004894 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800488c:	68f8      	ldr	r0, [r7, #12]
 800488e:	f7ff fd85 	bl	800439c <HAL_ADC_ErrorCallback>
}
 8004892:	e004      	b.n	800489e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	4798      	blx	r3
}
 800489e:	bf00      	nop
 80048a0:	3710      	adds	r7, #16
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}

080048a6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80048a6:	b580      	push	{r7, lr}
 80048a8:	b084      	sub	sp, #16
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048b2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f7ff fd67 	bl	8004388 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80048ba:	bf00      	nop
 80048bc:	3710      	adds	r7, #16
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}

080048c2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80048c2:	b580      	push	{r7, lr}
 80048c4:	b084      	sub	sp, #16
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ce:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2240      	movs	r2, #64	; 0x40
 80048d4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048da:	f043 0204 	orr.w	r2, r3, #4
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80048e2:	68f8      	ldr	r0, [r7, #12]
 80048e4:	f7ff fd5a 	bl	800439c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80048e8:	bf00      	nop
 80048ea:	3710      	adds	r7, #16
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}

080048f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b085      	sub	sp, #20
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f003 0307 	and.w	r3, r3, #7
 80048fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004900:	4b0c      	ldr	r3, [pc, #48]	; (8004934 <__NVIC_SetPriorityGrouping+0x44>)
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004906:	68ba      	ldr	r2, [r7, #8]
 8004908:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800490c:	4013      	ands	r3, r2
 800490e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004918:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800491c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004920:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004922:	4a04      	ldr	r2, [pc, #16]	; (8004934 <__NVIC_SetPriorityGrouping+0x44>)
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	60d3      	str	r3, [r2, #12]
}
 8004928:	bf00      	nop
 800492a:	3714      	adds	r7, #20
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr
 8004934:	e000ed00 	.word	0xe000ed00

08004938 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004938:	b480      	push	{r7}
 800493a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800493c:	4b04      	ldr	r3, [pc, #16]	; (8004950 <__NVIC_GetPriorityGrouping+0x18>)
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	0a1b      	lsrs	r3, r3, #8
 8004942:	f003 0307 	and.w	r3, r3, #7
}
 8004946:	4618      	mov	r0, r3
 8004948:	46bd      	mov	sp, r7
 800494a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494e:	4770      	bx	lr
 8004950:	e000ed00 	.word	0xe000ed00

08004954 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	4603      	mov	r3, r0
 800495c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800495e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004962:	2b00      	cmp	r3, #0
 8004964:	db0b      	blt.n	800497e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004966:	79fb      	ldrb	r3, [r7, #7]
 8004968:	f003 021f 	and.w	r2, r3, #31
 800496c:	4907      	ldr	r1, [pc, #28]	; (800498c <__NVIC_EnableIRQ+0x38>)
 800496e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004972:	095b      	lsrs	r3, r3, #5
 8004974:	2001      	movs	r0, #1
 8004976:	fa00 f202 	lsl.w	r2, r0, r2
 800497a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800497e:	bf00      	nop
 8004980:	370c      	adds	r7, #12
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	e000e100 	.word	0xe000e100

08004990 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	4603      	mov	r3, r0
 8004998:	6039      	str	r1, [r7, #0]
 800499a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800499c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	db0a      	blt.n	80049ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	b2da      	uxtb	r2, r3
 80049a8:	490c      	ldr	r1, [pc, #48]	; (80049dc <__NVIC_SetPriority+0x4c>)
 80049aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049ae:	0112      	lsls	r2, r2, #4
 80049b0:	b2d2      	uxtb	r2, r2
 80049b2:	440b      	add	r3, r1
 80049b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80049b8:	e00a      	b.n	80049d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	b2da      	uxtb	r2, r3
 80049be:	4908      	ldr	r1, [pc, #32]	; (80049e0 <__NVIC_SetPriority+0x50>)
 80049c0:	79fb      	ldrb	r3, [r7, #7]
 80049c2:	f003 030f 	and.w	r3, r3, #15
 80049c6:	3b04      	subs	r3, #4
 80049c8:	0112      	lsls	r2, r2, #4
 80049ca:	b2d2      	uxtb	r2, r2
 80049cc:	440b      	add	r3, r1
 80049ce:	761a      	strb	r2, [r3, #24]
}
 80049d0:	bf00      	nop
 80049d2:	370c      	adds	r7, #12
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr
 80049dc:	e000e100 	.word	0xe000e100
 80049e0:	e000ed00 	.word	0xe000ed00

080049e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b089      	sub	sp, #36	; 0x24
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f003 0307 	and.w	r3, r3, #7
 80049f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	f1c3 0307 	rsb	r3, r3, #7
 80049fe:	2b04      	cmp	r3, #4
 8004a00:	bf28      	it	cs
 8004a02:	2304      	movcs	r3, #4
 8004a04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	3304      	adds	r3, #4
 8004a0a:	2b06      	cmp	r3, #6
 8004a0c:	d902      	bls.n	8004a14 <NVIC_EncodePriority+0x30>
 8004a0e:	69fb      	ldr	r3, [r7, #28]
 8004a10:	3b03      	subs	r3, #3
 8004a12:	e000      	b.n	8004a16 <NVIC_EncodePriority+0x32>
 8004a14:	2300      	movs	r3, #0
 8004a16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a18:	f04f 32ff 	mov.w	r2, #4294967295
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a22:	43da      	mvns	r2, r3
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	401a      	ands	r2, r3
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	fa01 f303 	lsl.w	r3, r1, r3
 8004a36:	43d9      	mvns	r1, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a3c:	4313      	orrs	r3, r2
         );
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3724      	adds	r7, #36	; 0x24
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
	...

08004a4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b082      	sub	sp, #8
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	3b01      	subs	r3, #1
 8004a58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a5c:	d301      	bcc.n	8004a62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e00f      	b.n	8004a82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a62:	4a0a      	ldr	r2, [pc, #40]	; (8004a8c <SysTick_Config+0x40>)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	3b01      	subs	r3, #1
 8004a68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a6a:	210f      	movs	r1, #15
 8004a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a70:	f7ff ff8e 	bl	8004990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a74:	4b05      	ldr	r3, [pc, #20]	; (8004a8c <SysTick_Config+0x40>)
 8004a76:	2200      	movs	r2, #0
 8004a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a7a:	4b04      	ldr	r3, [pc, #16]	; (8004a8c <SysTick_Config+0x40>)
 8004a7c:	2207      	movs	r2, #7
 8004a7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a80:	2300      	movs	r3, #0
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3708      	adds	r7, #8
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	bf00      	nop
 8004a8c:	e000e010 	.word	0xe000e010

08004a90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b082      	sub	sp, #8
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a98:	6878      	ldr	r0, [r7, #4]
 8004a9a:	f7ff ff29 	bl	80048f0 <__NVIC_SetPriorityGrouping>
}
 8004a9e:	bf00      	nop
 8004aa0:	3708      	adds	r7, #8
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}

08004aa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004aa6:	b580      	push	{r7, lr}
 8004aa8:	b086      	sub	sp, #24
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	4603      	mov	r3, r0
 8004aae:	60b9      	str	r1, [r7, #8]
 8004ab0:	607a      	str	r2, [r7, #4]
 8004ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004ab8:	f7ff ff3e 	bl	8004938 <__NVIC_GetPriorityGrouping>
 8004abc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	68b9      	ldr	r1, [r7, #8]
 8004ac2:	6978      	ldr	r0, [r7, #20]
 8004ac4:	f7ff ff8e 	bl	80049e4 <NVIC_EncodePriority>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ace:	4611      	mov	r1, r2
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f7ff ff5d 	bl	8004990 <__NVIC_SetPriority>
}
 8004ad6:	bf00      	nop
 8004ad8:	3718      	adds	r7, #24
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}

08004ade <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ade:	b580      	push	{r7, lr}
 8004ae0:	b082      	sub	sp, #8
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aec:	4618      	mov	r0, r3
 8004aee:	f7ff ff31 	bl	8004954 <__NVIC_EnableIRQ>
}
 8004af2:	bf00      	nop
 8004af4:	3708      	adds	r7, #8
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}

08004afa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004afa:	b580      	push	{r7, lr}
 8004afc:	b082      	sub	sp, #8
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f7ff ffa2 	bl	8004a4c <SysTick_Config>
 8004b08:	4603      	mov	r3, r0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3708      	adds	r7, #8
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
	...

08004b14 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b086      	sub	sp, #24
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004b20:	f7ff faa4 	bl	800406c <HAL_GetTick>
 8004b24:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d101      	bne.n	8004b30 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e099      	b.n	8004c64 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2202      	movs	r2, #2
 8004b34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f022 0201 	bic.w	r2, r2, #1
 8004b4e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b50:	e00f      	b.n	8004b72 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004b52:	f7ff fa8b 	bl	800406c <HAL_GetTick>
 8004b56:	4602      	mov	r2, r0
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	1ad3      	subs	r3, r2, r3
 8004b5c:	2b05      	cmp	r3, #5
 8004b5e:	d908      	bls.n	8004b72 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2220      	movs	r2, #32
 8004b64:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2203      	movs	r2, #3
 8004b6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e078      	b.n	8004c64 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0301 	and.w	r3, r3, #1
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d1e8      	bne.n	8004b52 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	4b38      	ldr	r3, [pc, #224]	; (8004c6c <HAL_DMA_Init+0x158>)
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	685a      	ldr	r2, [r3, #4]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	691b      	ldr	r3, [r3, #16]
 8004ba4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004baa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bb6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6a1b      	ldr	r3, [r3, #32]
 8004bbc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004bbe:	697a      	ldr	r2, [r7, #20]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc8:	2b04      	cmp	r3, #4
 8004bca:	d107      	bne.n	8004bdc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	697a      	ldr	r2, [r7, #20]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	697a      	ldr	r2, [r7, #20]
 8004be2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	f023 0307 	bic.w	r3, r3, #7
 8004bf2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf8:	697a      	ldr	r2, [r7, #20]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c02:	2b04      	cmp	r3, #4
 8004c04:	d117      	bne.n	8004c36 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c0a:	697a      	ldr	r2, [r7, #20]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d00e      	beq.n	8004c36 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f000 fb01 	bl	8005220 <DMA_CheckFifoParam>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d008      	beq.n	8004c36 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2240      	movs	r2, #64	; 0x40
 8004c28:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004c32:	2301      	movs	r3, #1
 8004c34:	e016      	b.n	8004c64 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	697a      	ldr	r2, [r7, #20]
 8004c3c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	f000 fab8 	bl	80051b4 <DMA_CalcBaseAndBitshift>
 8004c44:	4603      	mov	r3, r0
 8004c46:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c4c:	223f      	movs	r2, #63	; 0x3f
 8004c4e:	409a      	lsls	r2, r3
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004c62:	2300      	movs	r3, #0
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3718      	adds	r7, #24
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}
 8004c6c:	f010803f 	.word	0xf010803f

08004c70 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b086      	sub	sp, #24
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	607a      	str	r2, [r7, #4]
 8004c7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c86:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d101      	bne.n	8004c96 <HAL_DMA_Start_IT+0x26>
 8004c92:	2302      	movs	r3, #2
 8004c94:	e040      	b.n	8004d18 <HAL_DMA_Start_IT+0xa8>
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d12f      	bne.n	8004d0a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2202      	movs	r2, #2
 8004cae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	68b9      	ldr	r1, [r7, #8]
 8004cbe:	68f8      	ldr	r0, [r7, #12]
 8004cc0:	f000 fa4a 	bl	8005158 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cc8:	223f      	movs	r2, #63	; 0x3f
 8004cca:	409a      	lsls	r2, r3
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f042 0216 	orr.w	r2, r2, #22
 8004cde:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d007      	beq.n	8004cf8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f042 0208 	orr.w	r2, r2, #8
 8004cf6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f042 0201 	orr.w	r2, r2, #1
 8004d06:	601a      	str	r2, [r3, #0]
 8004d08:	e005      	b.n	8004d16 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004d12:	2302      	movs	r3, #2
 8004d14:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004d16:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3718      	adds	r7, #24
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d2c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004d2e:	f7ff f99d 	bl	800406c <HAL_GetTick>
 8004d32:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	2b02      	cmp	r3, #2
 8004d3e:	d008      	beq.n	8004d52 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2280      	movs	r2, #128	; 0x80
 8004d44:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e052      	b.n	8004df8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f022 0216 	bic.w	r2, r2, #22
 8004d60:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	695a      	ldr	r2, [r3, #20]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d70:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d103      	bne.n	8004d82 <HAL_DMA_Abort+0x62>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d007      	beq.n	8004d92 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f022 0208 	bic.w	r2, r2, #8
 8004d90:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f022 0201 	bic.w	r2, r2, #1
 8004da0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004da2:	e013      	b.n	8004dcc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004da4:	f7ff f962 	bl	800406c <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	2b05      	cmp	r3, #5
 8004db0:	d90c      	bls.n	8004dcc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2220      	movs	r2, #32
 8004db6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2203      	movs	r2, #3
 8004dbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004dc8:	2303      	movs	r3, #3
 8004dca:	e015      	b.n	8004df8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d1e4      	bne.n	8004da4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dde:	223f      	movs	r2, #63	; 0x3f
 8004de0:	409a      	lsls	r2, r3
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2201      	movs	r2, #1
 8004dea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004df6:	2300      	movs	r3, #0
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3710      	adds	r7, #16
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	2b02      	cmp	r3, #2
 8004e12:	d004      	beq.n	8004e1e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2280      	movs	r2, #128	; 0x80
 8004e18:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e00c      	b.n	8004e38 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2205      	movs	r2, #5
 8004e22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f022 0201 	bic.w	r2, r2, #1
 8004e34:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	370c      	adds	r7, #12
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr

08004e44 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b086      	sub	sp, #24
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004e50:	4b8e      	ldr	r3, [pc, #568]	; (800508c <HAL_DMA_IRQHandler+0x248>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a8e      	ldr	r2, [pc, #568]	; (8005090 <HAL_DMA_IRQHandler+0x24c>)
 8004e56:	fba2 2303 	umull	r2, r3, r2, r3
 8004e5a:	0a9b      	lsrs	r3, r3, #10
 8004e5c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e62:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e6e:	2208      	movs	r2, #8
 8004e70:	409a      	lsls	r2, r3
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	4013      	ands	r3, r2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d01a      	beq.n	8004eb0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 0304 	and.w	r3, r3, #4
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d013      	beq.n	8004eb0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f022 0204 	bic.w	r2, r2, #4
 8004e96:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e9c:	2208      	movs	r2, #8
 8004e9e:	409a      	lsls	r2, r3
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ea8:	f043 0201 	orr.w	r2, r3, #1
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	409a      	lsls	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	4013      	ands	r3, r2
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d012      	beq.n	8004ee6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	695b      	ldr	r3, [r3, #20]
 8004ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d00b      	beq.n	8004ee6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	409a      	lsls	r2, r3
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ede:	f043 0202 	orr.w	r2, r3, #2
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004eea:	2204      	movs	r2, #4
 8004eec:	409a      	lsls	r2, r3
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d012      	beq.n	8004f1c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0302 	and.w	r3, r3, #2
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d00b      	beq.n	8004f1c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f08:	2204      	movs	r2, #4
 8004f0a:	409a      	lsls	r2, r3
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f14:	f043 0204 	orr.w	r2, r3, #4
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f20:	2210      	movs	r2, #16
 8004f22:	409a      	lsls	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	4013      	ands	r3, r2
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d043      	beq.n	8004fb4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 0308 	and.w	r3, r3, #8
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d03c      	beq.n	8004fb4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f3e:	2210      	movs	r2, #16
 8004f40:	409a      	lsls	r2, r3
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d018      	beq.n	8004f86 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d108      	bne.n	8004f74 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d024      	beq.n	8004fb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	4798      	blx	r3
 8004f72:	e01f      	b.n	8004fb4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d01b      	beq.n	8004fb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	4798      	blx	r3
 8004f84:	e016      	b.n	8004fb4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d107      	bne.n	8004fa4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f022 0208 	bic.w	r2, r2, #8
 8004fa2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d003      	beq.n	8004fb4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fb8:	2220      	movs	r2, #32
 8004fba:	409a      	lsls	r2, r3
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f000 808f 	beq.w	80050e4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f003 0310 	and.w	r3, r3, #16
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	f000 8087 	beq.w	80050e4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fda:	2220      	movs	r2, #32
 8004fdc:	409a      	lsls	r2, r3
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004fe8:	b2db      	uxtb	r3, r3
 8004fea:	2b05      	cmp	r3, #5
 8004fec:	d136      	bne.n	800505c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f022 0216 	bic.w	r2, r2, #22
 8004ffc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	695a      	ldr	r2, [r3, #20]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800500c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005012:	2b00      	cmp	r3, #0
 8005014:	d103      	bne.n	800501e <HAL_DMA_IRQHandler+0x1da>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800501a:	2b00      	cmp	r3, #0
 800501c:	d007      	beq.n	800502e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f022 0208 	bic.w	r2, r2, #8
 800502c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005032:	223f      	movs	r2, #63	; 0x3f
 8005034:	409a      	lsls	r2, r3
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2201      	movs	r2, #1
 800503e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800504e:	2b00      	cmp	r3, #0
 8005050:	d07e      	beq.n	8005150 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	4798      	blx	r3
        }
        return;
 800505a:	e079      	b.n	8005150 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d01d      	beq.n	80050a6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005074:	2b00      	cmp	r3, #0
 8005076:	d10d      	bne.n	8005094 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800507c:	2b00      	cmp	r3, #0
 800507e:	d031      	beq.n	80050e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	4798      	blx	r3
 8005088:	e02c      	b.n	80050e4 <HAL_DMA_IRQHandler+0x2a0>
 800508a:	bf00      	nop
 800508c:	20000010 	.word	0x20000010
 8005090:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005098:	2b00      	cmp	r3, #0
 800509a:	d023      	beq.n	80050e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	4798      	blx	r3
 80050a4:	e01e      	b.n	80050e4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d10f      	bne.n	80050d4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f022 0210 	bic.w	r2, r2, #16
 80050c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2201      	movs	r2, #1
 80050c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d003      	beq.n	80050e4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d032      	beq.n	8005152 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050f0:	f003 0301 	and.w	r3, r3, #1
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d022      	beq.n	800513e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2205      	movs	r2, #5
 80050fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f022 0201 	bic.w	r2, r2, #1
 800510e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	3301      	adds	r3, #1
 8005114:	60bb      	str	r3, [r7, #8]
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	429a      	cmp	r2, r3
 800511a:	d307      	bcc.n	800512c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f003 0301 	and.w	r3, r3, #1
 8005126:	2b00      	cmp	r3, #0
 8005128:	d1f2      	bne.n	8005110 <HAL_DMA_IRQHandler+0x2cc>
 800512a:	e000      	b.n	800512e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800512c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2201      	movs	r2, #1
 8005132:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005142:	2b00      	cmp	r3, #0
 8005144:	d005      	beq.n	8005152 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	4798      	blx	r3
 800514e:	e000      	b.n	8005152 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005150:	bf00      	nop
    }
  }
}
 8005152:	3718      	adds	r7, #24
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}

08005158 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
 8005164:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005174:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	683a      	ldr	r2, [r7, #0]
 800517c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	2b40      	cmp	r3, #64	; 0x40
 8005184:	d108      	bne.n	8005198 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	687a      	ldr	r2, [r7, #4]
 800518c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	68ba      	ldr	r2, [r7, #8]
 8005194:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005196:	e007      	b.n	80051a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	68ba      	ldr	r2, [r7, #8]
 800519e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	60da      	str	r2, [r3, #12]
}
 80051a8:	bf00      	nop
 80051aa:	3714      	adds	r7, #20
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b085      	sub	sp, #20
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	3b10      	subs	r3, #16
 80051c4:	4a14      	ldr	r2, [pc, #80]	; (8005218 <DMA_CalcBaseAndBitshift+0x64>)
 80051c6:	fba2 2303 	umull	r2, r3, r2, r3
 80051ca:	091b      	lsrs	r3, r3, #4
 80051cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80051ce:	4a13      	ldr	r2, [pc, #76]	; (800521c <DMA_CalcBaseAndBitshift+0x68>)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	4413      	add	r3, r2
 80051d4:	781b      	ldrb	r3, [r3, #0]
 80051d6:	461a      	mov	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2b03      	cmp	r3, #3
 80051e0:	d909      	bls.n	80051f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80051ea:	f023 0303 	bic.w	r3, r3, #3
 80051ee:	1d1a      	adds	r2, r3, #4
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	659a      	str	r2, [r3, #88]	; 0x58
 80051f4:	e007      	b.n	8005206 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80051fe:	f023 0303 	bic.w	r3, r3, #3
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800520a:	4618      	mov	r0, r3
 800520c:	3714      	adds	r7, #20
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr
 8005216:	bf00      	nop
 8005218:	aaaaaaab 	.word	0xaaaaaaab
 800521c:	0800de54 	.word	0x0800de54

08005220 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005220:	b480      	push	{r7}
 8005222:	b085      	sub	sp, #20
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005228:	2300      	movs	r3, #0
 800522a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005230:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	699b      	ldr	r3, [r3, #24]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d11f      	bne.n	800527a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	2b03      	cmp	r3, #3
 800523e:	d856      	bhi.n	80052ee <DMA_CheckFifoParam+0xce>
 8005240:	a201      	add	r2, pc, #4	; (adr r2, 8005248 <DMA_CheckFifoParam+0x28>)
 8005242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005246:	bf00      	nop
 8005248:	08005259 	.word	0x08005259
 800524c:	0800526b 	.word	0x0800526b
 8005250:	08005259 	.word	0x08005259
 8005254:	080052ef 	.word	0x080052ef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800525c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005260:	2b00      	cmp	r3, #0
 8005262:	d046      	beq.n	80052f2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005268:	e043      	b.n	80052f2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800526e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005272:	d140      	bne.n	80052f6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005278:	e03d      	b.n	80052f6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	699b      	ldr	r3, [r3, #24]
 800527e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005282:	d121      	bne.n	80052c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	2b03      	cmp	r3, #3
 8005288:	d837      	bhi.n	80052fa <DMA_CheckFifoParam+0xda>
 800528a:	a201      	add	r2, pc, #4	; (adr r2, 8005290 <DMA_CheckFifoParam+0x70>)
 800528c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005290:	080052a1 	.word	0x080052a1
 8005294:	080052a7 	.word	0x080052a7
 8005298:	080052a1 	.word	0x080052a1
 800529c:	080052b9 	.word	0x080052b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	73fb      	strb	r3, [r7, #15]
      break;
 80052a4:	e030      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d025      	beq.n	80052fe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052b6:	e022      	b.n	80052fe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052bc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80052c0:	d11f      	bne.n	8005302 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80052c6:	e01c      	b.n	8005302 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	2b02      	cmp	r3, #2
 80052cc:	d903      	bls.n	80052d6 <DMA_CheckFifoParam+0xb6>
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	2b03      	cmp	r3, #3
 80052d2:	d003      	beq.n	80052dc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80052d4:	e018      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	73fb      	strb	r3, [r7, #15]
      break;
 80052da:	e015      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00e      	beq.n	8005306 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	73fb      	strb	r3, [r7, #15]
      break;
 80052ec:	e00b      	b.n	8005306 <DMA_CheckFifoParam+0xe6>
      break;
 80052ee:	bf00      	nop
 80052f0:	e00a      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
      break;
 80052f2:	bf00      	nop
 80052f4:	e008      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
      break;
 80052f6:	bf00      	nop
 80052f8:	e006      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
      break;
 80052fa:	bf00      	nop
 80052fc:	e004      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
      break;
 80052fe:	bf00      	nop
 8005300:	e002      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
      break;   
 8005302:	bf00      	nop
 8005304:	e000      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
      break;
 8005306:	bf00      	nop
    }
  } 
  
  return status; 
 8005308:	7bfb      	ldrb	r3, [r7, #15]
}
 800530a:	4618      	mov	r0, r3
 800530c:	3714      	adds	r7, #20
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr
 8005316:	bf00      	nop

08005318 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005318:	b480      	push	{r7}
 800531a:	b089      	sub	sp, #36	; 0x24
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005322:	2300      	movs	r3, #0
 8005324:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005326:	2300      	movs	r3, #0
 8005328:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800532a:	2300      	movs	r3, #0
 800532c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800532e:	2300      	movs	r3, #0
 8005330:	61fb      	str	r3, [r7, #28]
 8005332:	e16b      	b.n	800560c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005334:	2201      	movs	r2, #1
 8005336:	69fb      	ldr	r3, [r7, #28]
 8005338:	fa02 f303 	lsl.w	r3, r2, r3
 800533c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	697a      	ldr	r2, [r7, #20]
 8005344:	4013      	ands	r3, r2
 8005346:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005348:	693a      	ldr	r2, [r7, #16]
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	429a      	cmp	r2, r3
 800534e:	f040 815a 	bne.w	8005606 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	f003 0303 	and.w	r3, r3, #3
 800535a:	2b01      	cmp	r3, #1
 800535c:	d005      	beq.n	800536a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005366:	2b02      	cmp	r3, #2
 8005368:	d130      	bne.n	80053cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	005b      	lsls	r3, r3, #1
 8005374:	2203      	movs	r2, #3
 8005376:	fa02 f303 	lsl.w	r3, r2, r3
 800537a:	43db      	mvns	r3, r3
 800537c:	69ba      	ldr	r2, [r7, #24]
 800537e:	4013      	ands	r3, r2
 8005380:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	68da      	ldr	r2, [r3, #12]
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	005b      	lsls	r3, r3, #1
 800538a:	fa02 f303 	lsl.w	r3, r2, r3
 800538e:	69ba      	ldr	r2, [r7, #24]
 8005390:	4313      	orrs	r3, r2
 8005392:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	69ba      	ldr	r2, [r7, #24]
 8005398:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80053a0:	2201      	movs	r2, #1
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	fa02 f303 	lsl.w	r3, r2, r3
 80053a8:	43db      	mvns	r3, r3
 80053aa:	69ba      	ldr	r2, [r7, #24]
 80053ac:	4013      	ands	r3, r2
 80053ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	091b      	lsrs	r3, r3, #4
 80053b6:	f003 0201 	and.w	r2, r3, #1
 80053ba:	69fb      	ldr	r3, [r7, #28]
 80053bc:	fa02 f303 	lsl.w	r3, r2, r3
 80053c0:	69ba      	ldr	r2, [r7, #24]
 80053c2:	4313      	orrs	r3, r2
 80053c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	69ba      	ldr	r2, [r7, #24]
 80053ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	f003 0303 	and.w	r3, r3, #3
 80053d4:	2b03      	cmp	r3, #3
 80053d6:	d017      	beq.n	8005408 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	68db      	ldr	r3, [r3, #12]
 80053dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80053de:	69fb      	ldr	r3, [r7, #28]
 80053e0:	005b      	lsls	r3, r3, #1
 80053e2:	2203      	movs	r2, #3
 80053e4:	fa02 f303 	lsl.w	r3, r2, r3
 80053e8:	43db      	mvns	r3, r3
 80053ea:	69ba      	ldr	r2, [r7, #24]
 80053ec:	4013      	ands	r3, r2
 80053ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	689a      	ldr	r2, [r3, #8]
 80053f4:	69fb      	ldr	r3, [r7, #28]
 80053f6:	005b      	lsls	r3, r3, #1
 80053f8:	fa02 f303 	lsl.w	r3, r2, r3
 80053fc:	69ba      	ldr	r2, [r7, #24]
 80053fe:	4313      	orrs	r3, r2
 8005400:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	69ba      	ldr	r2, [r7, #24]
 8005406:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	f003 0303 	and.w	r3, r3, #3
 8005410:	2b02      	cmp	r3, #2
 8005412:	d123      	bne.n	800545c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005414:	69fb      	ldr	r3, [r7, #28]
 8005416:	08da      	lsrs	r2, r3, #3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	3208      	adds	r2, #8
 800541c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005420:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005422:	69fb      	ldr	r3, [r7, #28]
 8005424:	f003 0307 	and.w	r3, r3, #7
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	220f      	movs	r2, #15
 800542c:	fa02 f303 	lsl.w	r3, r2, r3
 8005430:	43db      	mvns	r3, r3
 8005432:	69ba      	ldr	r2, [r7, #24]
 8005434:	4013      	ands	r3, r2
 8005436:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	691a      	ldr	r2, [r3, #16]
 800543c:	69fb      	ldr	r3, [r7, #28]
 800543e:	f003 0307 	and.w	r3, r3, #7
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	fa02 f303 	lsl.w	r3, r2, r3
 8005448:	69ba      	ldr	r2, [r7, #24]
 800544a:	4313      	orrs	r3, r2
 800544c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	08da      	lsrs	r2, r3, #3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	3208      	adds	r2, #8
 8005456:	69b9      	ldr	r1, [r7, #24]
 8005458:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005462:	69fb      	ldr	r3, [r7, #28]
 8005464:	005b      	lsls	r3, r3, #1
 8005466:	2203      	movs	r2, #3
 8005468:	fa02 f303 	lsl.w	r3, r2, r3
 800546c:	43db      	mvns	r3, r3
 800546e:	69ba      	ldr	r2, [r7, #24]
 8005470:	4013      	ands	r3, r2
 8005472:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	f003 0203 	and.w	r2, r3, #3
 800547c:	69fb      	ldr	r3, [r7, #28]
 800547e:	005b      	lsls	r3, r3, #1
 8005480:	fa02 f303 	lsl.w	r3, r2, r3
 8005484:	69ba      	ldr	r2, [r7, #24]
 8005486:	4313      	orrs	r3, r2
 8005488:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	69ba      	ldr	r2, [r7, #24]
 800548e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005498:	2b00      	cmp	r3, #0
 800549a:	f000 80b4 	beq.w	8005606 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800549e:	2300      	movs	r3, #0
 80054a0:	60fb      	str	r3, [r7, #12]
 80054a2:	4b60      	ldr	r3, [pc, #384]	; (8005624 <HAL_GPIO_Init+0x30c>)
 80054a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054a6:	4a5f      	ldr	r2, [pc, #380]	; (8005624 <HAL_GPIO_Init+0x30c>)
 80054a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80054ac:	6453      	str	r3, [r2, #68]	; 0x44
 80054ae:	4b5d      	ldr	r3, [pc, #372]	; (8005624 <HAL_GPIO_Init+0x30c>)
 80054b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054b6:	60fb      	str	r3, [r7, #12]
 80054b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80054ba:	4a5b      	ldr	r2, [pc, #364]	; (8005628 <HAL_GPIO_Init+0x310>)
 80054bc:	69fb      	ldr	r3, [r7, #28]
 80054be:	089b      	lsrs	r3, r3, #2
 80054c0:	3302      	adds	r3, #2
 80054c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80054c8:	69fb      	ldr	r3, [r7, #28]
 80054ca:	f003 0303 	and.w	r3, r3, #3
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	220f      	movs	r2, #15
 80054d2:	fa02 f303 	lsl.w	r3, r2, r3
 80054d6:	43db      	mvns	r3, r3
 80054d8:	69ba      	ldr	r2, [r7, #24]
 80054da:	4013      	ands	r3, r2
 80054dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4a52      	ldr	r2, [pc, #328]	; (800562c <HAL_GPIO_Init+0x314>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d02b      	beq.n	800553e <HAL_GPIO_Init+0x226>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a51      	ldr	r2, [pc, #324]	; (8005630 <HAL_GPIO_Init+0x318>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d025      	beq.n	800553a <HAL_GPIO_Init+0x222>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a50      	ldr	r2, [pc, #320]	; (8005634 <HAL_GPIO_Init+0x31c>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d01f      	beq.n	8005536 <HAL_GPIO_Init+0x21e>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a4f      	ldr	r2, [pc, #316]	; (8005638 <HAL_GPIO_Init+0x320>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d019      	beq.n	8005532 <HAL_GPIO_Init+0x21a>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a4e      	ldr	r2, [pc, #312]	; (800563c <HAL_GPIO_Init+0x324>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d013      	beq.n	800552e <HAL_GPIO_Init+0x216>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a4d      	ldr	r2, [pc, #308]	; (8005640 <HAL_GPIO_Init+0x328>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d00d      	beq.n	800552a <HAL_GPIO_Init+0x212>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a4c      	ldr	r2, [pc, #304]	; (8005644 <HAL_GPIO_Init+0x32c>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d007      	beq.n	8005526 <HAL_GPIO_Init+0x20e>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a4b      	ldr	r2, [pc, #300]	; (8005648 <HAL_GPIO_Init+0x330>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d101      	bne.n	8005522 <HAL_GPIO_Init+0x20a>
 800551e:	2307      	movs	r3, #7
 8005520:	e00e      	b.n	8005540 <HAL_GPIO_Init+0x228>
 8005522:	2308      	movs	r3, #8
 8005524:	e00c      	b.n	8005540 <HAL_GPIO_Init+0x228>
 8005526:	2306      	movs	r3, #6
 8005528:	e00a      	b.n	8005540 <HAL_GPIO_Init+0x228>
 800552a:	2305      	movs	r3, #5
 800552c:	e008      	b.n	8005540 <HAL_GPIO_Init+0x228>
 800552e:	2304      	movs	r3, #4
 8005530:	e006      	b.n	8005540 <HAL_GPIO_Init+0x228>
 8005532:	2303      	movs	r3, #3
 8005534:	e004      	b.n	8005540 <HAL_GPIO_Init+0x228>
 8005536:	2302      	movs	r3, #2
 8005538:	e002      	b.n	8005540 <HAL_GPIO_Init+0x228>
 800553a:	2301      	movs	r3, #1
 800553c:	e000      	b.n	8005540 <HAL_GPIO_Init+0x228>
 800553e:	2300      	movs	r3, #0
 8005540:	69fa      	ldr	r2, [r7, #28]
 8005542:	f002 0203 	and.w	r2, r2, #3
 8005546:	0092      	lsls	r2, r2, #2
 8005548:	4093      	lsls	r3, r2
 800554a:	69ba      	ldr	r2, [r7, #24]
 800554c:	4313      	orrs	r3, r2
 800554e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005550:	4935      	ldr	r1, [pc, #212]	; (8005628 <HAL_GPIO_Init+0x310>)
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	089b      	lsrs	r3, r3, #2
 8005556:	3302      	adds	r3, #2
 8005558:	69ba      	ldr	r2, [r7, #24]
 800555a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800555e:	4b3b      	ldr	r3, [pc, #236]	; (800564c <HAL_GPIO_Init+0x334>)
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	43db      	mvns	r3, r3
 8005568:	69ba      	ldr	r2, [r7, #24]
 800556a:	4013      	ands	r3, r2
 800556c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d003      	beq.n	8005582 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800557a:	69ba      	ldr	r2, [r7, #24]
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	4313      	orrs	r3, r2
 8005580:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005582:	4a32      	ldr	r2, [pc, #200]	; (800564c <HAL_GPIO_Init+0x334>)
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005588:	4b30      	ldr	r3, [pc, #192]	; (800564c <HAL_GPIO_Init+0x334>)
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	43db      	mvns	r3, r3
 8005592:	69ba      	ldr	r2, [r7, #24]
 8005594:	4013      	ands	r3, r2
 8005596:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d003      	beq.n	80055ac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80055a4:	69ba      	ldr	r2, [r7, #24]
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80055ac:	4a27      	ldr	r2, [pc, #156]	; (800564c <HAL_GPIO_Init+0x334>)
 80055ae:	69bb      	ldr	r3, [r7, #24]
 80055b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80055b2:	4b26      	ldr	r3, [pc, #152]	; (800564c <HAL_GPIO_Init+0x334>)
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	43db      	mvns	r3, r3
 80055bc:	69ba      	ldr	r2, [r7, #24]
 80055be:	4013      	ands	r3, r2
 80055c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d003      	beq.n	80055d6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80055ce:	69ba      	ldr	r2, [r7, #24]
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	4313      	orrs	r3, r2
 80055d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80055d6:	4a1d      	ldr	r2, [pc, #116]	; (800564c <HAL_GPIO_Init+0x334>)
 80055d8:	69bb      	ldr	r3, [r7, #24]
 80055da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80055dc:	4b1b      	ldr	r3, [pc, #108]	; (800564c <HAL_GPIO_Init+0x334>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	43db      	mvns	r3, r3
 80055e6:	69ba      	ldr	r2, [r7, #24]
 80055e8:	4013      	ands	r3, r2
 80055ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d003      	beq.n	8005600 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80055f8:	69ba      	ldr	r2, [r7, #24]
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005600:	4a12      	ldr	r2, [pc, #72]	; (800564c <HAL_GPIO_Init+0x334>)
 8005602:	69bb      	ldr	r3, [r7, #24]
 8005604:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	3301      	adds	r3, #1
 800560a:	61fb      	str	r3, [r7, #28]
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	2b0f      	cmp	r3, #15
 8005610:	f67f ae90 	bls.w	8005334 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005614:	bf00      	nop
 8005616:	bf00      	nop
 8005618:	3724      	adds	r7, #36	; 0x24
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	40023800 	.word	0x40023800
 8005628:	40013800 	.word	0x40013800
 800562c:	40020000 	.word	0x40020000
 8005630:	40020400 	.word	0x40020400
 8005634:	40020800 	.word	0x40020800
 8005638:	40020c00 	.word	0x40020c00
 800563c:	40021000 	.word	0x40021000
 8005640:	40021400 	.word	0x40021400
 8005644:	40021800 	.word	0x40021800
 8005648:	40021c00 	.word	0x40021c00
 800564c:	40013c00 	.word	0x40013c00

08005650 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005650:	b480      	push	{r7}
 8005652:	b085      	sub	sp, #20
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	460b      	mov	r3, r1
 800565a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	691a      	ldr	r2, [r3, #16]
 8005660:	887b      	ldrh	r3, [r7, #2]
 8005662:	4013      	ands	r3, r2
 8005664:	2b00      	cmp	r3, #0
 8005666:	d002      	beq.n	800566e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005668:	2301      	movs	r3, #1
 800566a:	73fb      	strb	r3, [r7, #15]
 800566c:	e001      	b.n	8005672 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800566e:	2300      	movs	r3, #0
 8005670:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005672:	7bfb      	ldrb	r3, [r7, #15]
}
 8005674:	4618      	mov	r0, r3
 8005676:	3714      	adds	r7, #20
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005680:	b480      	push	{r7}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	460b      	mov	r3, r1
 800568a:	807b      	strh	r3, [r7, #2]
 800568c:	4613      	mov	r3, r2
 800568e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005690:	787b      	ldrb	r3, [r7, #1]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d003      	beq.n	800569e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005696:	887a      	ldrh	r2, [r7, #2]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800569c:	e003      	b.n	80056a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800569e:	887b      	ldrh	r3, [r7, #2]
 80056a0:	041a      	lsls	r2, r3, #16
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	619a      	str	r2, [r3, #24]
}
 80056a6:	bf00      	nop
 80056a8:	370c      	adds	r7, #12
 80056aa:	46bd      	mov	sp, r7
 80056ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b0:	4770      	bx	lr

080056b2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80056b2:	b480      	push	{r7}
 80056b4:	b085      	sub	sp, #20
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	6078      	str	r0, [r7, #4]
 80056ba:	460b      	mov	r3, r1
 80056bc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	695b      	ldr	r3, [r3, #20]
 80056c2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80056c4:	887a      	ldrh	r2, [r7, #2]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	4013      	ands	r3, r2
 80056ca:	041a      	lsls	r2, r3, #16
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	43d9      	mvns	r1, r3
 80056d0:	887b      	ldrh	r3, [r7, #2]
 80056d2:	400b      	ands	r3, r1
 80056d4:	431a      	orrs	r2, r3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	619a      	str	r2, [r3, #24]
}
 80056da:	bf00      	nop
 80056dc:	3714      	adds	r7, #20
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
	...

080056e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b084      	sub	sp, #16
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d101      	bne.n	80056fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	e12b      	b.n	8005952 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005700:	b2db      	uxtb	r3, r3
 8005702:	2b00      	cmp	r3, #0
 8005704:	d106      	bne.n	8005714 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2200      	movs	r2, #0
 800570a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f7fd fd72 	bl	80031f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2224      	movs	r2, #36	; 0x24
 8005718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f022 0201 	bic.w	r2, r2, #1
 800572a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800573a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800574a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800574c:	f001 f89a 	bl	8006884 <HAL_RCC_GetPCLK1Freq>
 8005750:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	4a81      	ldr	r2, [pc, #516]	; (800595c <HAL_I2C_Init+0x274>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d807      	bhi.n	800576c <HAL_I2C_Init+0x84>
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	4a80      	ldr	r2, [pc, #512]	; (8005960 <HAL_I2C_Init+0x278>)
 8005760:	4293      	cmp	r3, r2
 8005762:	bf94      	ite	ls
 8005764:	2301      	movls	r3, #1
 8005766:	2300      	movhi	r3, #0
 8005768:	b2db      	uxtb	r3, r3
 800576a:	e006      	b.n	800577a <HAL_I2C_Init+0x92>
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	4a7d      	ldr	r2, [pc, #500]	; (8005964 <HAL_I2C_Init+0x27c>)
 8005770:	4293      	cmp	r3, r2
 8005772:	bf94      	ite	ls
 8005774:	2301      	movls	r3, #1
 8005776:	2300      	movhi	r3, #0
 8005778:	b2db      	uxtb	r3, r3
 800577a:	2b00      	cmp	r3, #0
 800577c:	d001      	beq.n	8005782 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	e0e7      	b.n	8005952 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	4a78      	ldr	r2, [pc, #480]	; (8005968 <HAL_I2C_Init+0x280>)
 8005786:	fba2 2303 	umull	r2, r3, r2, r3
 800578a:	0c9b      	lsrs	r3, r3, #18
 800578c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68ba      	ldr	r2, [r7, #8]
 800579e:	430a      	orrs	r2, r1
 80057a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	6a1b      	ldr	r3, [r3, #32]
 80057a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	4a6a      	ldr	r2, [pc, #424]	; (800595c <HAL_I2C_Init+0x274>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d802      	bhi.n	80057bc <HAL_I2C_Init+0xd4>
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	3301      	adds	r3, #1
 80057ba:	e009      	b.n	80057d0 <HAL_I2C_Init+0xe8>
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80057c2:	fb02 f303 	mul.w	r3, r2, r3
 80057c6:	4a69      	ldr	r2, [pc, #420]	; (800596c <HAL_I2C_Init+0x284>)
 80057c8:	fba2 2303 	umull	r2, r3, r2, r3
 80057cc:	099b      	lsrs	r3, r3, #6
 80057ce:	3301      	adds	r3, #1
 80057d0:	687a      	ldr	r2, [r7, #4]
 80057d2:	6812      	ldr	r2, [r2, #0]
 80057d4:	430b      	orrs	r3, r1
 80057d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	69db      	ldr	r3, [r3, #28]
 80057de:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80057e2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	495c      	ldr	r1, [pc, #368]	; (800595c <HAL_I2C_Init+0x274>)
 80057ec:	428b      	cmp	r3, r1
 80057ee:	d819      	bhi.n	8005824 <HAL_I2C_Init+0x13c>
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	1e59      	subs	r1, r3, #1
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	005b      	lsls	r3, r3, #1
 80057fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80057fe:	1c59      	adds	r1, r3, #1
 8005800:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005804:	400b      	ands	r3, r1
 8005806:	2b00      	cmp	r3, #0
 8005808:	d00a      	beq.n	8005820 <HAL_I2C_Init+0x138>
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	1e59      	subs	r1, r3, #1
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	005b      	lsls	r3, r3, #1
 8005814:	fbb1 f3f3 	udiv	r3, r1, r3
 8005818:	3301      	adds	r3, #1
 800581a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800581e:	e051      	b.n	80058c4 <HAL_I2C_Init+0x1dc>
 8005820:	2304      	movs	r3, #4
 8005822:	e04f      	b.n	80058c4 <HAL_I2C_Init+0x1dc>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d111      	bne.n	8005850 <HAL_I2C_Init+0x168>
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	1e58      	subs	r0, r3, #1
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6859      	ldr	r1, [r3, #4]
 8005834:	460b      	mov	r3, r1
 8005836:	005b      	lsls	r3, r3, #1
 8005838:	440b      	add	r3, r1
 800583a:	fbb0 f3f3 	udiv	r3, r0, r3
 800583e:	3301      	adds	r3, #1
 8005840:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005844:	2b00      	cmp	r3, #0
 8005846:	bf0c      	ite	eq
 8005848:	2301      	moveq	r3, #1
 800584a:	2300      	movne	r3, #0
 800584c:	b2db      	uxtb	r3, r3
 800584e:	e012      	b.n	8005876 <HAL_I2C_Init+0x18e>
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	1e58      	subs	r0, r3, #1
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6859      	ldr	r1, [r3, #4]
 8005858:	460b      	mov	r3, r1
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	440b      	add	r3, r1
 800585e:	0099      	lsls	r1, r3, #2
 8005860:	440b      	add	r3, r1
 8005862:	fbb0 f3f3 	udiv	r3, r0, r3
 8005866:	3301      	adds	r3, #1
 8005868:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800586c:	2b00      	cmp	r3, #0
 800586e:	bf0c      	ite	eq
 8005870:	2301      	moveq	r3, #1
 8005872:	2300      	movne	r3, #0
 8005874:	b2db      	uxtb	r3, r3
 8005876:	2b00      	cmp	r3, #0
 8005878:	d001      	beq.n	800587e <HAL_I2C_Init+0x196>
 800587a:	2301      	movs	r3, #1
 800587c:	e022      	b.n	80058c4 <HAL_I2C_Init+0x1dc>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d10e      	bne.n	80058a4 <HAL_I2C_Init+0x1bc>
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	1e58      	subs	r0, r3, #1
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6859      	ldr	r1, [r3, #4]
 800588e:	460b      	mov	r3, r1
 8005890:	005b      	lsls	r3, r3, #1
 8005892:	440b      	add	r3, r1
 8005894:	fbb0 f3f3 	udiv	r3, r0, r3
 8005898:	3301      	adds	r3, #1
 800589a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800589e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80058a2:	e00f      	b.n	80058c4 <HAL_I2C_Init+0x1dc>
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	1e58      	subs	r0, r3, #1
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6859      	ldr	r1, [r3, #4]
 80058ac:	460b      	mov	r3, r1
 80058ae:	009b      	lsls	r3, r3, #2
 80058b0:	440b      	add	r3, r1
 80058b2:	0099      	lsls	r1, r3, #2
 80058b4:	440b      	add	r3, r1
 80058b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80058ba:	3301      	adds	r3, #1
 80058bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80058c4:	6879      	ldr	r1, [r7, #4]
 80058c6:	6809      	ldr	r1, [r1, #0]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	69da      	ldr	r2, [r3, #28]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	431a      	orrs	r2, r3
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	430a      	orrs	r2, r1
 80058e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80058f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80058f6:	687a      	ldr	r2, [r7, #4]
 80058f8:	6911      	ldr	r1, [r2, #16]
 80058fa:	687a      	ldr	r2, [r7, #4]
 80058fc:	68d2      	ldr	r2, [r2, #12]
 80058fe:	4311      	orrs	r1, r2
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	6812      	ldr	r2, [r2, #0]
 8005904:	430b      	orrs	r3, r1
 8005906:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68db      	ldr	r3, [r3, #12]
 800590e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	695a      	ldr	r2, [r3, #20]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	699b      	ldr	r3, [r3, #24]
 800591a:	431a      	orrs	r2, r3
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	430a      	orrs	r2, r1
 8005922:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f042 0201 	orr.w	r2, r2, #1
 8005932:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2200      	movs	r2, #0
 8005938:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2220      	movs	r2, #32
 800593e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005950:	2300      	movs	r3, #0
}
 8005952:	4618      	mov	r0, r3
 8005954:	3710      	adds	r7, #16
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	000186a0 	.word	0x000186a0
 8005960:	001e847f 	.word	0x001e847f
 8005964:	003d08ff 	.word	0x003d08ff
 8005968:	431bde83 	.word	0x431bde83
 800596c:	10624dd3 	.word	0x10624dd3

08005970 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b088      	sub	sp, #32
 8005974:	af02      	add	r7, sp, #8
 8005976:	60f8      	str	r0, [r7, #12]
 8005978:	607a      	str	r2, [r7, #4]
 800597a:	461a      	mov	r2, r3
 800597c:	460b      	mov	r3, r1
 800597e:	817b      	strh	r3, [r7, #10]
 8005980:	4613      	mov	r3, r2
 8005982:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005984:	f7fe fb72 	bl	800406c <HAL_GetTick>
 8005988:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005990:	b2db      	uxtb	r3, r3
 8005992:	2b20      	cmp	r3, #32
 8005994:	f040 80e0 	bne.w	8005b58 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	9300      	str	r3, [sp, #0]
 800599c:	2319      	movs	r3, #25
 800599e:	2201      	movs	r2, #1
 80059a0:	4970      	ldr	r1, [pc, #448]	; (8005b64 <HAL_I2C_Master_Transmit+0x1f4>)
 80059a2:	68f8      	ldr	r0, [r7, #12]
 80059a4:	f000 f964 	bl	8005c70 <I2C_WaitOnFlagUntilTimeout>
 80059a8:	4603      	mov	r3, r0
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d001      	beq.n	80059b2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80059ae:	2302      	movs	r3, #2
 80059b0:	e0d3      	b.n	8005b5a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d101      	bne.n	80059c0 <HAL_I2C_Master_Transmit+0x50>
 80059bc:	2302      	movs	r3, #2
 80059be:	e0cc      	b.n	8005b5a <HAL_I2C_Master_Transmit+0x1ea>
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2201      	movs	r2, #1
 80059c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f003 0301 	and.w	r3, r3, #1
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d007      	beq.n	80059e6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f042 0201 	orr.w	r2, r2, #1
 80059e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059f4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2221      	movs	r2, #33	; 0x21
 80059fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2210      	movs	r2, #16
 8005a02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	893a      	ldrh	r2, [r7, #8]
 8005a16:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a1c:	b29a      	uxth	r2, r3
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	4a50      	ldr	r2, [pc, #320]	; (8005b68 <HAL_I2C_Master_Transmit+0x1f8>)
 8005a26:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005a28:	8979      	ldrh	r1, [r7, #10]
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	6a3a      	ldr	r2, [r7, #32]
 8005a2e:	68f8      	ldr	r0, [r7, #12]
 8005a30:	f000 f89c 	bl	8005b6c <I2C_MasterRequestWrite>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d001      	beq.n	8005a3e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e08d      	b.n	8005b5a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a3e:	2300      	movs	r3, #0
 8005a40:	613b      	str	r3, [r7, #16]
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	695b      	ldr	r3, [r3, #20]
 8005a48:	613b      	str	r3, [r7, #16]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	699b      	ldr	r3, [r3, #24]
 8005a50:	613b      	str	r3, [r7, #16]
 8005a52:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005a54:	e066      	b.n	8005b24 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a56:	697a      	ldr	r2, [r7, #20]
 8005a58:	6a39      	ldr	r1, [r7, #32]
 8005a5a:	68f8      	ldr	r0, [r7, #12]
 8005a5c:	f000 f9de 	bl	8005e1c <I2C_WaitOnTXEFlagUntilTimeout>
 8005a60:	4603      	mov	r3, r0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00d      	beq.n	8005a82 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a6a:	2b04      	cmp	r3, #4
 8005a6c:	d107      	bne.n	8005a7e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a7c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e06b      	b.n	8005b5a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a86:	781a      	ldrb	r2, [r3, #0]
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a92:	1c5a      	adds	r2, r3, #1
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a9c:	b29b      	uxth	r3, r3
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	b29a      	uxth	r2, r3
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005aaa:	3b01      	subs	r3, #1
 8005aac:	b29a      	uxth	r2, r3
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	695b      	ldr	r3, [r3, #20]
 8005ab8:	f003 0304 	and.w	r3, r3, #4
 8005abc:	2b04      	cmp	r3, #4
 8005abe:	d11b      	bne.n	8005af8 <HAL_I2C_Master_Transmit+0x188>
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d017      	beq.n	8005af8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005acc:	781a      	ldrb	r2, [r3, #0]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad8:	1c5a      	adds	r2, r3, #1
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ae2:	b29b      	uxth	r3, r3
 8005ae4:	3b01      	subs	r3, #1
 8005ae6:	b29a      	uxth	r2, r3
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005af0:	3b01      	subs	r3, #1
 8005af2:	b29a      	uxth	r2, r3
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005af8:	697a      	ldr	r2, [r7, #20]
 8005afa:	6a39      	ldr	r1, [r7, #32]
 8005afc:	68f8      	ldr	r0, [r7, #12]
 8005afe:	f000 f9ce 	bl	8005e9e <I2C_WaitOnBTFFlagUntilTimeout>
 8005b02:	4603      	mov	r3, r0
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d00d      	beq.n	8005b24 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0c:	2b04      	cmp	r3, #4
 8005b0e:	d107      	bne.n	8005b20 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b1e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	e01a      	b.n	8005b5a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d194      	bne.n	8005a56 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2220      	movs	r2, #32
 8005b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005b54:	2300      	movs	r3, #0
 8005b56:	e000      	b.n	8005b5a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005b58:	2302      	movs	r3, #2
  }
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3718      	adds	r7, #24
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}
 8005b62:	bf00      	nop
 8005b64:	00100002 	.word	0x00100002
 8005b68:	ffff0000 	.word	0xffff0000

08005b6c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b088      	sub	sp, #32
 8005b70:	af02      	add	r7, sp, #8
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	607a      	str	r2, [r7, #4]
 8005b76:	603b      	str	r3, [r7, #0]
 8005b78:	460b      	mov	r3, r1
 8005b7a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b80:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	2b08      	cmp	r3, #8
 8005b86:	d006      	beq.n	8005b96 <I2C_MasterRequestWrite+0x2a>
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d003      	beq.n	8005b96 <I2C_MasterRequestWrite+0x2a>
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005b94:	d108      	bne.n	8005ba8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ba4:	601a      	str	r2, [r3, #0]
 8005ba6:	e00b      	b.n	8005bc0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bac:	2b12      	cmp	r3, #18
 8005bae:	d107      	bne.n	8005bc0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005bbe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	9300      	str	r3, [sp, #0]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005bcc:	68f8      	ldr	r0, [r7, #12]
 8005bce:	f000 f84f 	bl	8005c70 <I2C_WaitOnFlagUntilTimeout>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d00d      	beq.n	8005bf4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005be2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005be6:	d103      	bne.n	8005bf0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005bee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	e035      	b.n	8005c60 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	691b      	ldr	r3, [r3, #16]
 8005bf8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005bfc:	d108      	bne.n	8005c10 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005bfe:	897b      	ldrh	r3, [r7, #10]
 8005c00:	b2db      	uxtb	r3, r3
 8005c02:	461a      	mov	r2, r3
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005c0c:	611a      	str	r2, [r3, #16]
 8005c0e:	e01b      	b.n	8005c48 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005c10:	897b      	ldrh	r3, [r7, #10]
 8005c12:	11db      	asrs	r3, r3, #7
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	f003 0306 	and.w	r3, r3, #6
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	f063 030f 	orn	r3, r3, #15
 8005c20:	b2da      	uxtb	r2, r3
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	687a      	ldr	r2, [r7, #4]
 8005c2c:	490e      	ldr	r1, [pc, #56]	; (8005c68 <I2C_MasterRequestWrite+0xfc>)
 8005c2e:	68f8      	ldr	r0, [r7, #12]
 8005c30:	f000 f875 	bl	8005d1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c34:	4603      	mov	r3, r0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d001      	beq.n	8005c3e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e010      	b.n	8005c60 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005c3e:	897b      	ldrh	r3, [r7, #10]
 8005c40:	b2da      	uxtb	r2, r3
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	687a      	ldr	r2, [r7, #4]
 8005c4c:	4907      	ldr	r1, [pc, #28]	; (8005c6c <I2C_MasterRequestWrite+0x100>)
 8005c4e:	68f8      	ldr	r0, [r7, #12]
 8005c50:	f000 f865 	bl	8005d1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c54:	4603      	mov	r3, r0
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d001      	beq.n	8005c5e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e000      	b.n	8005c60 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005c5e:	2300      	movs	r3, #0
}
 8005c60:	4618      	mov	r0, r3
 8005c62:	3718      	adds	r7, #24
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}
 8005c68:	00010008 	.word	0x00010008
 8005c6c:	00010002 	.word	0x00010002

08005c70 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b084      	sub	sp, #16
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	60f8      	str	r0, [r7, #12]
 8005c78:	60b9      	str	r1, [r7, #8]
 8005c7a:	603b      	str	r3, [r7, #0]
 8005c7c:	4613      	mov	r3, r2
 8005c7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c80:	e025      	b.n	8005cce <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c88:	d021      	beq.n	8005cce <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c8a:	f7fe f9ef 	bl	800406c <HAL_GetTick>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	1ad3      	subs	r3, r2, r3
 8005c94:	683a      	ldr	r2, [r7, #0]
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d302      	bcc.n	8005ca0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d116      	bne.n	8005cce <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2220      	movs	r2, #32
 8005caa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cba:	f043 0220 	orr.w	r2, r3, #32
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e023      	b.n	8005d16 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	0c1b      	lsrs	r3, r3, #16
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	d10d      	bne.n	8005cf4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	695b      	ldr	r3, [r3, #20]
 8005cde:	43da      	mvns	r2, r3
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	bf0c      	ite	eq
 8005cea:	2301      	moveq	r3, #1
 8005cec:	2300      	movne	r3, #0
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	e00c      	b.n	8005d0e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	699b      	ldr	r3, [r3, #24]
 8005cfa:	43da      	mvns	r2, r3
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	4013      	ands	r3, r2
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	bf0c      	ite	eq
 8005d06:	2301      	moveq	r3, #1
 8005d08:	2300      	movne	r3, #0
 8005d0a:	b2db      	uxtb	r3, r3
 8005d0c:	461a      	mov	r2, r3
 8005d0e:	79fb      	ldrb	r3, [r7, #7]
 8005d10:	429a      	cmp	r2, r3
 8005d12:	d0b6      	beq.n	8005c82 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005d14:	2300      	movs	r3, #0
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	3710      	adds	r7, #16
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}

08005d1e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005d1e:	b580      	push	{r7, lr}
 8005d20:	b084      	sub	sp, #16
 8005d22:	af00      	add	r7, sp, #0
 8005d24:	60f8      	str	r0, [r7, #12]
 8005d26:	60b9      	str	r1, [r7, #8]
 8005d28:	607a      	str	r2, [r7, #4]
 8005d2a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005d2c:	e051      	b.n	8005dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	695b      	ldr	r3, [r3, #20]
 8005d34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d3c:	d123      	bne.n	8005d86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d4c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005d56:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2220      	movs	r2, #32
 8005d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d72:	f043 0204 	orr.w	r2, r3, #4
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e046      	b.n	8005e14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d8c:	d021      	beq.n	8005dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d8e:	f7fe f96d 	bl	800406c <HAL_GetTick>
 8005d92:	4602      	mov	r2, r0
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	1ad3      	subs	r3, r2, r3
 8005d98:	687a      	ldr	r2, [r7, #4]
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d302      	bcc.n	8005da4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d116      	bne.n	8005dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	2200      	movs	r2, #0
 8005da8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2220      	movs	r2, #32
 8005dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dbe:	f043 0220 	orr.w	r2, r3, #32
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e020      	b.n	8005e14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	0c1b      	lsrs	r3, r3, #16
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d10c      	bne.n	8005df6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	695b      	ldr	r3, [r3, #20]
 8005de2:	43da      	mvns	r2, r3
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	4013      	ands	r3, r2
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	bf14      	ite	ne
 8005dee:	2301      	movne	r3, #1
 8005df0:	2300      	moveq	r3, #0
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	e00b      	b.n	8005e0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	699b      	ldr	r3, [r3, #24]
 8005dfc:	43da      	mvns	r2, r3
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	4013      	ands	r3, r2
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	bf14      	ite	ne
 8005e08:	2301      	movne	r3, #1
 8005e0a:	2300      	moveq	r3, #0
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d18d      	bne.n	8005d2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005e12:	2300      	movs	r3, #0
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3710      	adds	r7, #16
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}

08005e1c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b084      	sub	sp, #16
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	60f8      	str	r0, [r7, #12]
 8005e24:	60b9      	str	r1, [r7, #8]
 8005e26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005e28:	e02d      	b.n	8005e86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f000 f878 	bl	8005f20 <I2C_IsAcknowledgeFailed>
 8005e30:	4603      	mov	r3, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d001      	beq.n	8005e3a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	e02d      	b.n	8005e96 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e40:	d021      	beq.n	8005e86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e42:	f7fe f913 	bl	800406c <HAL_GetTick>
 8005e46:	4602      	mov	r2, r0
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	1ad3      	subs	r3, r2, r3
 8005e4c:	68ba      	ldr	r2, [r7, #8]
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d302      	bcc.n	8005e58 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d116      	bne.n	8005e86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2220      	movs	r2, #32
 8005e62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e72:	f043 0220 	orr.w	r2, r3, #32
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	e007      	b.n	8005e96 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	695b      	ldr	r3, [r3, #20]
 8005e8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e90:	2b80      	cmp	r3, #128	; 0x80
 8005e92:	d1ca      	bne.n	8005e2a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005e94:	2300      	movs	r3, #0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3710      	adds	r7, #16
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}

08005e9e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e9e:	b580      	push	{r7, lr}
 8005ea0:	b084      	sub	sp, #16
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	60f8      	str	r0, [r7, #12]
 8005ea6:	60b9      	str	r1, [r7, #8]
 8005ea8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005eaa:	e02d      	b.n	8005f08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005eac:	68f8      	ldr	r0, [r7, #12]
 8005eae:	f000 f837 	bl	8005f20 <I2C_IsAcknowledgeFailed>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d001      	beq.n	8005ebc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e02d      	b.n	8005f18 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ec2:	d021      	beq.n	8005f08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ec4:	f7fe f8d2 	bl	800406c <HAL_GetTick>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	1ad3      	subs	r3, r2, r3
 8005ece:	68ba      	ldr	r2, [r7, #8]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d302      	bcc.n	8005eda <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d116      	bne.n	8005f08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2200      	movs	r2, #0
 8005ede:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2220      	movs	r2, #32
 8005ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2200      	movs	r2, #0
 8005eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ef4:	f043 0220 	orr.w	r2, r3, #32
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2200      	movs	r2, #0
 8005f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e007      	b.n	8005f18 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	695b      	ldr	r3, [r3, #20]
 8005f0e:	f003 0304 	and.w	r3, r3, #4
 8005f12:	2b04      	cmp	r3, #4
 8005f14:	d1ca      	bne.n	8005eac <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005f16:	2300      	movs	r3, #0
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3710      	adds	r7, #16
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b083      	sub	sp, #12
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	695b      	ldr	r3, [r3, #20]
 8005f2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f36:	d11b      	bne.n	8005f70 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f40:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2200      	movs	r2, #0
 8005f46:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2220      	movs	r2, #32
 8005f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f5c:	f043 0204 	orr.w	r2, r3, #4
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e000      	b.n	8005f72 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005f70:	2300      	movs	r3, #0
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	370c      	adds	r7, #12
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr

08005f7e <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8005f7e:	b580      	push	{r7, lr}
 8005f80:	b084      	sub	sp, #16
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d101      	bne.n	8005f90 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e034      	b.n	8005ffa <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8005f98:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f245 5255 	movw	r2, #21845	; 0x5555
 8005fa2:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	687a      	ldr	r2, [r7, #4]
 8005faa:	6852      	ldr	r2, [r2, #4]
 8005fac:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	687a      	ldr	r2, [r7, #4]
 8005fb4:	6892      	ldr	r2, [r2, #8]
 8005fb6:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8005fb8:	f7fe f858 	bl	800406c <HAL_GetTick>
 8005fbc:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005fbe:	e00f      	b.n	8005fe0 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8005fc0:	f7fe f854 	bl	800406c <HAL_GetTick>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	1ad3      	subs	r3, r2, r3
 8005fca:	2b31      	cmp	r3, #49	; 0x31
 8005fcc:	d908      	bls.n	8005fe0 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	f003 0303 	and.w	r3, r3, #3
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d001      	beq.n	8005fe0 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8005fdc:	2303      	movs	r3, #3
 8005fde:	e00c      	b.n	8005ffa <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	f003 0303 	and.w	r3, r3, #3
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d1e8      	bne.n	8005fc0 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005ff6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005ff8:	2300      	movs	r3, #0
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3710      	adds	r7, #16
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8006002:	b480      	push	{r7}
 8006004:	b083      	sub	sp, #12
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8006012:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006014:	2300      	movs	r3, #0
}
 8006016:	4618      	mov	r0, r3
 8006018:	370c      	adds	r7, #12
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr
	...

08006024 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b086      	sub	sp, #24
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d101      	bne.n	8006036 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	e267      	b.n	8006506 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f003 0301 	and.w	r3, r3, #1
 800603e:	2b00      	cmp	r3, #0
 8006040:	d075      	beq.n	800612e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006042:	4b88      	ldr	r3, [pc, #544]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	f003 030c 	and.w	r3, r3, #12
 800604a:	2b04      	cmp	r3, #4
 800604c:	d00c      	beq.n	8006068 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800604e:	4b85      	ldr	r3, [pc, #532]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006056:	2b08      	cmp	r3, #8
 8006058:	d112      	bne.n	8006080 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800605a:	4b82      	ldr	r3, [pc, #520]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006062:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006066:	d10b      	bne.n	8006080 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006068:	4b7e      	ldr	r3, [pc, #504]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006070:	2b00      	cmp	r3, #0
 8006072:	d05b      	beq.n	800612c <HAL_RCC_OscConfig+0x108>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d157      	bne.n	800612c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	e242      	b.n	8006506 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006088:	d106      	bne.n	8006098 <HAL_RCC_OscConfig+0x74>
 800608a:	4b76      	ldr	r3, [pc, #472]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a75      	ldr	r2, [pc, #468]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 8006090:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006094:	6013      	str	r3, [r2, #0]
 8006096:	e01d      	b.n	80060d4 <HAL_RCC_OscConfig+0xb0>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80060a0:	d10c      	bne.n	80060bc <HAL_RCC_OscConfig+0x98>
 80060a2:	4b70      	ldr	r3, [pc, #448]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a6f      	ldr	r2, [pc, #444]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 80060a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80060ac:	6013      	str	r3, [r2, #0]
 80060ae:	4b6d      	ldr	r3, [pc, #436]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a6c      	ldr	r2, [pc, #432]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 80060b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060b8:	6013      	str	r3, [r2, #0]
 80060ba:	e00b      	b.n	80060d4 <HAL_RCC_OscConfig+0xb0>
 80060bc:	4b69      	ldr	r3, [pc, #420]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a68      	ldr	r2, [pc, #416]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 80060c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060c6:	6013      	str	r3, [r2, #0]
 80060c8:	4b66      	ldr	r3, [pc, #408]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a65      	ldr	r2, [pc, #404]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 80060ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80060d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d013      	beq.n	8006104 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060dc:	f7fd ffc6 	bl	800406c <HAL_GetTick>
 80060e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060e2:	e008      	b.n	80060f6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80060e4:	f7fd ffc2 	bl	800406c <HAL_GetTick>
 80060e8:	4602      	mov	r2, r0
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	2b64      	cmp	r3, #100	; 0x64
 80060f0:	d901      	bls.n	80060f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80060f2:	2303      	movs	r3, #3
 80060f4:	e207      	b.n	8006506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060f6:	4b5b      	ldr	r3, [pc, #364]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d0f0      	beq.n	80060e4 <HAL_RCC_OscConfig+0xc0>
 8006102:	e014      	b.n	800612e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006104:	f7fd ffb2 	bl	800406c <HAL_GetTick>
 8006108:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800610a:	e008      	b.n	800611e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800610c:	f7fd ffae 	bl	800406c <HAL_GetTick>
 8006110:	4602      	mov	r2, r0
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	2b64      	cmp	r3, #100	; 0x64
 8006118:	d901      	bls.n	800611e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e1f3      	b.n	8006506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800611e:	4b51      	ldr	r3, [pc, #324]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006126:	2b00      	cmp	r3, #0
 8006128:	d1f0      	bne.n	800610c <HAL_RCC_OscConfig+0xe8>
 800612a:	e000      	b.n	800612e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800612c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f003 0302 	and.w	r3, r3, #2
 8006136:	2b00      	cmp	r3, #0
 8006138:	d063      	beq.n	8006202 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800613a:	4b4a      	ldr	r3, [pc, #296]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	f003 030c 	and.w	r3, r3, #12
 8006142:	2b00      	cmp	r3, #0
 8006144:	d00b      	beq.n	800615e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006146:	4b47      	ldr	r3, [pc, #284]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800614e:	2b08      	cmp	r3, #8
 8006150:	d11c      	bne.n	800618c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006152:	4b44      	ldr	r3, [pc, #272]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800615a:	2b00      	cmp	r3, #0
 800615c:	d116      	bne.n	800618c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800615e:	4b41      	ldr	r3, [pc, #260]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f003 0302 	and.w	r3, r3, #2
 8006166:	2b00      	cmp	r3, #0
 8006168:	d005      	beq.n	8006176 <HAL_RCC_OscConfig+0x152>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	2b01      	cmp	r3, #1
 8006170:	d001      	beq.n	8006176 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e1c7      	b.n	8006506 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006176:	4b3b      	ldr	r3, [pc, #236]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	691b      	ldr	r3, [r3, #16]
 8006182:	00db      	lsls	r3, r3, #3
 8006184:	4937      	ldr	r1, [pc, #220]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 8006186:	4313      	orrs	r3, r2
 8006188:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800618a:	e03a      	b.n	8006202 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d020      	beq.n	80061d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006194:	4b34      	ldr	r3, [pc, #208]	; (8006268 <HAL_RCC_OscConfig+0x244>)
 8006196:	2201      	movs	r2, #1
 8006198:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800619a:	f7fd ff67 	bl	800406c <HAL_GetTick>
 800619e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061a0:	e008      	b.n	80061b4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80061a2:	f7fd ff63 	bl	800406c <HAL_GetTick>
 80061a6:	4602      	mov	r2, r0
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	2b02      	cmp	r3, #2
 80061ae:	d901      	bls.n	80061b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	e1a8      	b.n	8006506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061b4:	4b2b      	ldr	r3, [pc, #172]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f003 0302 	and.w	r3, r3, #2
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d0f0      	beq.n	80061a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061c0:	4b28      	ldr	r3, [pc, #160]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	691b      	ldr	r3, [r3, #16]
 80061cc:	00db      	lsls	r3, r3, #3
 80061ce:	4925      	ldr	r1, [pc, #148]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 80061d0:	4313      	orrs	r3, r2
 80061d2:	600b      	str	r3, [r1, #0]
 80061d4:	e015      	b.n	8006202 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80061d6:	4b24      	ldr	r3, [pc, #144]	; (8006268 <HAL_RCC_OscConfig+0x244>)
 80061d8:	2200      	movs	r2, #0
 80061da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061dc:	f7fd ff46 	bl	800406c <HAL_GetTick>
 80061e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80061e2:	e008      	b.n	80061f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80061e4:	f7fd ff42 	bl	800406c <HAL_GetTick>
 80061e8:	4602      	mov	r2, r0
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	1ad3      	subs	r3, r2, r3
 80061ee:	2b02      	cmp	r3, #2
 80061f0:	d901      	bls.n	80061f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80061f2:	2303      	movs	r3, #3
 80061f4:	e187      	b.n	8006506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80061f6:	4b1b      	ldr	r3, [pc, #108]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f003 0302 	and.w	r3, r3, #2
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d1f0      	bne.n	80061e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f003 0308 	and.w	r3, r3, #8
 800620a:	2b00      	cmp	r3, #0
 800620c:	d036      	beq.n	800627c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	695b      	ldr	r3, [r3, #20]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d016      	beq.n	8006244 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006216:	4b15      	ldr	r3, [pc, #84]	; (800626c <HAL_RCC_OscConfig+0x248>)
 8006218:	2201      	movs	r2, #1
 800621a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800621c:	f7fd ff26 	bl	800406c <HAL_GetTick>
 8006220:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006222:	e008      	b.n	8006236 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006224:	f7fd ff22 	bl	800406c <HAL_GetTick>
 8006228:	4602      	mov	r2, r0
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	1ad3      	subs	r3, r2, r3
 800622e:	2b02      	cmp	r3, #2
 8006230:	d901      	bls.n	8006236 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006232:	2303      	movs	r3, #3
 8006234:	e167      	b.n	8006506 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006236:	4b0b      	ldr	r3, [pc, #44]	; (8006264 <HAL_RCC_OscConfig+0x240>)
 8006238:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800623a:	f003 0302 	and.w	r3, r3, #2
 800623e:	2b00      	cmp	r3, #0
 8006240:	d0f0      	beq.n	8006224 <HAL_RCC_OscConfig+0x200>
 8006242:	e01b      	b.n	800627c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006244:	4b09      	ldr	r3, [pc, #36]	; (800626c <HAL_RCC_OscConfig+0x248>)
 8006246:	2200      	movs	r2, #0
 8006248:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800624a:	f7fd ff0f 	bl	800406c <HAL_GetTick>
 800624e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006250:	e00e      	b.n	8006270 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006252:	f7fd ff0b 	bl	800406c <HAL_GetTick>
 8006256:	4602      	mov	r2, r0
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	1ad3      	subs	r3, r2, r3
 800625c:	2b02      	cmp	r3, #2
 800625e:	d907      	bls.n	8006270 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006260:	2303      	movs	r3, #3
 8006262:	e150      	b.n	8006506 <HAL_RCC_OscConfig+0x4e2>
 8006264:	40023800 	.word	0x40023800
 8006268:	42470000 	.word	0x42470000
 800626c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006270:	4b88      	ldr	r3, [pc, #544]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 8006272:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006274:	f003 0302 	and.w	r3, r3, #2
 8006278:	2b00      	cmp	r3, #0
 800627a:	d1ea      	bne.n	8006252 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f003 0304 	and.w	r3, r3, #4
 8006284:	2b00      	cmp	r3, #0
 8006286:	f000 8097 	beq.w	80063b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800628a:	2300      	movs	r3, #0
 800628c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800628e:	4b81      	ldr	r3, [pc, #516]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 8006290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006292:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006296:	2b00      	cmp	r3, #0
 8006298:	d10f      	bne.n	80062ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800629a:	2300      	movs	r3, #0
 800629c:	60bb      	str	r3, [r7, #8]
 800629e:	4b7d      	ldr	r3, [pc, #500]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 80062a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062a2:	4a7c      	ldr	r2, [pc, #496]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 80062a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062a8:	6413      	str	r3, [r2, #64]	; 0x40
 80062aa:	4b7a      	ldr	r3, [pc, #488]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 80062ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062b2:	60bb      	str	r3, [r7, #8]
 80062b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062b6:	2301      	movs	r3, #1
 80062b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062ba:	4b77      	ldr	r3, [pc, #476]	; (8006498 <HAL_RCC_OscConfig+0x474>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d118      	bne.n	80062f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80062c6:	4b74      	ldr	r3, [pc, #464]	; (8006498 <HAL_RCC_OscConfig+0x474>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a73      	ldr	r2, [pc, #460]	; (8006498 <HAL_RCC_OscConfig+0x474>)
 80062cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80062d2:	f7fd fecb 	bl	800406c <HAL_GetTick>
 80062d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062d8:	e008      	b.n	80062ec <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062da:	f7fd fec7 	bl	800406c <HAL_GetTick>
 80062de:	4602      	mov	r2, r0
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	1ad3      	subs	r3, r2, r3
 80062e4:	2b02      	cmp	r3, #2
 80062e6:	d901      	bls.n	80062ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80062e8:	2303      	movs	r3, #3
 80062ea:	e10c      	b.n	8006506 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062ec:	4b6a      	ldr	r3, [pc, #424]	; (8006498 <HAL_RCC_OscConfig+0x474>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d0f0      	beq.n	80062da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	d106      	bne.n	800630e <HAL_RCC_OscConfig+0x2ea>
 8006300:	4b64      	ldr	r3, [pc, #400]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 8006302:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006304:	4a63      	ldr	r2, [pc, #396]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 8006306:	f043 0301 	orr.w	r3, r3, #1
 800630a:	6713      	str	r3, [r2, #112]	; 0x70
 800630c:	e01c      	b.n	8006348 <HAL_RCC_OscConfig+0x324>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	2b05      	cmp	r3, #5
 8006314:	d10c      	bne.n	8006330 <HAL_RCC_OscConfig+0x30c>
 8006316:	4b5f      	ldr	r3, [pc, #380]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 8006318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800631a:	4a5e      	ldr	r2, [pc, #376]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 800631c:	f043 0304 	orr.w	r3, r3, #4
 8006320:	6713      	str	r3, [r2, #112]	; 0x70
 8006322:	4b5c      	ldr	r3, [pc, #368]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 8006324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006326:	4a5b      	ldr	r2, [pc, #364]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 8006328:	f043 0301 	orr.w	r3, r3, #1
 800632c:	6713      	str	r3, [r2, #112]	; 0x70
 800632e:	e00b      	b.n	8006348 <HAL_RCC_OscConfig+0x324>
 8006330:	4b58      	ldr	r3, [pc, #352]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 8006332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006334:	4a57      	ldr	r2, [pc, #348]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 8006336:	f023 0301 	bic.w	r3, r3, #1
 800633a:	6713      	str	r3, [r2, #112]	; 0x70
 800633c:	4b55      	ldr	r3, [pc, #340]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 800633e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006340:	4a54      	ldr	r2, [pc, #336]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 8006342:	f023 0304 	bic.w	r3, r3, #4
 8006346:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d015      	beq.n	800637c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006350:	f7fd fe8c 	bl	800406c <HAL_GetTick>
 8006354:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006356:	e00a      	b.n	800636e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006358:	f7fd fe88 	bl	800406c <HAL_GetTick>
 800635c:	4602      	mov	r2, r0
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	1ad3      	subs	r3, r2, r3
 8006362:	f241 3288 	movw	r2, #5000	; 0x1388
 8006366:	4293      	cmp	r3, r2
 8006368:	d901      	bls.n	800636e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800636a:	2303      	movs	r3, #3
 800636c:	e0cb      	b.n	8006506 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800636e:	4b49      	ldr	r3, [pc, #292]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 8006370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006372:	f003 0302 	and.w	r3, r3, #2
 8006376:	2b00      	cmp	r3, #0
 8006378:	d0ee      	beq.n	8006358 <HAL_RCC_OscConfig+0x334>
 800637a:	e014      	b.n	80063a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800637c:	f7fd fe76 	bl	800406c <HAL_GetTick>
 8006380:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006382:	e00a      	b.n	800639a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006384:	f7fd fe72 	bl	800406c <HAL_GetTick>
 8006388:	4602      	mov	r2, r0
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	1ad3      	subs	r3, r2, r3
 800638e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006392:	4293      	cmp	r3, r2
 8006394:	d901      	bls.n	800639a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006396:	2303      	movs	r3, #3
 8006398:	e0b5      	b.n	8006506 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800639a:	4b3e      	ldr	r3, [pc, #248]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 800639c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800639e:	f003 0302 	and.w	r3, r3, #2
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d1ee      	bne.n	8006384 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80063a6:	7dfb      	ldrb	r3, [r7, #23]
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d105      	bne.n	80063b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063ac:	4b39      	ldr	r3, [pc, #228]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 80063ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063b0:	4a38      	ldr	r2, [pc, #224]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 80063b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80063b6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	699b      	ldr	r3, [r3, #24]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	f000 80a1 	beq.w	8006504 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80063c2:	4b34      	ldr	r3, [pc, #208]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	f003 030c 	and.w	r3, r3, #12
 80063ca:	2b08      	cmp	r3, #8
 80063cc:	d05c      	beq.n	8006488 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	699b      	ldr	r3, [r3, #24]
 80063d2:	2b02      	cmp	r3, #2
 80063d4:	d141      	bne.n	800645a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063d6:	4b31      	ldr	r3, [pc, #196]	; (800649c <HAL_RCC_OscConfig+0x478>)
 80063d8:	2200      	movs	r2, #0
 80063da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063dc:	f7fd fe46 	bl	800406c <HAL_GetTick>
 80063e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063e2:	e008      	b.n	80063f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80063e4:	f7fd fe42 	bl	800406c <HAL_GetTick>
 80063e8:	4602      	mov	r2, r0
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	1ad3      	subs	r3, r2, r3
 80063ee:	2b02      	cmp	r3, #2
 80063f0:	d901      	bls.n	80063f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80063f2:	2303      	movs	r3, #3
 80063f4:	e087      	b.n	8006506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063f6:	4b27      	ldr	r3, [pc, #156]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d1f0      	bne.n	80063e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	69da      	ldr	r2, [r3, #28]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6a1b      	ldr	r3, [r3, #32]
 800640a:	431a      	orrs	r2, r3
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006410:	019b      	lsls	r3, r3, #6
 8006412:	431a      	orrs	r2, r3
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006418:	085b      	lsrs	r3, r3, #1
 800641a:	3b01      	subs	r3, #1
 800641c:	041b      	lsls	r3, r3, #16
 800641e:	431a      	orrs	r2, r3
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006424:	061b      	lsls	r3, r3, #24
 8006426:	491b      	ldr	r1, [pc, #108]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 8006428:	4313      	orrs	r3, r2
 800642a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800642c:	4b1b      	ldr	r3, [pc, #108]	; (800649c <HAL_RCC_OscConfig+0x478>)
 800642e:	2201      	movs	r2, #1
 8006430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006432:	f7fd fe1b 	bl	800406c <HAL_GetTick>
 8006436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006438:	e008      	b.n	800644c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800643a:	f7fd fe17 	bl	800406c <HAL_GetTick>
 800643e:	4602      	mov	r2, r0
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	1ad3      	subs	r3, r2, r3
 8006444:	2b02      	cmp	r3, #2
 8006446:	d901      	bls.n	800644c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006448:	2303      	movs	r3, #3
 800644a:	e05c      	b.n	8006506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800644c:	4b11      	ldr	r3, [pc, #68]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006454:	2b00      	cmp	r3, #0
 8006456:	d0f0      	beq.n	800643a <HAL_RCC_OscConfig+0x416>
 8006458:	e054      	b.n	8006504 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800645a:	4b10      	ldr	r3, [pc, #64]	; (800649c <HAL_RCC_OscConfig+0x478>)
 800645c:	2200      	movs	r2, #0
 800645e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006460:	f7fd fe04 	bl	800406c <HAL_GetTick>
 8006464:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006466:	e008      	b.n	800647a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006468:	f7fd fe00 	bl	800406c <HAL_GetTick>
 800646c:	4602      	mov	r2, r0
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	1ad3      	subs	r3, r2, r3
 8006472:	2b02      	cmp	r3, #2
 8006474:	d901      	bls.n	800647a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006476:	2303      	movs	r3, #3
 8006478:	e045      	b.n	8006506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800647a:	4b06      	ldr	r3, [pc, #24]	; (8006494 <HAL_RCC_OscConfig+0x470>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006482:	2b00      	cmp	r3, #0
 8006484:	d1f0      	bne.n	8006468 <HAL_RCC_OscConfig+0x444>
 8006486:	e03d      	b.n	8006504 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	699b      	ldr	r3, [r3, #24]
 800648c:	2b01      	cmp	r3, #1
 800648e:	d107      	bne.n	80064a0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	e038      	b.n	8006506 <HAL_RCC_OscConfig+0x4e2>
 8006494:	40023800 	.word	0x40023800
 8006498:	40007000 	.word	0x40007000
 800649c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80064a0:	4b1b      	ldr	r3, [pc, #108]	; (8006510 <HAL_RCC_OscConfig+0x4ec>)
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	699b      	ldr	r3, [r3, #24]
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	d028      	beq.n	8006500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064b8:	429a      	cmp	r2, r3
 80064ba:	d121      	bne.n	8006500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064c6:	429a      	cmp	r2, r3
 80064c8:	d11a      	bne.n	8006500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80064ca:	68fa      	ldr	r2, [r7, #12]
 80064cc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80064d0:	4013      	ands	r3, r2
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80064d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80064d8:	4293      	cmp	r3, r2
 80064da:	d111      	bne.n	8006500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064e6:	085b      	lsrs	r3, r3, #1
 80064e8:	3b01      	subs	r3, #1
 80064ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d107      	bne.n	8006500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80064fc:	429a      	cmp	r2, r3
 80064fe:	d001      	beq.n	8006504 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	e000      	b.n	8006506 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006504:	2300      	movs	r3, #0
}
 8006506:	4618      	mov	r0, r3
 8006508:	3718      	adds	r7, #24
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}
 800650e:	bf00      	nop
 8006510:	40023800 	.word	0x40023800

08006514 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
 800651c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d101      	bne.n	8006528 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	e0cc      	b.n	80066c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006528:	4b68      	ldr	r3, [pc, #416]	; (80066cc <HAL_RCC_ClockConfig+0x1b8>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f003 0307 	and.w	r3, r3, #7
 8006530:	683a      	ldr	r2, [r7, #0]
 8006532:	429a      	cmp	r2, r3
 8006534:	d90c      	bls.n	8006550 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006536:	4b65      	ldr	r3, [pc, #404]	; (80066cc <HAL_RCC_ClockConfig+0x1b8>)
 8006538:	683a      	ldr	r2, [r7, #0]
 800653a:	b2d2      	uxtb	r2, r2
 800653c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800653e:	4b63      	ldr	r3, [pc, #396]	; (80066cc <HAL_RCC_ClockConfig+0x1b8>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f003 0307 	and.w	r3, r3, #7
 8006546:	683a      	ldr	r2, [r7, #0]
 8006548:	429a      	cmp	r2, r3
 800654a:	d001      	beq.n	8006550 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800654c:	2301      	movs	r3, #1
 800654e:	e0b8      	b.n	80066c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f003 0302 	and.w	r3, r3, #2
 8006558:	2b00      	cmp	r3, #0
 800655a:	d020      	beq.n	800659e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 0304 	and.w	r3, r3, #4
 8006564:	2b00      	cmp	r3, #0
 8006566:	d005      	beq.n	8006574 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006568:	4b59      	ldr	r3, [pc, #356]	; (80066d0 <HAL_RCC_ClockConfig+0x1bc>)
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	4a58      	ldr	r2, [pc, #352]	; (80066d0 <HAL_RCC_ClockConfig+0x1bc>)
 800656e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006572:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f003 0308 	and.w	r3, r3, #8
 800657c:	2b00      	cmp	r3, #0
 800657e:	d005      	beq.n	800658c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006580:	4b53      	ldr	r3, [pc, #332]	; (80066d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006582:	689b      	ldr	r3, [r3, #8]
 8006584:	4a52      	ldr	r2, [pc, #328]	; (80066d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006586:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800658a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800658c:	4b50      	ldr	r3, [pc, #320]	; (80066d0 <HAL_RCC_ClockConfig+0x1bc>)
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	494d      	ldr	r1, [pc, #308]	; (80066d0 <HAL_RCC_ClockConfig+0x1bc>)
 800659a:	4313      	orrs	r3, r2
 800659c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f003 0301 	and.w	r3, r3, #1
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d044      	beq.n	8006634 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d107      	bne.n	80065c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065b2:	4b47      	ldr	r3, [pc, #284]	; (80066d0 <HAL_RCC_ClockConfig+0x1bc>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d119      	bne.n	80065f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065be:	2301      	movs	r3, #1
 80065c0:	e07f      	b.n	80066c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	685b      	ldr	r3, [r3, #4]
 80065c6:	2b02      	cmp	r3, #2
 80065c8:	d003      	beq.n	80065d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80065ce:	2b03      	cmp	r3, #3
 80065d0:	d107      	bne.n	80065e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065d2:	4b3f      	ldr	r3, [pc, #252]	; (80066d0 <HAL_RCC_ClockConfig+0x1bc>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d109      	bne.n	80065f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	e06f      	b.n	80066c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065e2:	4b3b      	ldr	r3, [pc, #236]	; (80066d0 <HAL_RCC_ClockConfig+0x1bc>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 0302 	and.w	r3, r3, #2
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d101      	bne.n	80065f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	e067      	b.n	80066c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80065f2:	4b37      	ldr	r3, [pc, #220]	; (80066d0 <HAL_RCC_ClockConfig+0x1bc>)
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	f023 0203 	bic.w	r2, r3, #3
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	4934      	ldr	r1, [pc, #208]	; (80066d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006600:	4313      	orrs	r3, r2
 8006602:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006604:	f7fd fd32 	bl	800406c <HAL_GetTick>
 8006608:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800660a:	e00a      	b.n	8006622 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800660c:	f7fd fd2e 	bl	800406c <HAL_GetTick>
 8006610:	4602      	mov	r2, r0
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	1ad3      	subs	r3, r2, r3
 8006616:	f241 3288 	movw	r2, #5000	; 0x1388
 800661a:	4293      	cmp	r3, r2
 800661c:	d901      	bls.n	8006622 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800661e:	2303      	movs	r3, #3
 8006620:	e04f      	b.n	80066c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006622:	4b2b      	ldr	r3, [pc, #172]	; (80066d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	f003 020c 	and.w	r2, r3, #12
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	009b      	lsls	r3, r3, #2
 8006630:	429a      	cmp	r2, r3
 8006632:	d1eb      	bne.n	800660c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006634:	4b25      	ldr	r3, [pc, #148]	; (80066cc <HAL_RCC_ClockConfig+0x1b8>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f003 0307 	and.w	r3, r3, #7
 800663c:	683a      	ldr	r2, [r7, #0]
 800663e:	429a      	cmp	r2, r3
 8006640:	d20c      	bcs.n	800665c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006642:	4b22      	ldr	r3, [pc, #136]	; (80066cc <HAL_RCC_ClockConfig+0x1b8>)
 8006644:	683a      	ldr	r2, [r7, #0]
 8006646:	b2d2      	uxtb	r2, r2
 8006648:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800664a:	4b20      	ldr	r3, [pc, #128]	; (80066cc <HAL_RCC_ClockConfig+0x1b8>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f003 0307 	and.w	r3, r3, #7
 8006652:	683a      	ldr	r2, [r7, #0]
 8006654:	429a      	cmp	r2, r3
 8006656:	d001      	beq.n	800665c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006658:	2301      	movs	r3, #1
 800665a:	e032      	b.n	80066c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f003 0304 	and.w	r3, r3, #4
 8006664:	2b00      	cmp	r3, #0
 8006666:	d008      	beq.n	800667a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006668:	4b19      	ldr	r3, [pc, #100]	; (80066d0 <HAL_RCC_ClockConfig+0x1bc>)
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	68db      	ldr	r3, [r3, #12]
 8006674:	4916      	ldr	r1, [pc, #88]	; (80066d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006676:	4313      	orrs	r3, r2
 8006678:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f003 0308 	and.w	r3, r3, #8
 8006682:	2b00      	cmp	r3, #0
 8006684:	d009      	beq.n	800669a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006686:	4b12      	ldr	r3, [pc, #72]	; (80066d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	691b      	ldr	r3, [r3, #16]
 8006692:	00db      	lsls	r3, r3, #3
 8006694:	490e      	ldr	r1, [pc, #56]	; (80066d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006696:	4313      	orrs	r3, r2
 8006698:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800669a:	f000 f821 	bl	80066e0 <HAL_RCC_GetSysClockFreq>
 800669e:	4602      	mov	r2, r0
 80066a0:	4b0b      	ldr	r3, [pc, #44]	; (80066d0 <HAL_RCC_ClockConfig+0x1bc>)
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	091b      	lsrs	r3, r3, #4
 80066a6:	f003 030f 	and.w	r3, r3, #15
 80066aa:	490a      	ldr	r1, [pc, #40]	; (80066d4 <HAL_RCC_ClockConfig+0x1c0>)
 80066ac:	5ccb      	ldrb	r3, [r1, r3]
 80066ae:	fa22 f303 	lsr.w	r3, r2, r3
 80066b2:	4a09      	ldr	r2, [pc, #36]	; (80066d8 <HAL_RCC_ClockConfig+0x1c4>)
 80066b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80066b6:	4b09      	ldr	r3, [pc, #36]	; (80066dc <HAL_RCC_ClockConfig+0x1c8>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4618      	mov	r0, r3
 80066bc:	f7fd fc92 	bl	8003fe4 <HAL_InitTick>

  return HAL_OK;
 80066c0:	2300      	movs	r3, #0
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3710      	adds	r7, #16
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	bf00      	nop
 80066cc:	40023c00 	.word	0x40023c00
 80066d0:	40023800 	.word	0x40023800
 80066d4:	0800de3c 	.word	0x0800de3c
 80066d8:	20000010 	.word	0x20000010
 80066dc:	20000014 	.word	0x20000014

080066e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80066e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066e4:	b090      	sub	sp, #64	; 0x40
 80066e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80066e8:	2300      	movs	r3, #0
 80066ea:	637b      	str	r3, [r7, #52]	; 0x34
 80066ec:	2300      	movs	r3, #0
 80066ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066f0:	2300      	movs	r3, #0
 80066f2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80066f4:	2300      	movs	r3, #0
 80066f6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80066f8:	4b59      	ldr	r3, [pc, #356]	; (8006860 <HAL_RCC_GetSysClockFreq+0x180>)
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	f003 030c 	and.w	r3, r3, #12
 8006700:	2b08      	cmp	r3, #8
 8006702:	d00d      	beq.n	8006720 <HAL_RCC_GetSysClockFreq+0x40>
 8006704:	2b08      	cmp	r3, #8
 8006706:	f200 80a1 	bhi.w	800684c <HAL_RCC_GetSysClockFreq+0x16c>
 800670a:	2b00      	cmp	r3, #0
 800670c:	d002      	beq.n	8006714 <HAL_RCC_GetSysClockFreq+0x34>
 800670e:	2b04      	cmp	r3, #4
 8006710:	d003      	beq.n	800671a <HAL_RCC_GetSysClockFreq+0x3a>
 8006712:	e09b      	b.n	800684c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006714:	4b53      	ldr	r3, [pc, #332]	; (8006864 <HAL_RCC_GetSysClockFreq+0x184>)
 8006716:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8006718:	e09b      	b.n	8006852 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800671a:	4b53      	ldr	r3, [pc, #332]	; (8006868 <HAL_RCC_GetSysClockFreq+0x188>)
 800671c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800671e:	e098      	b.n	8006852 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006720:	4b4f      	ldr	r3, [pc, #316]	; (8006860 <HAL_RCC_GetSysClockFreq+0x180>)
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006728:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800672a:	4b4d      	ldr	r3, [pc, #308]	; (8006860 <HAL_RCC_GetSysClockFreq+0x180>)
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006732:	2b00      	cmp	r3, #0
 8006734:	d028      	beq.n	8006788 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006736:	4b4a      	ldr	r3, [pc, #296]	; (8006860 <HAL_RCC_GetSysClockFreq+0x180>)
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	099b      	lsrs	r3, r3, #6
 800673c:	2200      	movs	r2, #0
 800673e:	623b      	str	r3, [r7, #32]
 8006740:	627a      	str	r2, [r7, #36]	; 0x24
 8006742:	6a3b      	ldr	r3, [r7, #32]
 8006744:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006748:	2100      	movs	r1, #0
 800674a:	4b47      	ldr	r3, [pc, #284]	; (8006868 <HAL_RCC_GetSysClockFreq+0x188>)
 800674c:	fb03 f201 	mul.w	r2, r3, r1
 8006750:	2300      	movs	r3, #0
 8006752:	fb00 f303 	mul.w	r3, r0, r3
 8006756:	4413      	add	r3, r2
 8006758:	4a43      	ldr	r2, [pc, #268]	; (8006868 <HAL_RCC_GetSysClockFreq+0x188>)
 800675a:	fba0 1202 	umull	r1, r2, r0, r2
 800675e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006760:	460a      	mov	r2, r1
 8006762:	62ba      	str	r2, [r7, #40]	; 0x28
 8006764:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006766:	4413      	add	r3, r2
 8006768:	62fb      	str	r3, [r7, #44]	; 0x2c
 800676a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800676c:	2200      	movs	r2, #0
 800676e:	61bb      	str	r3, [r7, #24]
 8006770:	61fa      	str	r2, [r7, #28]
 8006772:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006776:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800677a:	f7fa fa85 	bl	8000c88 <__aeabi_uldivmod>
 800677e:	4602      	mov	r2, r0
 8006780:	460b      	mov	r3, r1
 8006782:	4613      	mov	r3, r2
 8006784:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006786:	e053      	b.n	8006830 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006788:	4b35      	ldr	r3, [pc, #212]	; (8006860 <HAL_RCC_GetSysClockFreq+0x180>)
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	099b      	lsrs	r3, r3, #6
 800678e:	2200      	movs	r2, #0
 8006790:	613b      	str	r3, [r7, #16]
 8006792:	617a      	str	r2, [r7, #20]
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800679a:	f04f 0b00 	mov.w	fp, #0
 800679e:	4652      	mov	r2, sl
 80067a0:	465b      	mov	r3, fp
 80067a2:	f04f 0000 	mov.w	r0, #0
 80067a6:	f04f 0100 	mov.w	r1, #0
 80067aa:	0159      	lsls	r1, r3, #5
 80067ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80067b0:	0150      	lsls	r0, r2, #5
 80067b2:	4602      	mov	r2, r0
 80067b4:	460b      	mov	r3, r1
 80067b6:	ebb2 080a 	subs.w	r8, r2, sl
 80067ba:	eb63 090b 	sbc.w	r9, r3, fp
 80067be:	f04f 0200 	mov.w	r2, #0
 80067c2:	f04f 0300 	mov.w	r3, #0
 80067c6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80067ca:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80067ce:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80067d2:	ebb2 0408 	subs.w	r4, r2, r8
 80067d6:	eb63 0509 	sbc.w	r5, r3, r9
 80067da:	f04f 0200 	mov.w	r2, #0
 80067de:	f04f 0300 	mov.w	r3, #0
 80067e2:	00eb      	lsls	r3, r5, #3
 80067e4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80067e8:	00e2      	lsls	r2, r4, #3
 80067ea:	4614      	mov	r4, r2
 80067ec:	461d      	mov	r5, r3
 80067ee:	eb14 030a 	adds.w	r3, r4, sl
 80067f2:	603b      	str	r3, [r7, #0]
 80067f4:	eb45 030b 	adc.w	r3, r5, fp
 80067f8:	607b      	str	r3, [r7, #4]
 80067fa:	f04f 0200 	mov.w	r2, #0
 80067fe:	f04f 0300 	mov.w	r3, #0
 8006802:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006806:	4629      	mov	r1, r5
 8006808:	028b      	lsls	r3, r1, #10
 800680a:	4621      	mov	r1, r4
 800680c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006810:	4621      	mov	r1, r4
 8006812:	028a      	lsls	r2, r1, #10
 8006814:	4610      	mov	r0, r2
 8006816:	4619      	mov	r1, r3
 8006818:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800681a:	2200      	movs	r2, #0
 800681c:	60bb      	str	r3, [r7, #8]
 800681e:	60fa      	str	r2, [r7, #12]
 8006820:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006824:	f7fa fa30 	bl	8000c88 <__aeabi_uldivmod>
 8006828:	4602      	mov	r2, r0
 800682a:	460b      	mov	r3, r1
 800682c:	4613      	mov	r3, r2
 800682e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006830:	4b0b      	ldr	r3, [pc, #44]	; (8006860 <HAL_RCC_GetSysClockFreq+0x180>)
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	0c1b      	lsrs	r3, r3, #16
 8006836:	f003 0303 	and.w	r3, r3, #3
 800683a:	3301      	adds	r3, #1
 800683c:	005b      	lsls	r3, r3, #1
 800683e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8006840:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006844:	fbb2 f3f3 	udiv	r3, r2, r3
 8006848:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800684a:	e002      	b.n	8006852 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800684c:	4b05      	ldr	r3, [pc, #20]	; (8006864 <HAL_RCC_GetSysClockFreq+0x184>)
 800684e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006850:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006854:	4618      	mov	r0, r3
 8006856:	3740      	adds	r7, #64	; 0x40
 8006858:	46bd      	mov	sp, r7
 800685a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800685e:	bf00      	nop
 8006860:	40023800 	.word	0x40023800
 8006864:	00f42400 	.word	0x00f42400
 8006868:	017d7840 	.word	0x017d7840

0800686c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800686c:	b480      	push	{r7}
 800686e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006870:	4b03      	ldr	r3, [pc, #12]	; (8006880 <HAL_RCC_GetHCLKFreq+0x14>)
 8006872:	681b      	ldr	r3, [r3, #0]
}
 8006874:	4618      	mov	r0, r3
 8006876:	46bd      	mov	sp, r7
 8006878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687c:	4770      	bx	lr
 800687e:	bf00      	nop
 8006880:	20000010 	.word	0x20000010

08006884 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006888:	f7ff fff0 	bl	800686c <HAL_RCC_GetHCLKFreq>
 800688c:	4602      	mov	r2, r0
 800688e:	4b05      	ldr	r3, [pc, #20]	; (80068a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006890:	689b      	ldr	r3, [r3, #8]
 8006892:	0a9b      	lsrs	r3, r3, #10
 8006894:	f003 0307 	and.w	r3, r3, #7
 8006898:	4903      	ldr	r1, [pc, #12]	; (80068a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800689a:	5ccb      	ldrb	r3, [r1, r3]
 800689c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	bd80      	pop	{r7, pc}
 80068a4:	40023800 	.word	0x40023800
 80068a8:	0800de4c 	.word	0x0800de4c

080068ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80068b0:	f7ff ffdc 	bl	800686c <HAL_RCC_GetHCLKFreq>
 80068b4:	4602      	mov	r2, r0
 80068b6:	4b05      	ldr	r3, [pc, #20]	; (80068cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80068b8:	689b      	ldr	r3, [r3, #8]
 80068ba:	0b5b      	lsrs	r3, r3, #13
 80068bc:	f003 0307 	and.w	r3, r3, #7
 80068c0:	4903      	ldr	r1, [pc, #12]	; (80068d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80068c2:	5ccb      	ldrb	r3, [r1, r3]
 80068c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	40023800 	.word	0x40023800
 80068d0:	0800de4c 	.word	0x0800de4c

080068d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b082      	sub	sp, #8
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d101      	bne.n	80068e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e07b      	b.n	80069de <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d108      	bne.n	8006900 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068f6:	d009      	beq.n	800690c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	61da      	str	r2, [r3, #28]
 80068fe:	e005      	b.n	800690c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006918:	b2db      	uxtb	r3, r3
 800691a:	2b00      	cmp	r3, #0
 800691c:	d106      	bne.n	800692c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f7fc fcae 	bl	8003288 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2202      	movs	r2, #2
 8006930:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	681a      	ldr	r2, [r3, #0]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006942:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006954:	431a      	orrs	r2, r3
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	68db      	ldr	r3, [r3, #12]
 800695a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800695e:	431a      	orrs	r2, r3
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	691b      	ldr	r3, [r3, #16]
 8006964:	f003 0302 	and.w	r3, r3, #2
 8006968:	431a      	orrs	r2, r3
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	695b      	ldr	r3, [r3, #20]
 800696e:	f003 0301 	and.w	r3, r3, #1
 8006972:	431a      	orrs	r2, r3
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	699b      	ldr	r3, [r3, #24]
 8006978:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800697c:	431a      	orrs	r2, r3
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	69db      	ldr	r3, [r3, #28]
 8006982:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006986:	431a      	orrs	r2, r3
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6a1b      	ldr	r3, [r3, #32]
 800698c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006990:	ea42 0103 	orr.w	r1, r2, r3
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006998:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	430a      	orrs	r2, r1
 80069a2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	699b      	ldr	r3, [r3, #24]
 80069a8:	0c1b      	lsrs	r3, r3, #16
 80069aa:	f003 0104 	and.w	r1, r3, #4
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069b2:	f003 0210 	and.w	r2, r3, #16
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	430a      	orrs	r2, r1
 80069bc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	69da      	ldr	r2, [r3, #28]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80069cc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2201      	movs	r2, #1
 80069d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80069dc:	2300      	movs	r3, #0
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3708      	adds	r7, #8
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069e6:	b580      	push	{r7, lr}
 80069e8:	b088      	sub	sp, #32
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	60f8      	str	r0, [r7, #12]
 80069ee:	60b9      	str	r1, [r7, #8]
 80069f0:	603b      	str	r3, [r7, #0]
 80069f2:	4613      	mov	r3, r2
 80069f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80069f6:	2300      	movs	r3, #0
 80069f8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d101      	bne.n	8006a08 <HAL_SPI_Transmit+0x22>
 8006a04:	2302      	movs	r3, #2
 8006a06:	e126      	b.n	8006c56 <HAL_SPI_Transmit+0x270>
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a10:	f7fd fb2c 	bl	800406c <HAL_GetTick>
 8006a14:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006a16:	88fb      	ldrh	r3, [r7, #6]
 8006a18:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a20:	b2db      	uxtb	r3, r3
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d002      	beq.n	8006a2c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006a26:	2302      	movs	r3, #2
 8006a28:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006a2a:	e10b      	b.n	8006c44 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d002      	beq.n	8006a38 <HAL_SPI_Transmit+0x52>
 8006a32:	88fb      	ldrh	r3, [r7, #6]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d102      	bne.n	8006a3e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006a3c:	e102      	b.n	8006c44 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2203      	movs	r2, #3
 8006a42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	68ba      	ldr	r2, [r7, #8]
 8006a50:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	88fa      	ldrh	r2, [r7, #6]
 8006a56:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	88fa      	ldrh	r2, [r7, #6]
 8006a5c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2200      	movs	r2, #0
 8006a62:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2200      	movs	r2, #0
 8006a68:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2200      	movs	r2, #0
 8006a74:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a84:	d10f      	bne.n	8006aa6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a94:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006aa4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ab0:	2b40      	cmp	r3, #64	; 0x40
 8006ab2:	d007      	beq.n	8006ac4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ac2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006acc:	d14b      	bne.n	8006b66 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d002      	beq.n	8006adc <HAL_SPI_Transmit+0xf6>
 8006ad6:	8afb      	ldrh	r3, [r7, #22]
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d13e      	bne.n	8006b5a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ae0:	881a      	ldrh	r2, [r3, #0]
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aec:	1c9a      	adds	r2, r3, #2
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	3b01      	subs	r3, #1
 8006afa:	b29a      	uxth	r2, r3
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006b00:	e02b      	b.n	8006b5a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	f003 0302 	and.w	r3, r3, #2
 8006b0c:	2b02      	cmp	r3, #2
 8006b0e:	d112      	bne.n	8006b36 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b14:	881a      	ldrh	r2, [r3, #0]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b20:	1c9a      	adds	r2, r3, #2
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b2a:	b29b      	uxth	r3, r3
 8006b2c:	3b01      	subs	r3, #1
 8006b2e:	b29a      	uxth	r2, r3
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	86da      	strh	r2, [r3, #54]	; 0x36
 8006b34:	e011      	b.n	8006b5a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b36:	f7fd fa99 	bl	800406c <HAL_GetTick>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	69bb      	ldr	r3, [r7, #24]
 8006b3e:	1ad3      	subs	r3, r2, r3
 8006b40:	683a      	ldr	r2, [r7, #0]
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d803      	bhi.n	8006b4e <HAL_SPI_Transmit+0x168>
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b4c:	d102      	bne.n	8006b54 <HAL_SPI_Transmit+0x16e>
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d102      	bne.n	8006b5a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006b54:	2303      	movs	r3, #3
 8006b56:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006b58:	e074      	b.n	8006c44 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d1ce      	bne.n	8006b02 <HAL_SPI_Transmit+0x11c>
 8006b64:	e04c      	b.n	8006c00 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d002      	beq.n	8006b74 <HAL_SPI_Transmit+0x18e>
 8006b6e:	8afb      	ldrh	r3, [r7, #22]
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d140      	bne.n	8006bf6 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	330c      	adds	r3, #12
 8006b7e:	7812      	ldrb	r2, [r2, #0]
 8006b80:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b86:	1c5a      	adds	r2, r3, #1
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b90:	b29b      	uxth	r3, r3
 8006b92:	3b01      	subs	r3, #1
 8006b94:	b29a      	uxth	r2, r3
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006b9a:	e02c      	b.n	8006bf6 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	689b      	ldr	r3, [r3, #8]
 8006ba2:	f003 0302 	and.w	r3, r3, #2
 8006ba6:	2b02      	cmp	r3, #2
 8006ba8:	d113      	bne.n	8006bd2 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	330c      	adds	r3, #12
 8006bb4:	7812      	ldrb	r2, [r2, #0]
 8006bb6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bbc:	1c5a      	adds	r2, r3, #1
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	3b01      	subs	r3, #1
 8006bca:	b29a      	uxth	r2, r3
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	86da      	strh	r2, [r3, #54]	; 0x36
 8006bd0:	e011      	b.n	8006bf6 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006bd2:	f7fd fa4b 	bl	800406c <HAL_GetTick>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	69bb      	ldr	r3, [r7, #24]
 8006bda:	1ad3      	subs	r3, r2, r3
 8006bdc:	683a      	ldr	r2, [r7, #0]
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d803      	bhi.n	8006bea <HAL_SPI_Transmit+0x204>
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006be8:	d102      	bne.n	8006bf0 <HAL_SPI_Transmit+0x20a>
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d102      	bne.n	8006bf6 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006bf0:	2303      	movs	r3, #3
 8006bf2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006bf4:	e026      	b.n	8006c44 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d1cd      	bne.n	8006b9c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c00:	69ba      	ldr	r2, [r7, #24]
 8006c02:	6839      	ldr	r1, [r7, #0]
 8006c04:	68f8      	ldr	r0, [r7, #12]
 8006c06:	f000 fbd9 	bl	80073bc <SPI_EndRxTxTransaction>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d002      	beq.n	8006c16 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2220      	movs	r2, #32
 8006c14:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d10a      	bne.n	8006c34 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c1e:	2300      	movs	r3, #0
 8006c20:	613b      	str	r3, [r7, #16]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	613b      	str	r3, [r7, #16]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	613b      	str	r3, [r7, #16]
 8006c32:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d002      	beq.n	8006c42 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	77fb      	strb	r3, [r7, #31]
 8006c40:	e000      	b.n	8006c44 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006c42:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2201      	movs	r2, #1
 8006c48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006c54:	7ffb      	ldrb	r3, [r7, #31]
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	3720      	adds	r7, #32
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}

08006c5e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c5e:	b580      	push	{r7, lr}
 8006c60:	b088      	sub	sp, #32
 8006c62:	af02      	add	r7, sp, #8
 8006c64:	60f8      	str	r0, [r7, #12]
 8006c66:	60b9      	str	r1, [r7, #8]
 8006c68:	603b      	str	r3, [r7, #0]
 8006c6a:	4613      	mov	r3, r2
 8006c6c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c7a:	d112      	bne.n	8006ca2 <HAL_SPI_Receive+0x44>
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d10e      	bne.n	8006ca2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2204      	movs	r2, #4
 8006c88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006c8c:	88fa      	ldrh	r2, [r7, #6]
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	9300      	str	r3, [sp, #0]
 8006c92:	4613      	mov	r3, r2
 8006c94:	68ba      	ldr	r2, [r7, #8]
 8006c96:	68b9      	ldr	r1, [r7, #8]
 8006c98:	68f8      	ldr	r0, [r7, #12]
 8006c9a:	f000 f8f1 	bl	8006e80 <HAL_SPI_TransmitReceive>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	e0ea      	b.n	8006e78 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006ca8:	2b01      	cmp	r3, #1
 8006caa:	d101      	bne.n	8006cb0 <HAL_SPI_Receive+0x52>
 8006cac:	2302      	movs	r3, #2
 8006cae:	e0e3      	b.n	8006e78 <HAL_SPI_Receive+0x21a>
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006cb8:	f7fd f9d8 	bl	800406c <HAL_GetTick>
 8006cbc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006cc4:	b2db      	uxtb	r3, r3
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	d002      	beq.n	8006cd0 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006cca:	2302      	movs	r3, #2
 8006ccc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006cce:	e0ca      	b.n	8006e66 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d002      	beq.n	8006cdc <HAL_SPI_Receive+0x7e>
 8006cd6:	88fb      	ldrh	r3, [r7, #6]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d102      	bne.n	8006ce2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006ce0:	e0c1      	b.n	8006e66 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2204      	movs	r2, #4
 8006ce6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2200      	movs	r2, #0
 8006cee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	68ba      	ldr	r2, [r7, #8]
 8006cf4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	88fa      	ldrh	r2, [r7, #6]
 8006cfa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	88fa      	ldrh	r2, [r7, #6]
 8006d00:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2200      	movs	r2, #0
 8006d06:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2200      	movs	r2, #0
 8006d12:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2200      	movs	r2, #0
 8006d18:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d28:	d10f      	bne.n	8006d4a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d38:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	681a      	ldr	r2, [r3, #0]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006d48:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d54:	2b40      	cmp	r3, #64	; 0x40
 8006d56:	d007      	beq.n	8006d68 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006d66:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d162      	bne.n	8006e36 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006d70:	e02e      	b.n	8006dd0 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	f003 0301 	and.w	r3, r3, #1
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d115      	bne.n	8006dac <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f103 020c 	add.w	r2, r3, #12
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d8c:	7812      	ldrb	r2, [r2, #0]
 8006d8e:	b2d2      	uxtb	r2, r2
 8006d90:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d96:	1c5a      	adds	r2, r3, #1
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006da0:	b29b      	uxth	r3, r3
 8006da2:	3b01      	subs	r3, #1
 8006da4:	b29a      	uxth	r2, r3
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006daa:	e011      	b.n	8006dd0 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006dac:	f7fd f95e 	bl	800406c <HAL_GetTick>
 8006db0:	4602      	mov	r2, r0
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	1ad3      	subs	r3, r2, r3
 8006db6:	683a      	ldr	r2, [r7, #0]
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d803      	bhi.n	8006dc4 <HAL_SPI_Receive+0x166>
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dc2:	d102      	bne.n	8006dca <HAL_SPI_Receive+0x16c>
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d102      	bne.n	8006dd0 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8006dca:	2303      	movs	r3, #3
 8006dcc:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006dce:	e04a      	b.n	8006e66 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d1cb      	bne.n	8006d72 <HAL_SPI_Receive+0x114>
 8006dda:	e031      	b.n	8006e40 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	f003 0301 	and.w	r3, r3, #1
 8006de6:	2b01      	cmp	r3, #1
 8006de8:	d113      	bne.n	8006e12 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	68da      	ldr	r2, [r3, #12]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006df4:	b292      	uxth	r2, r2
 8006df6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dfc:	1c9a      	adds	r2, r3, #2
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e06:	b29b      	uxth	r3, r3
 8006e08:	3b01      	subs	r3, #1
 8006e0a:	b29a      	uxth	r2, r3
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006e10:	e011      	b.n	8006e36 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e12:	f7fd f92b 	bl	800406c <HAL_GetTick>
 8006e16:	4602      	mov	r2, r0
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	1ad3      	subs	r3, r2, r3
 8006e1c:	683a      	ldr	r2, [r7, #0]
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d803      	bhi.n	8006e2a <HAL_SPI_Receive+0x1cc>
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e28:	d102      	bne.n	8006e30 <HAL_SPI_Receive+0x1d2>
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d102      	bne.n	8006e36 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8006e30:	2303      	movs	r3, #3
 8006e32:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006e34:	e017      	b.n	8006e66 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d1cd      	bne.n	8006ddc <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006e40:	693a      	ldr	r2, [r7, #16]
 8006e42:	6839      	ldr	r1, [r7, #0]
 8006e44:	68f8      	ldr	r0, [r7, #12]
 8006e46:	f000 fa53 	bl	80072f0 <SPI_EndRxTransaction>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d002      	beq.n	8006e56 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2220      	movs	r2, #32
 8006e54:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d002      	beq.n	8006e64 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	75fb      	strb	r3, [r7, #23]
 8006e62:	e000      	b.n	8006e66 <HAL_SPI_Receive+0x208>
  }

error :
 8006e64:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2200      	movs	r2, #0
 8006e72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006e76:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3718      	adds	r7, #24
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}

08006e80 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b08c      	sub	sp, #48	; 0x30
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	60f8      	str	r0, [r7, #12]
 8006e88:	60b9      	str	r1, [r7, #8]
 8006e8a:	607a      	str	r2, [r7, #4]
 8006e8c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006e92:	2300      	movs	r3, #0
 8006e94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d101      	bne.n	8006ea6 <HAL_SPI_TransmitReceive+0x26>
 8006ea2:	2302      	movs	r3, #2
 8006ea4:	e18a      	b.n	80071bc <HAL_SPI_TransmitReceive+0x33c>
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006eae:	f7fd f8dd 	bl	800406c <HAL_GetTick>
 8006eb2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006eba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006ec4:	887b      	ldrh	r3, [r7, #2]
 8006ec6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006ec8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	d00f      	beq.n	8006ef0 <HAL_SPI_TransmitReceive+0x70>
 8006ed0:	69fb      	ldr	r3, [r7, #28]
 8006ed2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ed6:	d107      	bne.n	8006ee8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d103      	bne.n	8006ee8 <HAL_SPI_TransmitReceive+0x68>
 8006ee0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006ee4:	2b04      	cmp	r3, #4
 8006ee6:	d003      	beq.n	8006ef0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006ee8:	2302      	movs	r3, #2
 8006eea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006eee:	e15b      	b.n	80071a8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d005      	beq.n	8006f02 <HAL_SPI_TransmitReceive+0x82>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d002      	beq.n	8006f02 <HAL_SPI_TransmitReceive+0x82>
 8006efc:	887b      	ldrh	r3, [r7, #2]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d103      	bne.n	8006f0a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006f08:	e14e      	b.n	80071a8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	2b04      	cmp	r3, #4
 8006f14:	d003      	beq.n	8006f1e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2205      	movs	r2, #5
 8006f1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2200      	movs	r2, #0
 8006f22:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	687a      	ldr	r2, [r7, #4]
 8006f28:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	887a      	ldrh	r2, [r7, #2]
 8006f2e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	887a      	ldrh	r2, [r7, #2]
 8006f34:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	68ba      	ldr	r2, [r7, #8]
 8006f3a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	887a      	ldrh	r2, [r7, #2]
 8006f40:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	887a      	ldrh	r2, [r7, #2]
 8006f46:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2200      	movs	r2, #0
 8006f52:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f5e:	2b40      	cmp	r3, #64	; 0x40
 8006f60:	d007      	beq.n	8006f72 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	681a      	ldr	r2, [r3, #0]
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f70:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f7a:	d178      	bne.n	800706e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d002      	beq.n	8006f8a <HAL_SPI_TransmitReceive+0x10a>
 8006f84:	8b7b      	ldrh	r3, [r7, #26]
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	d166      	bne.n	8007058 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f8e:	881a      	ldrh	r2, [r3, #0]
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f9a:	1c9a      	adds	r2, r3, #2
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fa4:	b29b      	uxth	r3, r3
 8006fa6:	3b01      	subs	r3, #1
 8006fa8:	b29a      	uxth	r2, r3
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006fae:	e053      	b.n	8007058 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	689b      	ldr	r3, [r3, #8]
 8006fb6:	f003 0302 	and.w	r3, r3, #2
 8006fba:	2b02      	cmp	r3, #2
 8006fbc:	d11b      	bne.n	8006ff6 <HAL_SPI_TransmitReceive+0x176>
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d016      	beq.n	8006ff6 <HAL_SPI_TransmitReceive+0x176>
 8006fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fca:	2b01      	cmp	r3, #1
 8006fcc:	d113      	bne.n	8006ff6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fd2:	881a      	ldrh	r2, [r3, #0]
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fde:	1c9a      	adds	r2, r3, #2
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	3b01      	subs	r3, #1
 8006fec:	b29a      	uxth	r2, r3
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	f003 0301 	and.w	r3, r3, #1
 8007000:	2b01      	cmp	r3, #1
 8007002:	d119      	bne.n	8007038 <HAL_SPI_TransmitReceive+0x1b8>
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007008:	b29b      	uxth	r3, r3
 800700a:	2b00      	cmp	r3, #0
 800700c:	d014      	beq.n	8007038 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	68da      	ldr	r2, [r3, #12]
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007018:	b292      	uxth	r2, r2
 800701a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007020:	1c9a      	adds	r2, r3, #2
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800702a:	b29b      	uxth	r3, r3
 800702c:	3b01      	subs	r3, #1
 800702e:	b29a      	uxth	r2, r3
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007034:	2301      	movs	r3, #1
 8007036:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007038:	f7fd f818 	bl	800406c <HAL_GetTick>
 800703c:	4602      	mov	r2, r0
 800703e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007040:	1ad3      	subs	r3, r2, r3
 8007042:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007044:	429a      	cmp	r2, r3
 8007046:	d807      	bhi.n	8007058 <HAL_SPI_TransmitReceive+0x1d8>
 8007048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800704a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800704e:	d003      	beq.n	8007058 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007050:	2303      	movs	r3, #3
 8007052:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007056:	e0a7      	b.n	80071a8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800705c:	b29b      	uxth	r3, r3
 800705e:	2b00      	cmp	r3, #0
 8007060:	d1a6      	bne.n	8006fb0 <HAL_SPI_TransmitReceive+0x130>
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007066:	b29b      	uxth	r3, r3
 8007068:	2b00      	cmp	r3, #0
 800706a:	d1a1      	bne.n	8006fb0 <HAL_SPI_TransmitReceive+0x130>
 800706c:	e07c      	b.n	8007168 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d002      	beq.n	800707c <HAL_SPI_TransmitReceive+0x1fc>
 8007076:	8b7b      	ldrh	r3, [r7, #26]
 8007078:	2b01      	cmp	r3, #1
 800707a:	d16b      	bne.n	8007154 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	330c      	adds	r3, #12
 8007086:	7812      	ldrb	r2, [r2, #0]
 8007088:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800708e:	1c5a      	adds	r2, r3, #1
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007098:	b29b      	uxth	r3, r3
 800709a:	3b01      	subs	r3, #1
 800709c:	b29a      	uxth	r2, r3
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80070a2:	e057      	b.n	8007154 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	f003 0302 	and.w	r3, r3, #2
 80070ae:	2b02      	cmp	r3, #2
 80070b0:	d11c      	bne.n	80070ec <HAL_SPI_TransmitReceive+0x26c>
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070b6:	b29b      	uxth	r3, r3
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d017      	beq.n	80070ec <HAL_SPI_TransmitReceive+0x26c>
 80070bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070be:	2b01      	cmp	r3, #1
 80070c0:	d114      	bne.n	80070ec <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	330c      	adds	r3, #12
 80070cc:	7812      	ldrb	r2, [r2, #0]
 80070ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070d4:	1c5a      	adds	r2, r3, #1
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070de:	b29b      	uxth	r3, r3
 80070e0:	3b01      	subs	r3, #1
 80070e2:	b29a      	uxth	r2, r3
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80070e8:	2300      	movs	r3, #0
 80070ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	f003 0301 	and.w	r3, r3, #1
 80070f6:	2b01      	cmp	r3, #1
 80070f8:	d119      	bne.n	800712e <HAL_SPI_TransmitReceive+0x2ae>
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070fe:	b29b      	uxth	r3, r3
 8007100:	2b00      	cmp	r3, #0
 8007102:	d014      	beq.n	800712e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	68da      	ldr	r2, [r3, #12]
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800710e:	b2d2      	uxtb	r2, r2
 8007110:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007116:	1c5a      	adds	r2, r3, #1
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007120:	b29b      	uxth	r3, r3
 8007122:	3b01      	subs	r3, #1
 8007124:	b29a      	uxth	r2, r3
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800712a:	2301      	movs	r3, #1
 800712c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800712e:	f7fc ff9d 	bl	800406c <HAL_GetTick>
 8007132:	4602      	mov	r2, r0
 8007134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007136:	1ad3      	subs	r3, r2, r3
 8007138:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800713a:	429a      	cmp	r2, r3
 800713c:	d803      	bhi.n	8007146 <HAL_SPI_TransmitReceive+0x2c6>
 800713e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007144:	d102      	bne.n	800714c <HAL_SPI_TransmitReceive+0x2cc>
 8007146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007148:	2b00      	cmp	r3, #0
 800714a:	d103      	bne.n	8007154 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800714c:	2303      	movs	r3, #3
 800714e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007152:	e029      	b.n	80071a8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007158:	b29b      	uxth	r3, r3
 800715a:	2b00      	cmp	r3, #0
 800715c:	d1a2      	bne.n	80070a4 <HAL_SPI_TransmitReceive+0x224>
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007162:	b29b      	uxth	r3, r3
 8007164:	2b00      	cmp	r3, #0
 8007166:	d19d      	bne.n	80070a4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007168:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800716a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800716c:	68f8      	ldr	r0, [r7, #12]
 800716e:	f000 f925 	bl	80073bc <SPI_EndRxTxTransaction>
 8007172:	4603      	mov	r3, r0
 8007174:	2b00      	cmp	r3, #0
 8007176:	d006      	beq.n	8007186 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007178:	2301      	movs	r3, #1
 800717a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	2220      	movs	r2, #32
 8007182:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007184:	e010      	b.n	80071a8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d10b      	bne.n	80071a6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800718e:	2300      	movs	r3, #0
 8007190:	617b      	str	r3, [r7, #20]
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	68db      	ldr	r3, [r3, #12]
 8007198:	617b      	str	r3, [r7, #20]
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	617b      	str	r3, [r7, #20]
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	e000      	b.n	80071a8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80071a6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	2200      	movs	r2, #0
 80071b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80071b8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3730      	adds	r7, #48	; 0x30
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}

080071c4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b083      	sub	sp, #12
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80071d2:	b2db      	uxtb	r3, r3
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	370c      	adds	r7, #12
 80071d8:	46bd      	mov	sp, r7
 80071da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071de:	4770      	bx	lr

080071e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b088      	sub	sp, #32
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	60f8      	str	r0, [r7, #12]
 80071e8:	60b9      	str	r1, [r7, #8]
 80071ea:	603b      	str	r3, [r7, #0]
 80071ec:	4613      	mov	r3, r2
 80071ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80071f0:	f7fc ff3c 	bl	800406c <HAL_GetTick>
 80071f4:	4602      	mov	r2, r0
 80071f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071f8:	1a9b      	subs	r3, r3, r2
 80071fa:	683a      	ldr	r2, [r7, #0]
 80071fc:	4413      	add	r3, r2
 80071fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007200:	f7fc ff34 	bl	800406c <HAL_GetTick>
 8007204:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007206:	4b39      	ldr	r3, [pc, #228]	; (80072ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	015b      	lsls	r3, r3, #5
 800720c:	0d1b      	lsrs	r3, r3, #20
 800720e:	69fa      	ldr	r2, [r7, #28]
 8007210:	fb02 f303 	mul.w	r3, r2, r3
 8007214:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007216:	e054      	b.n	80072c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800721e:	d050      	beq.n	80072c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007220:	f7fc ff24 	bl	800406c <HAL_GetTick>
 8007224:	4602      	mov	r2, r0
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	1ad3      	subs	r3, r2, r3
 800722a:	69fa      	ldr	r2, [r7, #28]
 800722c:	429a      	cmp	r2, r3
 800722e:	d902      	bls.n	8007236 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007230:	69fb      	ldr	r3, [r7, #28]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d13d      	bne.n	80072b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	685a      	ldr	r2, [r3, #4]
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007244:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800724e:	d111      	bne.n	8007274 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007258:	d004      	beq.n	8007264 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	689b      	ldr	r3, [r3, #8]
 800725e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007262:	d107      	bne.n	8007274 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007272:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007278:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800727c:	d10f      	bne.n	800729e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	681a      	ldr	r2, [r3, #0]
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800728c:	601a      	str	r2, [r3, #0]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800729c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	2201      	movs	r2, #1
 80072a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	2200      	movs	r2, #0
 80072aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80072ae:	2303      	movs	r3, #3
 80072b0:	e017      	b.n	80072e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d101      	bne.n	80072bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80072b8:	2300      	movs	r3, #0
 80072ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	3b01      	subs	r3, #1
 80072c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	689a      	ldr	r2, [r3, #8]
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	4013      	ands	r3, r2
 80072cc:	68ba      	ldr	r2, [r7, #8]
 80072ce:	429a      	cmp	r2, r3
 80072d0:	bf0c      	ite	eq
 80072d2:	2301      	moveq	r3, #1
 80072d4:	2300      	movne	r3, #0
 80072d6:	b2db      	uxtb	r3, r3
 80072d8:	461a      	mov	r2, r3
 80072da:	79fb      	ldrb	r3, [r7, #7]
 80072dc:	429a      	cmp	r2, r3
 80072de:	d19b      	bne.n	8007218 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80072e0:	2300      	movs	r3, #0
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3720      	adds	r7, #32
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}
 80072ea:	bf00      	nop
 80072ec:	20000010 	.word	0x20000010

080072f0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b086      	sub	sp, #24
 80072f4:	af02      	add	r7, sp, #8
 80072f6:	60f8      	str	r0, [r7, #12]
 80072f8:	60b9      	str	r1, [r7, #8]
 80072fa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007304:	d111      	bne.n	800732a <SPI_EndRxTransaction+0x3a>
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	689b      	ldr	r3, [r3, #8]
 800730a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800730e:	d004      	beq.n	800731a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007318:	d107      	bne.n	800732a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	681a      	ldr	r2, [r3, #0]
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007328:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	685b      	ldr	r3, [r3, #4]
 800732e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007332:	d12a      	bne.n	800738a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800733c:	d012      	beq.n	8007364 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	9300      	str	r3, [sp, #0]
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	2200      	movs	r2, #0
 8007346:	2180      	movs	r1, #128	; 0x80
 8007348:	68f8      	ldr	r0, [r7, #12]
 800734a:	f7ff ff49 	bl	80071e0 <SPI_WaitFlagStateUntilTimeout>
 800734e:	4603      	mov	r3, r0
 8007350:	2b00      	cmp	r3, #0
 8007352:	d02d      	beq.n	80073b0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007358:	f043 0220 	orr.w	r2, r3, #32
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007360:	2303      	movs	r3, #3
 8007362:	e026      	b.n	80073b2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	9300      	str	r3, [sp, #0]
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	2200      	movs	r2, #0
 800736c:	2101      	movs	r1, #1
 800736e:	68f8      	ldr	r0, [r7, #12]
 8007370:	f7ff ff36 	bl	80071e0 <SPI_WaitFlagStateUntilTimeout>
 8007374:	4603      	mov	r3, r0
 8007376:	2b00      	cmp	r3, #0
 8007378:	d01a      	beq.n	80073b0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800737e:	f043 0220 	orr.w	r2, r3, #32
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007386:	2303      	movs	r3, #3
 8007388:	e013      	b.n	80073b2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	9300      	str	r3, [sp, #0]
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	2200      	movs	r2, #0
 8007392:	2101      	movs	r1, #1
 8007394:	68f8      	ldr	r0, [r7, #12]
 8007396:	f7ff ff23 	bl	80071e0 <SPI_WaitFlagStateUntilTimeout>
 800739a:	4603      	mov	r3, r0
 800739c:	2b00      	cmp	r3, #0
 800739e:	d007      	beq.n	80073b0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073a4:	f043 0220 	orr.w	r2, r3, #32
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80073ac:	2303      	movs	r3, #3
 80073ae:	e000      	b.n	80073b2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80073b0:	2300      	movs	r3, #0
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	3710      	adds	r7, #16
 80073b6:	46bd      	mov	sp, r7
 80073b8:	bd80      	pop	{r7, pc}
	...

080073bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b088      	sub	sp, #32
 80073c0:	af02      	add	r7, sp, #8
 80073c2:	60f8      	str	r0, [r7, #12]
 80073c4:	60b9      	str	r1, [r7, #8]
 80073c6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80073c8:	4b1b      	ldr	r3, [pc, #108]	; (8007438 <SPI_EndRxTxTransaction+0x7c>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a1b      	ldr	r2, [pc, #108]	; (800743c <SPI_EndRxTxTransaction+0x80>)
 80073ce:	fba2 2303 	umull	r2, r3, r2, r3
 80073d2:	0d5b      	lsrs	r3, r3, #21
 80073d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80073d8:	fb02 f303 	mul.w	r3, r2, r3
 80073dc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80073e6:	d112      	bne.n	800740e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	9300      	str	r3, [sp, #0]
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	2200      	movs	r2, #0
 80073f0:	2180      	movs	r1, #128	; 0x80
 80073f2:	68f8      	ldr	r0, [r7, #12]
 80073f4:	f7ff fef4 	bl	80071e0 <SPI_WaitFlagStateUntilTimeout>
 80073f8:	4603      	mov	r3, r0
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d016      	beq.n	800742c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007402:	f043 0220 	orr.w	r2, r3, #32
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800740a:	2303      	movs	r3, #3
 800740c:	e00f      	b.n	800742e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d00a      	beq.n	800742a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	3b01      	subs	r3, #1
 8007418:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	689b      	ldr	r3, [r3, #8]
 8007420:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007424:	2b80      	cmp	r3, #128	; 0x80
 8007426:	d0f2      	beq.n	800740e <SPI_EndRxTxTransaction+0x52>
 8007428:	e000      	b.n	800742c <SPI_EndRxTxTransaction+0x70>
        break;
 800742a:	bf00      	nop
  }

  return HAL_OK;
 800742c:	2300      	movs	r3, #0
}
 800742e:	4618      	mov	r0, r3
 8007430:	3718      	adds	r7, #24
 8007432:	46bd      	mov	sp, r7
 8007434:	bd80      	pop	{r7, pc}
 8007436:	bf00      	nop
 8007438:	20000010 	.word	0x20000010
 800743c:	165e9f81 	.word	0x165e9f81

08007440 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b082      	sub	sp, #8
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d101      	bne.n	8007452 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800744e:	2301      	movs	r3, #1
 8007450:	e041      	b.n	80074d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007458:	b2db      	uxtb	r3, r3
 800745a:	2b00      	cmp	r3, #0
 800745c:	d106      	bne.n	800746c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2200      	movs	r2, #0
 8007462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f7fb ff56 	bl	8003318 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2202      	movs	r2, #2
 8007470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681a      	ldr	r2, [r3, #0]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	3304      	adds	r3, #4
 800747c:	4619      	mov	r1, r3
 800747e:	4610      	mov	r0, r2
 8007480:	f000 fac4 	bl	8007a0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2201      	movs	r2, #1
 8007488:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2201      	movs	r2, #1
 8007490:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2201      	movs	r2, #1
 8007498:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2201      	movs	r2, #1
 80074a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2201      	movs	r2, #1
 80074b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2201      	movs	r2, #1
 80074b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2201      	movs	r2, #1
 80074c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2201      	movs	r2, #1
 80074c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2201      	movs	r2, #1
 80074d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80074d4:	2300      	movs	r3, #0
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3708      	adds	r7, #8
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
	...

080074e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b085      	sub	sp, #20
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d001      	beq.n	80074f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	e04e      	b.n	8007596 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2202      	movs	r2, #2
 80074fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	68da      	ldr	r2, [r3, #12]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f042 0201 	orr.w	r2, r2, #1
 800750e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a23      	ldr	r2, [pc, #140]	; (80075a4 <HAL_TIM_Base_Start_IT+0xc4>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d022      	beq.n	8007560 <HAL_TIM_Base_Start_IT+0x80>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007522:	d01d      	beq.n	8007560 <HAL_TIM_Base_Start_IT+0x80>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a1f      	ldr	r2, [pc, #124]	; (80075a8 <HAL_TIM_Base_Start_IT+0xc8>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d018      	beq.n	8007560 <HAL_TIM_Base_Start_IT+0x80>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4a1e      	ldr	r2, [pc, #120]	; (80075ac <HAL_TIM_Base_Start_IT+0xcc>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d013      	beq.n	8007560 <HAL_TIM_Base_Start_IT+0x80>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4a1c      	ldr	r2, [pc, #112]	; (80075b0 <HAL_TIM_Base_Start_IT+0xd0>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d00e      	beq.n	8007560 <HAL_TIM_Base_Start_IT+0x80>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	4a1b      	ldr	r2, [pc, #108]	; (80075b4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d009      	beq.n	8007560 <HAL_TIM_Base_Start_IT+0x80>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a19      	ldr	r2, [pc, #100]	; (80075b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d004      	beq.n	8007560 <HAL_TIM_Base_Start_IT+0x80>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4a18      	ldr	r2, [pc, #96]	; (80075bc <HAL_TIM_Base_Start_IT+0xdc>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d111      	bne.n	8007584 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	689b      	ldr	r3, [r3, #8]
 8007566:	f003 0307 	and.w	r3, r3, #7
 800756a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2b06      	cmp	r3, #6
 8007570:	d010      	beq.n	8007594 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f042 0201 	orr.w	r2, r2, #1
 8007580:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007582:	e007      	b.n	8007594 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f042 0201 	orr.w	r2, r2, #1
 8007592:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007594:	2300      	movs	r3, #0
}
 8007596:	4618      	mov	r0, r3
 8007598:	3714      	adds	r7, #20
 800759a:	46bd      	mov	sp, r7
 800759c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a0:	4770      	bx	lr
 80075a2:	bf00      	nop
 80075a4:	40010000 	.word	0x40010000
 80075a8:	40000400 	.word	0x40000400
 80075ac:	40000800 	.word	0x40000800
 80075b0:	40000c00 	.word	0x40000c00
 80075b4:	40010400 	.word	0x40010400
 80075b8:	40014000 	.word	0x40014000
 80075bc:	40001800 	.word	0x40001800

080075c0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b083      	sub	sp, #12
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	68da      	ldr	r2, [r3, #12]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f022 0201 	bic.w	r2, r2, #1
 80075d6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	6a1a      	ldr	r2, [r3, #32]
 80075de:	f241 1311 	movw	r3, #4369	; 0x1111
 80075e2:	4013      	ands	r3, r2
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d10f      	bne.n	8007608 <HAL_TIM_Base_Stop_IT+0x48>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	6a1a      	ldr	r2, [r3, #32]
 80075ee:	f240 4344 	movw	r3, #1092	; 0x444
 80075f2:	4013      	ands	r3, r2
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d107      	bne.n	8007608 <HAL_TIM_Base_Stop_IT+0x48>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	681a      	ldr	r2, [r3, #0]
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f022 0201 	bic.w	r2, r2, #1
 8007606:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2201      	movs	r2, #1
 800760c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007610:	2300      	movs	r3, #0
}
 8007612:	4618      	mov	r0, r3
 8007614:	370c      	adds	r7, #12
 8007616:	46bd      	mov	sp, r7
 8007618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761c:	4770      	bx	lr

0800761e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800761e:	b580      	push	{r7, lr}
 8007620:	b082      	sub	sp, #8
 8007622:	af00      	add	r7, sp, #0
 8007624:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	691b      	ldr	r3, [r3, #16]
 800762c:	f003 0302 	and.w	r3, r3, #2
 8007630:	2b02      	cmp	r3, #2
 8007632:	d122      	bne.n	800767a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	68db      	ldr	r3, [r3, #12]
 800763a:	f003 0302 	and.w	r3, r3, #2
 800763e:	2b02      	cmp	r3, #2
 8007640:	d11b      	bne.n	800767a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f06f 0202 	mvn.w	r2, #2
 800764a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2201      	movs	r2, #1
 8007650:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	699b      	ldr	r3, [r3, #24]
 8007658:	f003 0303 	and.w	r3, r3, #3
 800765c:	2b00      	cmp	r3, #0
 800765e:	d003      	beq.n	8007668 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007660:	6878      	ldr	r0, [r7, #4]
 8007662:	f000 f9b5 	bl	80079d0 <HAL_TIM_IC_CaptureCallback>
 8007666:	e005      	b.n	8007674 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f000 f9a7 	bl	80079bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f000 f9b8 	bl	80079e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2200      	movs	r2, #0
 8007678:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	691b      	ldr	r3, [r3, #16]
 8007680:	f003 0304 	and.w	r3, r3, #4
 8007684:	2b04      	cmp	r3, #4
 8007686:	d122      	bne.n	80076ce <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	68db      	ldr	r3, [r3, #12]
 800768e:	f003 0304 	and.w	r3, r3, #4
 8007692:	2b04      	cmp	r3, #4
 8007694:	d11b      	bne.n	80076ce <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f06f 0204 	mvn.w	r2, #4
 800769e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2202      	movs	r2, #2
 80076a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	699b      	ldr	r3, [r3, #24]
 80076ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d003      	beq.n	80076bc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f000 f98b 	bl	80079d0 <HAL_TIM_IC_CaptureCallback>
 80076ba:	e005      	b.n	80076c8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	f000 f97d 	bl	80079bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f000 f98e 	bl	80079e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2200      	movs	r2, #0
 80076cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	691b      	ldr	r3, [r3, #16]
 80076d4:	f003 0308 	and.w	r3, r3, #8
 80076d8:	2b08      	cmp	r3, #8
 80076da:	d122      	bne.n	8007722 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	68db      	ldr	r3, [r3, #12]
 80076e2:	f003 0308 	and.w	r3, r3, #8
 80076e6:	2b08      	cmp	r3, #8
 80076e8:	d11b      	bne.n	8007722 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f06f 0208 	mvn.w	r2, #8
 80076f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2204      	movs	r2, #4
 80076f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	69db      	ldr	r3, [r3, #28]
 8007700:	f003 0303 	and.w	r3, r3, #3
 8007704:	2b00      	cmp	r3, #0
 8007706:	d003      	beq.n	8007710 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f000 f961 	bl	80079d0 <HAL_TIM_IC_CaptureCallback>
 800770e:	e005      	b.n	800771c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f000 f953 	bl	80079bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f000 f964 	bl	80079e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2200      	movs	r2, #0
 8007720:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	691b      	ldr	r3, [r3, #16]
 8007728:	f003 0310 	and.w	r3, r3, #16
 800772c:	2b10      	cmp	r3, #16
 800772e:	d122      	bne.n	8007776 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	68db      	ldr	r3, [r3, #12]
 8007736:	f003 0310 	and.w	r3, r3, #16
 800773a:	2b10      	cmp	r3, #16
 800773c:	d11b      	bne.n	8007776 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f06f 0210 	mvn.w	r2, #16
 8007746:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2208      	movs	r2, #8
 800774c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	69db      	ldr	r3, [r3, #28]
 8007754:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007758:	2b00      	cmp	r3, #0
 800775a:	d003      	beq.n	8007764 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800775c:	6878      	ldr	r0, [r7, #4]
 800775e:	f000 f937 	bl	80079d0 <HAL_TIM_IC_CaptureCallback>
 8007762:	e005      	b.n	8007770 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f000 f929 	bl	80079bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 f93a 	bl	80079e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2200      	movs	r2, #0
 8007774:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	691b      	ldr	r3, [r3, #16]
 800777c:	f003 0301 	and.w	r3, r3, #1
 8007780:	2b01      	cmp	r3, #1
 8007782:	d10e      	bne.n	80077a2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	68db      	ldr	r3, [r3, #12]
 800778a:	f003 0301 	and.w	r3, r3, #1
 800778e:	2b01      	cmp	r3, #1
 8007790:	d107      	bne.n	80077a2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f06f 0201 	mvn.w	r2, #1
 800779a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f7fb f98b 	bl	8002ab8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	691b      	ldr	r3, [r3, #16]
 80077a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077ac:	2b80      	cmp	r3, #128	; 0x80
 80077ae:	d10e      	bne.n	80077ce <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	68db      	ldr	r3, [r3, #12]
 80077b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077ba:	2b80      	cmp	r3, #128	; 0x80
 80077bc:	d107      	bne.n	80077ce <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80077c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f000 fadf 	bl	8007d8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	691b      	ldr	r3, [r3, #16]
 80077d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077d8:	2b40      	cmp	r3, #64	; 0x40
 80077da:	d10e      	bne.n	80077fa <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	68db      	ldr	r3, [r3, #12]
 80077e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077e6:	2b40      	cmp	r3, #64	; 0x40
 80077e8:	d107      	bne.n	80077fa <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80077f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f000 f8ff 	bl	80079f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	691b      	ldr	r3, [r3, #16]
 8007800:	f003 0320 	and.w	r3, r3, #32
 8007804:	2b20      	cmp	r3, #32
 8007806:	d10e      	bne.n	8007826 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	f003 0320 	and.w	r3, r3, #32
 8007812:	2b20      	cmp	r3, #32
 8007814:	d107      	bne.n	8007826 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f06f 0220 	mvn.w	r2, #32
 800781e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f000 faa9 	bl	8007d78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007826:	bf00      	nop
 8007828:	3708      	adds	r7, #8
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}

0800782e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800782e:	b580      	push	{r7, lr}
 8007830:	b084      	sub	sp, #16
 8007832:	af00      	add	r7, sp, #0
 8007834:	6078      	str	r0, [r7, #4]
 8007836:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007838:	2300      	movs	r3, #0
 800783a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007842:	2b01      	cmp	r3, #1
 8007844:	d101      	bne.n	800784a <HAL_TIM_ConfigClockSource+0x1c>
 8007846:	2302      	movs	r3, #2
 8007848:	e0b4      	b.n	80079b4 <HAL_TIM_ConfigClockSource+0x186>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2201      	movs	r2, #1
 800784e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2202      	movs	r2, #2
 8007856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	689b      	ldr	r3, [r3, #8]
 8007860:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007868:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007870:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	68ba      	ldr	r2, [r7, #8]
 8007878:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007882:	d03e      	beq.n	8007902 <HAL_TIM_ConfigClockSource+0xd4>
 8007884:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007888:	f200 8087 	bhi.w	800799a <HAL_TIM_ConfigClockSource+0x16c>
 800788c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007890:	f000 8086 	beq.w	80079a0 <HAL_TIM_ConfigClockSource+0x172>
 8007894:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007898:	d87f      	bhi.n	800799a <HAL_TIM_ConfigClockSource+0x16c>
 800789a:	2b70      	cmp	r3, #112	; 0x70
 800789c:	d01a      	beq.n	80078d4 <HAL_TIM_ConfigClockSource+0xa6>
 800789e:	2b70      	cmp	r3, #112	; 0x70
 80078a0:	d87b      	bhi.n	800799a <HAL_TIM_ConfigClockSource+0x16c>
 80078a2:	2b60      	cmp	r3, #96	; 0x60
 80078a4:	d050      	beq.n	8007948 <HAL_TIM_ConfigClockSource+0x11a>
 80078a6:	2b60      	cmp	r3, #96	; 0x60
 80078a8:	d877      	bhi.n	800799a <HAL_TIM_ConfigClockSource+0x16c>
 80078aa:	2b50      	cmp	r3, #80	; 0x50
 80078ac:	d03c      	beq.n	8007928 <HAL_TIM_ConfigClockSource+0xfa>
 80078ae:	2b50      	cmp	r3, #80	; 0x50
 80078b0:	d873      	bhi.n	800799a <HAL_TIM_ConfigClockSource+0x16c>
 80078b2:	2b40      	cmp	r3, #64	; 0x40
 80078b4:	d058      	beq.n	8007968 <HAL_TIM_ConfigClockSource+0x13a>
 80078b6:	2b40      	cmp	r3, #64	; 0x40
 80078b8:	d86f      	bhi.n	800799a <HAL_TIM_ConfigClockSource+0x16c>
 80078ba:	2b30      	cmp	r3, #48	; 0x30
 80078bc:	d064      	beq.n	8007988 <HAL_TIM_ConfigClockSource+0x15a>
 80078be:	2b30      	cmp	r3, #48	; 0x30
 80078c0:	d86b      	bhi.n	800799a <HAL_TIM_ConfigClockSource+0x16c>
 80078c2:	2b20      	cmp	r3, #32
 80078c4:	d060      	beq.n	8007988 <HAL_TIM_ConfigClockSource+0x15a>
 80078c6:	2b20      	cmp	r3, #32
 80078c8:	d867      	bhi.n	800799a <HAL_TIM_ConfigClockSource+0x16c>
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d05c      	beq.n	8007988 <HAL_TIM_ConfigClockSource+0x15a>
 80078ce:	2b10      	cmp	r3, #16
 80078d0:	d05a      	beq.n	8007988 <HAL_TIM_ConfigClockSource+0x15a>
 80078d2:	e062      	b.n	800799a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6818      	ldr	r0, [r3, #0]
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	6899      	ldr	r1, [r3, #8]
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	685a      	ldr	r2, [r3, #4]
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	68db      	ldr	r3, [r3, #12]
 80078e4:	f000 f9ac 	bl	8007c40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80078f6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	68ba      	ldr	r2, [r7, #8]
 80078fe:	609a      	str	r2, [r3, #8]
      break;
 8007900:	e04f      	b.n	80079a2 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6818      	ldr	r0, [r3, #0]
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	6899      	ldr	r1, [r3, #8]
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	685a      	ldr	r2, [r3, #4]
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	68db      	ldr	r3, [r3, #12]
 8007912:	f000 f995 	bl	8007c40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	689a      	ldr	r2, [r3, #8]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007924:	609a      	str	r2, [r3, #8]
      break;
 8007926:	e03c      	b.n	80079a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6818      	ldr	r0, [r3, #0]
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	6859      	ldr	r1, [r3, #4]
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	68db      	ldr	r3, [r3, #12]
 8007934:	461a      	mov	r2, r3
 8007936:	f000 f909 	bl	8007b4c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	2150      	movs	r1, #80	; 0x50
 8007940:	4618      	mov	r0, r3
 8007942:	f000 f962 	bl	8007c0a <TIM_ITRx_SetConfig>
      break;
 8007946:	e02c      	b.n	80079a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6818      	ldr	r0, [r3, #0]
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	6859      	ldr	r1, [r3, #4]
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	68db      	ldr	r3, [r3, #12]
 8007954:	461a      	mov	r2, r3
 8007956:	f000 f928 	bl	8007baa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	2160      	movs	r1, #96	; 0x60
 8007960:	4618      	mov	r0, r3
 8007962:	f000 f952 	bl	8007c0a <TIM_ITRx_SetConfig>
      break;
 8007966:	e01c      	b.n	80079a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6818      	ldr	r0, [r3, #0]
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	6859      	ldr	r1, [r3, #4]
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	68db      	ldr	r3, [r3, #12]
 8007974:	461a      	mov	r2, r3
 8007976:	f000 f8e9 	bl	8007b4c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	2140      	movs	r1, #64	; 0x40
 8007980:	4618      	mov	r0, r3
 8007982:	f000 f942 	bl	8007c0a <TIM_ITRx_SetConfig>
      break;
 8007986:	e00c      	b.n	80079a2 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4619      	mov	r1, r3
 8007992:	4610      	mov	r0, r2
 8007994:	f000 f939 	bl	8007c0a <TIM_ITRx_SetConfig>
      break;
 8007998:	e003      	b.n	80079a2 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800799a:	2301      	movs	r3, #1
 800799c:	73fb      	strb	r3, [r7, #15]
      break;
 800799e:	e000      	b.n	80079a2 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80079a0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2201      	movs	r2, #1
 80079a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2200      	movs	r2, #0
 80079ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80079b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3710      	adds	r7, #16
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}

080079bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80079bc:	b480      	push	{r7}
 80079be:	b083      	sub	sp, #12
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80079c4:	bf00      	nop
 80079c6:	370c      	adds	r7, #12
 80079c8:	46bd      	mov	sp, r7
 80079ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ce:	4770      	bx	lr

080079d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b083      	sub	sp, #12
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80079d8:	bf00      	nop
 80079da:	370c      	adds	r7, #12
 80079dc:	46bd      	mov	sp, r7
 80079de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e2:	4770      	bx	lr

080079e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b083      	sub	sp, #12
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80079ec:	bf00      	nop
 80079ee:	370c      	adds	r7, #12
 80079f0:	46bd      	mov	sp, r7
 80079f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f6:	4770      	bx	lr

080079f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b083      	sub	sp, #12
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a00:	bf00      	nop
 8007a02:	370c      	adds	r7, #12
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr

08007a0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b085      	sub	sp, #20
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	4a40      	ldr	r2, [pc, #256]	; (8007b20 <TIM_Base_SetConfig+0x114>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d013      	beq.n	8007a4c <TIM_Base_SetConfig+0x40>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a2a:	d00f      	beq.n	8007a4c <TIM_Base_SetConfig+0x40>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	4a3d      	ldr	r2, [pc, #244]	; (8007b24 <TIM_Base_SetConfig+0x118>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d00b      	beq.n	8007a4c <TIM_Base_SetConfig+0x40>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	4a3c      	ldr	r2, [pc, #240]	; (8007b28 <TIM_Base_SetConfig+0x11c>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d007      	beq.n	8007a4c <TIM_Base_SetConfig+0x40>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	4a3b      	ldr	r2, [pc, #236]	; (8007b2c <TIM_Base_SetConfig+0x120>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d003      	beq.n	8007a4c <TIM_Base_SetConfig+0x40>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	4a3a      	ldr	r2, [pc, #232]	; (8007b30 <TIM_Base_SetConfig+0x124>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d108      	bne.n	8007a5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	68fa      	ldr	r2, [r7, #12]
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	4a2f      	ldr	r2, [pc, #188]	; (8007b20 <TIM_Base_SetConfig+0x114>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d02b      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a6c:	d027      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	4a2c      	ldr	r2, [pc, #176]	; (8007b24 <TIM_Base_SetConfig+0x118>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d023      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	4a2b      	ldr	r2, [pc, #172]	; (8007b28 <TIM_Base_SetConfig+0x11c>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d01f      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	4a2a      	ldr	r2, [pc, #168]	; (8007b2c <TIM_Base_SetConfig+0x120>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d01b      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	4a29      	ldr	r2, [pc, #164]	; (8007b30 <TIM_Base_SetConfig+0x124>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d017      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	4a28      	ldr	r2, [pc, #160]	; (8007b34 <TIM_Base_SetConfig+0x128>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d013      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	4a27      	ldr	r2, [pc, #156]	; (8007b38 <TIM_Base_SetConfig+0x12c>)
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d00f      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	4a26      	ldr	r2, [pc, #152]	; (8007b3c <TIM_Base_SetConfig+0x130>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d00b      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	4a25      	ldr	r2, [pc, #148]	; (8007b40 <TIM_Base_SetConfig+0x134>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d007      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4a24      	ldr	r2, [pc, #144]	; (8007b44 <TIM_Base_SetConfig+0x138>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d003      	beq.n	8007abe <TIM_Base_SetConfig+0xb2>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a23      	ldr	r2, [pc, #140]	; (8007b48 <TIM_Base_SetConfig+0x13c>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d108      	bne.n	8007ad0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ac4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	68db      	ldr	r3, [r3, #12]
 8007aca:	68fa      	ldr	r2, [r7, #12]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	695b      	ldr	r3, [r3, #20]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	68fa      	ldr	r2, [r7, #12]
 8007ae2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	689a      	ldr	r2, [r3, #8]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	681a      	ldr	r2, [r3, #0]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	4a0a      	ldr	r2, [pc, #40]	; (8007b20 <TIM_Base_SetConfig+0x114>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d003      	beq.n	8007b04 <TIM_Base_SetConfig+0xf8>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	4a0c      	ldr	r2, [pc, #48]	; (8007b30 <TIM_Base_SetConfig+0x124>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d103      	bne.n	8007b0c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	691a      	ldr	r2, [r3, #16]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	615a      	str	r2, [r3, #20]
}
 8007b12:	bf00      	nop
 8007b14:	3714      	adds	r7, #20
 8007b16:	46bd      	mov	sp, r7
 8007b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1c:	4770      	bx	lr
 8007b1e:	bf00      	nop
 8007b20:	40010000 	.word	0x40010000
 8007b24:	40000400 	.word	0x40000400
 8007b28:	40000800 	.word	0x40000800
 8007b2c:	40000c00 	.word	0x40000c00
 8007b30:	40010400 	.word	0x40010400
 8007b34:	40014000 	.word	0x40014000
 8007b38:	40014400 	.word	0x40014400
 8007b3c:	40014800 	.word	0x40014800
 8007b40:	40001800 	.word	0x40001800
 8007b44:	40001c00 	.word	0x40001c00
 8007b48:	40002000 	.word	0x40002000

08007b4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b087      	sub	sp, #28
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	6a1b      	ldr	r3, [r3, #32]
 8007b5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	6a1b      	ldr	r3, [r3, #32]
 8007b62:	f023 0201 	bic.w	r2, r3, #1
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	699b      	ldr	r3, [r3, #24]
 8007b6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b70:	693b      	ldr	r3, [r7, #16]
 8007b72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007b76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	011b      	lsls	r3, r3, #4
 8007b7c:	693a      	ldr	r2, [r7, #16]
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b82:	697b      	ldr	r3, [r7, #20]
 8007b84:	f023 030a 	bic.w	r3, r3, #10
 8007b88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b8a:	697a      	ldr	r2, [r7, #20]
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	693a      	ldr	r2, [r7, #16]
 8007b96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	697a      	ldr	r2, [r7, #20]
 8007b9c:	621a      	str	r2, [r3, #32]
}
 8007b9e:	bf00      	nop
 8007ba0:	371c      	adds	r7, #28
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba8:	4770      	bx	lr

08007baa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007baa:	b480      	push	{r7}
 8007bac:	b087      	sub	sp, #28
 8007bae:	af00      	add	r7, sp, #0
 8007bb0:	60f8      	str	r0, [r7, #12]
 8007bb2:	60b9      	str	r1, [r7, #8]
 8007bb4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	6a1b      	ldr	r3, [r3, #32]
 8007bba:	f023 0210 	bic.w	r2, r3, #16
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	699b      	ldr	r3, [r3, #24]
 8007bc6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	6a1b      	ldr	r3, [r3, #32]
 8007bcc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007bd4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	031b      	lsls	r3, r3, #12
 8007bda:	697a      	ldr	r2, [r7, #20]
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007be6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	011b      	lsls	r3, r3, #4
 8007bec:	693a      	ldr	r2, [r7, #16]
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	697a      	ldr	r2, [r7, #20]
 8007bf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	693a      	ldr	r2, [r7, #16]
 8007bfc:	621a      	str	r2, [r3, #32]
}
 8007bfe:	bf00      	nop
 8007c00:	371c      	adds	r7, #28
 8007c02:	46bd      	mov	sp, r7
 8007c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c08:	4770      	bx	lr

08007c0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c0a:	b480      	push	{r7}
 8007c0c:	b085      	sub	sp, #20
 8007c0e:	af00      	add	r7, sp, #0
 8007c10:	6078      	str	r0, [r7, #4]
 8007c12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	689b      	ldr	r3, [r3, #8]
 8007c18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c22:	683a      	ldr	r2, [r7, #0]
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	4313      	orrs	r3, r2
 8007c28:	f043 0307 	orr.w	r3, r3, #7
 8007c2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	68fa      	ldr	r2, [r7, #12]
 8007c32:	609a      	str	r2, [r3, #8]
}
 8007c34:	bf00      	nop
 8007c36:	3714      	adds	r7, #20
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr

08007c40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b087      	sub	sp, #28
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	60f8      	str	r0, [r7, #12]
 8007c48:	60b9      	str	r1, [r7, #8]
 8007c4a:	607a      	str	r2, [r7, #4]
 8007c4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	689b      	ldr	r3, [r3, #8]
 8007c52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007c5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	021a      	lsls	r2, r3, #8
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	431a      	orrs	r2, r3
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	4313      	orrs	r3, r2
 8007c68:	697a      	ldr	r2, [r7, #20]
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	697a      	ldr	r2, [r7, #20]
 8007c72:	609a      	str	r2, [r3, #8]
}
 8007c74:	bf00      	nop
 8007c76:	371c      	adds	r7, #28
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr

08007c80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b085      	sub	sp, #20
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
 8007c88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	d101      	bne.n	8007c98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c94:	2302      	movs	r3, #2
 8007c96:	e05a      	b.n	8007d4e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2202      	movs	r2, #2
 8007ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cbe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	68fa      	ldr	r2, [r7, #12]
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	68fa      	ldr	r2, [r7, #12]
 8007cd0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	4a21      	ldr	r2, [pc, #132]	; (8007d5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d022      	beq.n	8007d22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ce4:	d01d      	beq.n	8007d22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a1d      	ldr	r2, [pc, #116]	; (8007d60 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d018      	beq.n	8007d22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a1b      	ldr	r2, [pc, #108]	; (8007d64 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d013      	beq.n	8007d22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	4a1a      	ldr	r2, [pc, #104]	; (8007d68 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d00e      	beq.n	8007d22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	4a18      	ldr	r2, [pc, #96]	; (8007d6c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d009      	beq.n	8007d22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	4a17      	ldr	r2, [pc, #92]	; (8007d70 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d004      	beq.n	8007d22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a15      	ldr	r2, [pc, #84]	; (8007d74 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d10c      	bne.n	8007d3c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	68ba      	ldr	r2, [r7, #8]
 8007d30:	4313      	orrs	r3, r2
 8007d32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	68ba      	ldr	r2, [r7, #8]
 8007d3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2201      	movs	r2, #1
 8007d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2200      	movs	r2, #0
 8007d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3714      	adds	r7, #20
 8007d52:	46bd      	mov	sp, r7
 8007d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop
 8007d5c:	40010000 	.word	0x40010000
 8007d60:	40000400 	.word	0x40000400
 8007d64:	40000800 	.word	0x40000800
 8007d68:	40000c00 	.word	0x40000c00
 8007d6c:	40010400 	.word	0x40010400
 8007d70:	40014000 	.word	0x40014000
 8007d74:	40001800 	.word	0x40001800

08007d78 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b083      	sub	sp, #12
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007d80:	bf00      	nop
 8007d82:	370c      	adds	r7, #12
 8007d84:	46bd      	mov	sp, r7
 8007d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8a:	4770      	bx	lr

08007d8c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b083      	sub	sp, #12
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007d94:	bf00      	nop
 8007d96:	370c      	adds	r7, #12
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9e:	4770      	bx	lr

08007da0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b082      	sub	sp, #8
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d101      	bne.n	8007db2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007dae:	2301      	movs	r3, #1
 8007db0:	e03f      	b.n	8007e32 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007db8:	b2db      	uxtb	r3, r3
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d106      	bne.n	8007dcc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f7fb face 	bl	8003368 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2224      	movs	r2, #36	; 0x24
 8007dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	68da      	ldr	r2, [r3, #12]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007de2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	f000 ff9b 	bl	8008d20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	691a      	ldr	r2, [r3, #16]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007df8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	695a      	ldr	r2, [r3, #20]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007e08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	68da      	ldr	r2, [r3, #12]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007e18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2220      	movs	r2, #32
 8007e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2220      	movs	r2, #32
 8007e2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007e30:	2300      	movs	r3, #0
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	3708      	adds	r7, #8
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}

08007e3a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e3a:	b580      	push	{r7, lr}
 8007e3c:	b08a      	sub	sp, #40	; 0x28
 8007e3e:	af02      	add	r7, sp, #8
 8007e40:	60f8      	str	r0, [r7, #12]
 8007e42:	60b9      	str	r1, [r7, #8]
 8007e44:	603b      	str	r3, [r7, #0]
 8007e46:	4613      	mov	r3, r2
 8007e48:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	2b20      	cmp	r3, #32
 8007e58:	d17c      	bne.n	8007f54 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d002      	beq.n	8007e66 <HAL_UART_Transmit+0x2c>
 8007e60:	88fb      	ldrh	r3, [r7, #6]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d101      	bne.n	8007e6a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007e66:	2301      	movs	r3, #1
 8007e68:	e075      	b.n	8007f56 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e70:	2b01      	cmp	r3, #1
 8007e72:	d101      	bne.n	8007e78 <HAL_UART_Transmit+0x3e>
 8007e74:	2302      	movs	r3, #2
 8007e76:	e06e      	b.n	8007f56 <HAL_UART_Transmit+0x11c>
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	2200      	movs	r2, #0
 8007e84:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2221      	movs	r2, #33	; 0x21
 8007e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e8e:	f7fc f8ed 	bl	800406c <HAL_GetTick>
 8007e92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	88fa      	ldrh	r2, [r7, #6]
 8007e98:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	88fa      	ldrh	r2, [r7, #6]
 8007e9e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	689b      	ldr	r3, [r3, #8]
 8007ea4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ea8:	d108      	bne.n	8007ebc <HAL_UART_Transmit+0x82>
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	691b      	ldr	r3, [r3, #16]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d104      	bne.n	8007ebc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	61bb      	str	r3, [r7, #24]
 8007eba:	e003      	b.n	8007ec4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007ecc:	e02a      	b.n	8007f24 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	9300      	str	r3, [sp, #0]
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	2180      	movs	r1, #128	; 0x80
 8007ed8:	68f8      	ldr	r0, [r7, #12]
 8007eda:	f000 fc53 	bl	8008784 <UART_WaitOnFlagUntilTimeout>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d001      	beq.n	8007ee8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007ee4:	2303      	movs	r3, #3
 8007ee6:	e036      	b.n	8007f56 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007ee8:	69fb      	ldr	r3, [r7, #28]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d10b      	bne.n	8007f06 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007eee:	69bb      	ldr	r3, [r7, #24]
 8007ef0:	881b      	ldrh	r3, [r3, #0]
 8007ef2:	461a      	mov	r2, r3
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007efc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007efe:	69bb      	ldr	r3, [r7, #24]
 8007f00:	3302      	adds	r3, #2
 8007f02:	61bb      	str	r3, [r7, #24]
 8007f04:	e007      	b.n	8007f16 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007f06:	69fb      	ldr	r3, [r7, #28]
 8007f08:	781a      	ldrb	r2, [r3, #0]
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007f10:	69fb      	ldr	r3, [r7, #28]
 8007f12:	3301      	adds	r3, #1
 8007f14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007f1a:	b29b      	uxth	r3, r3
 8007f1c:	3b01      	subs	r3, #1
 8007f1e:	b29a      	uxth	r2, r3
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007f28:	b29b      	uxth	r3, r3
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d1cf      	bne.n	8007ece <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	9300      	str	r3, [sp, #0]
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	2200      	movs	r2, #0
 8007f36:	2140      	movs	r1, #64	; 0x40
 8007f38:	68f8      	ldr	r0, [r7, #12]
 8007f3a:	f000 fc23 	bl	8008784 <UART_WaitOnFlagUntilTimeout>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d001      	beq.n	8007f48 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007f44:	2303      	movs	r3, #3
 8007f46:	e006      	b.n	8007f56 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2220      	movs	r2, #32
 8007f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007f50:	2300      	movs	r3, #0
 8007f52:	e000      	b.n	8007f56 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007f54:	2302      	movs	r3, #2
  }
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3720      	adds	r7, #32
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}

08007f5e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f5e:	b580      	push	{r7, lr}
 8007f60:	b08c      	sub	sp, #48	; 0x30
 8007f62:	af00      	add	r7, sp, #0
 8007f64:	60f8      	str	r0, [r7, #12]
 8007f66:	60b9      	str	r1, [r7, #8]
 8007f68:	4613      	mov	r3, r2
 8007f6a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	2b20      	cmp	r3, #32
 8007f76:	d152      	bne.n	800801e <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d002      	beq.n	8007f84 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8007f7e:	88fb      	ldrh	r3, [r7, #6]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d101      	bne.n	8007f88 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8007f84:	2301      	movs	r3, #1
 8007f86:	e04b      	b.n	8008020 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	d101      	bne.n	8007f96 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8007f92:	2302      	movs	r3, #2
 8007f94:	e044      	b.n	8008020 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2201      	movs	r2, #1
 8007f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2201      	movs	r2, #1
 8007fa2:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007fa4:	88fb      	ldrh	r3, [r7, #6]
 8007fa6:	461a      	mov	r2, r3
 8007fa8:	68b9      	ldr	r1, [r7, #8]
 8007faa:	68f8      	ldr	r0, [r7, #12]
 8007fac:	f000 fc58 	bl	8008860 <UART_Start_Receive_DMA>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007fb6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d12c      	bne.n	8008018 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d125      	bne.n	8008012 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	613b      	str	r3, [r7, #16]
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	613b      	str	r3, [r7, #16]
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	613b      	str	r3, [r7, #16]
 8007fda:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	330c      	adds	r3, #12
 8007fe2:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fe4:	69bb      	ldr	r3, [r7, #24]
 8007fe6:	e853 3f00 	ldrex	r3, [r3]
 8007fea:	617b      	str	r3, [r7, #20]
   return(result);
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	f043 0310 	orr.w	r3, r3, #16
 8007ff2:	62bb      	str	r3, [r7, #40]	; 0x28
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	330c      	adds	r3, #12
 8007ffa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ffc:	627a      	str	r2, [r7, #36]	; 0x24
 8007ffe:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008000:	6a39      	ldr	r1, [r7, #32]
 8008002:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008004:	e841 2300 	strex	r3, r2, [r1]
 8008008:	61fb      	str	r3, [r7, #28]
   return(result);
 800800a:	69fb      	ldr	r3, [r7, #28]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d1e5      	bne.n	8007fdc <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8008010:	e002      	b.n	8008018 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008012:	2301      	movs	r3, #1
 8008014:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8008018:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800801c:	e000      	b.n	8008020 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 800801e:	2302      	movs	r3, #2
  }
}
 8008020:	4618      	mov	r0, r3
 8008022:	3730      	adds	r7, #48	; 0x30
 8008024:	46bd      	mov	sp, r7
 8008026:	bd80      	pop	{r7, pc}

08008028 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b0ba      	sub	sp, #232	; 0xe8
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	68db      	ldr	r3, [r3, #12]
 8008040:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	695b      	ldr	r3, [r3, #20]
 800804a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800804e:	2300      	movs	r3, #0
 8008050:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008054:	2300      	movs	r3, #0
 8008056:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800805a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800805e:	f003 030f 	and.w	r3, r3, #15
 8008062:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008066:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800806a:	2b00      	cmp	r3, #0
 800806c:	d10f      	bne.n	800808e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800806e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008072:	f003 0320 	and.w	r3, r3, #32
 8008076:	2b00      	cmp	r3, #0
 8008078:	d009      	beq.n	800808e <HAL_UART_IRQHandler+0x66>
 800807a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800807e:	f003 0320 	and.w	r3, r3, #32
 8008082:	2b00      	cmp	r3, #0
 8008084:	d003      	beq.n	800808e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 fd8f 	bl	8008baa <UART_Receive_IT>
      return;
 800808c:	e256      	b.n	800853c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800808e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008092:	2b00      	cmp	r3, #0
 8008094:	f000 80de 	beq.w	8008254 <HAL_UART_IRQHandler+0x22c>
 8008098:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800809c:	f003 0301 	and.w	r3, r3, #1
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d106      	bne.n	80080b2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80080a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080a8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	f000 80d1 	beq.w	8008254 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80080b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080b6:	f003 0301 	and.w	r3, r3, #1
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d00b      	beq.n	80080d6 <HAL_UART_IRQHandler+0xae>
 80080be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d005      	beq.n	80080d6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ce:	f043 0201 	orr.w	r2, r3, #1
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80080d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080da:	f003 0304 	and.w	r3, r3, #4
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d00b      	beq.n	80080fa <HAL_UART_IRQHandler+0xd2>
 80080e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80080e6:	f003 0301 	and.w	r3, r3, #1
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d005      	beq.n	80080fa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080f2:	f043 0202 	orr.w	r2, r3, #2
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80080fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080fe:	f003 0302 	and.w	r3, r3, #2
 8008102:	2b00      	cmp	r3, #0
 8008104:	d00b      	beq.n	800811e <HAL_UART_IRQHandler+0xf6>
 8008106:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800810a:	f003 0301 	and.w	r3, r3, #1
 800810e:	2b00      	cmp	r3, #0
 8008110:	d005      	beq.n	800811e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008116:	f043 0204 	orr.w	r2, r3, #4
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800811e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008122:	f003 0308 	and.w	r3, r3, #8
 8008126:	2b00      	cmp	r3, #0
 8008128:	d011      	beq.n	800814e <HAL_UART_IRQHandler+0x126>
 800812a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800812e:	f003 0320 	and.w	r3, r3, #32
 8008132:	2b00      	cmp	r3, #0
 8008134:	d105      	bne.n	8008142 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008136:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800813a:	f003 0301 	and.w	r3, r3, #1
 800813e:	2b00      	cmp	r3, #0
 8008140:	d005      	beq.n	800814e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008146:	f043 0208 	orr.w	r2, r3, #8
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008152:	2b00      	cmp	r3, #0
 8008154:	f000 81ed 	beq.w	8008532 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008158:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800815c:	f003 0320 	and.w	r3, r3, #32
 8008160:	2b00      	cmp	r3, #0
 8008162:	d008      	beq.n	8008176 <HAL_UART_IRQHandler+0x14e>
 8008164:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008168:	f003 0320 	and.w	r3, r3, #32
 800816c:	2b00      	cmp	r3, #0
 800816e:	d002      	beq.n	8008176 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f000 fd1a 	bl	8008baa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	695b      	ldr	r3, [r3, #20]
 800817c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008180:	2b40      	cmp	r3, #64	; 0x40
 8008182:	bf0c      	ite	eq
 8008184:	2301      	moveq	r3, #1
 8008186:	2300      	movne	r3, #0
 8008188:	b2db      	uxtb	r3, r3
 800818a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008192:	f003 0308 	and.w	r3, r3, #8
 8008196:	2b00      	cmp	r3, #0
 8008198:	d103      	bne.n	80081a2 <HAL_UART_IRQHandler+0x17a>
 800819a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d04f      	beq.n	8008242 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 fc22 	bl	80089ec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	695b      	ldr	r3, [r3, #20]
 80081ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081b2:	2b40      	cmp	r3, #64	; 0x40
 80081b4:	d141      	bne.n	800823a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	3314      	adds	r3, #20
 80081bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80081c4:	e853 3f00 	ldrex	r3, [r3]
 80081c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80081cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80081d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80081d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	3314      	adds	r3, #20
 80081de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80081e2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80081e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80081ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80081f2:	e841 2300 	strex	r3, r2, [r1]
 80081f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80081fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d1d9      	bne.n	80081b6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008206:	2b00      	cmp	r3, #0
 8008208:	d013      	beq.n	8008232 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800820e:	4a7d      	ldr	r2, [pc, #500]	; (8008404 <HAL_UART_IRQHandler+0x3dc>)
 8008210:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008216:	4618      	mov	r0, r3
 8008218:	f7fc fdf2 	bl	8004e00 <HAL_DMA_Abort_IT>
 800821c:	4603      	mov	r3, r0
 800821e:	2b00      	cmp	r3, #0
 8008220:	d016      	beq.n	8008250 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008226:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008228:	687a      	ldr	r2, [r7, #4]
 800822a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800822c:	4610      	mov	r0, r2
 800822e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008230:	e00e      	b.n	8008250 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f000 f9a4 	bl	8008580 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008238:	e00a      	b.n	8008250 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 f9a0 	bl	8008580 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008240:	e006      	b.n	8008250 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f000 f99c 	bl	8008580 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2200      	movs	r2, #0
 800824c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800824e:	e170      	b.n	8008532 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008250:	bf00      	nop
    return;
 8008252:	e16e      	b.n	8008532 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008258:	2b01      	cmp	r3, #1
 800825a:	f040 814a 	bne.w	80084f2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800825e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008262:	f003 0310 	and.w	r3, r3, #16
 8008266:	2b00      	cmp	r3, #0
 8008268:	f000 8143 	beq.w	80084f2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800826c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008270:	f003 0310 	and.w	r3, r3, #16
 8008274:	2b00      	cmp	r3, #0
 8008276:	f000 813c 	beq.w	80084f2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800827a:	2300      	movs	r3, #0
 800827c:	60bb      	str	r3, [r7, #8]
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	60bb      	str	r3, [r7, #8]
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	60bb      	str	r3, [r7, #8]
 800828e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	695b      	ldr	r3, [r3, #20]
 8008296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800829a:	2b40      	cmp	r3, #64	; 0x40
 800829c:	f040 80b4 	bne.w	8008408 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	685b      	ldr	r3, [r3, #4]
 80082a8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80082ac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	f000 8140 	beq.w	8008536 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80082ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80082be:	429a      	cmp	r2, r3
 80082c0:	f080 8139 	bcs.w	8008536 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80082ca:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082d0:	69db      	ldr	r3, [r3, #28]
 80082d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082d6:	f000 8088 	beq.w	80083ea <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	330c      	adds	r3, #12
 80082e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80082e8:	e853 3f00 	ldrex	r3, [r3]
 80082ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80082f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80082f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80082f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	330c      	adds	r3, #12
 8008302:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008306:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800830a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800830e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008312:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008316:	e841 2300 	strex	r3, r2, [r1]
 800831a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800831e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008322:	2b00      	cmp	r3, #0
 8008324:	d1d9      	bne.n	80082da <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	3314      	adds	r3, #20
 800832c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800832e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008330:	e853 3f00 	ldrex	r3, [r3]
 8008334:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008336:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008338:	f023 0301 	bic.w	r3, r3, #1
 800833c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	3314      	adds	r3, #20
 8008346:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800834a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800834e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008350:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008352:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008356:	e841 2300 	strex	r3, r2, [r1]
 800835a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800835c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800835e:	2b00      	cmp	r3, #0
 8008360:	d1e1      	bne.n	8008326 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	3314      	adds	r3, #20
 8008368:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800836a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800836c:	e853 3f00 	ldrex	r3, [r3]
 8008370:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008372:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008374:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008378:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	3314      	adds	r3, #20
 8008382:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008386:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008388:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800838a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800838c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800838e:	e841 2300 	strex	r3, r2, [r1]
 8008392:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008394:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008396:	2b00      	cmp	r3, #0
 8008398:	d1e3      	bne.n	8008362 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2220      	movs	r2, #32
 800839e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2200      	movs	r2, #0
 80083a6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	330c      	adds	r3, #12
 80083ae:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083b2:	e853 3f00 	ldrex	r3, [r3]
 80083b6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80083b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083ba:	f023 0310 	bic.w	r3, r3, #16
 80083be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	330c      	adds	r3, #12
 80083c8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80083cc:	65ba      	str	r2, [r7, #88]	; 0x58
 80083ce:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083d0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80083d2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80083d4:	e841 2300 	strex	r3, r2, [r1]
 80083d8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80083da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d1e3      	bne.n	80083a8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083e4:	4618      	mov	r0, r3
 80083e6:	f7fc fc9b 	bl	8004d20 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80083f2:	b29b      	uxth	r3, r3
 80083f4:	1ad3      	subs	r3, r2, r3
 80083f6:	b29b      	uxth	r3, r3
 80083f8:	4619      	mov	r1, r3
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f7fa fa06 	bl	800280c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008400:	e099      	b.n	8008536 <HAL_UART_IRQHandler+0x50e>
 8008402:	bf00      	nop
 8008404:	08008ab3 	.word	0x08008ab3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008410:	b29b      	uxth	r3, r3
 8008412:	1ad3      	subs	r3, r2, r3
 8008414:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800841c:	b29b      	uxth	r3, r3
 800841e:	2b00      	cmp	r3, #0
 8008420:	f000 808b 	beq.w	800853a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008424:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008428:	2b00      	cmp	r3, #0
 800842a:	f000 8086 	beq.w	800853a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	330c      	adds	r3, #12
 8008434:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008436:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008438:	e853 3f00 	ldrex	r3, [r3]
 800843c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800843e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008440:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008444:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	330c      	adds	r3, #12
 800844e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008452:	647a      	str	r2, [r7, #68]	; 0x44
 8008454:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008456:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008458:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800845a:	e841 2300 	strex	r3, r2, [r1]
 800845e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008460:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008462:	2b00      	cmp	r3, #0
 8008464:	d1e3      	bne.n	800842e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	3314      	adds	r3, #20
 800846c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800846e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008470:	e853 3f00 	ldrex	r3, [r3]
 8008474:	623b      	str	r3, [r7, #32]
   return(result);
 8008476:	6a3b      	ldr	r3, [r7, #32]
 8008478:	f023 0301 	bic.w	r3, r3, #1
 800847c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	3314      	adds	r3, #20
 8008486:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800848a:	633a      	str	r2, [r7, #48]	; 0x30
 800848c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800848e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008490:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008492:	e841 2300 	strex	r3, r2, [r1]
 8008496:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800849a:	2b00      	cmp	r3, #0
 800849c:	d1e3      	bne.n	8008466 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2220      	movs	r2, #32
 80084a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2200      	movs	r2, #0
 80084aa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	330c      	adds	r3, #12
 80084b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	e853 3f00 	ldrex	r3, [r3]
 80084ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	f023 0310 	bic.w	r3, r3, #16
 80084c2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	330c      	adds	r3, #12
 80084cc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80084d0:	61fa      	str	r2, [r7, #28]
 80084d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d4:	69b9      	ldr	r1, [r7, #24]
 80084d6:	69fa      	ldr	r2, [r7, #28]
 80084d8:	e841 2300 	strex	r3, r2, [r1]
 80084dc:	617b      	str	r3, [r7, #20]
   return(result);
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d1e3      	bne.n	80084ac <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80084e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80084e8:	4619      	mov	r1, r3
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f7fa f98e 	bl	800280c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80084f0:	e023      	b.n	800853a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80084f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d009      	beq.n	8008512 <HAL_UART_IRQHandler+0x4ea>
 80084fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008502:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008506:	2b00      	cmp	r3, #0
 8008508:	d003      	beq.n	8008512 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	f000 fae5 	bl	8008ada <UART_Transmit_IT>
    return;
 8008510:	e014      	b.n	800853c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008516:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800851a:	2b00      	cmp	r3, #0
 800851c:	d00e      	beq.n	800853c <HAL_UART_IRQHandler+0x514>
 800851e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008522:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008526:	2b00      	cmp	r3, #0
 8008528:	d008      	beq.n	800853c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f000 fb25 	bl	8008b7a <UART_EndTransmit_IT>
    return;
 8008530:	e004      	b.n	800853c <HAL_UART_IRQHandler+0x514>
    return;
 8008532:	bf00      	nop
 8008534:	e002      	b.n	800853c <HAL_UART_IRQHandler+0x514>
      return;
 8008536:	bf00      	nop
 8008538:	e000      	b.n	800853c <HAL_UART_IRQHandler+0x514>
      return;
 800853a:	bf00      	nop
  }
}
 800853c:	37e8      	adds	r7, #232	; 0xe8
 800853e:	46bd      	mov	sp, r7
 8008540:	bd80      	pop	{r7, pc}
 8008542:	bf00      	nop

08008544 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008544:	b480      	push	{r7}
 8008546:	b083      	sub	sp, #12
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800854c:	bf00      	nop
 800854e:	370c      	adds	r7, #12
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr

08008558 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008558:	b480      	push	{r7}
 800855a:	b083      	sub	sp, #12
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008560:	bf00      	nop
 8008562:	370c      	adds	r7, #12
 8008564:	46bd      	mov	sp, r7
 8008566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856a:	4770      	bx	lr

0800856c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800856c:	b480      	push	{r7}
 800856e:	b083      	sub	sp, #12
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008574:	bf00      	nop
 8008576:	370c      	adds	r7, #12
 8008578:	46bd      	mov	sp, r7
 800857a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857e:	4770      	bx	lr

08008580 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008580:	b480      	push	{r7}
 8008582:	b083      	sub	sp, #12
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008588:	bf00      	nop
 800858a:	370c      	adds	r7, #12
 800858c:	46bd      	mov	sp, r7
 800858e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008592:	4770      	bx	lr

08008594 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b09c      	sub	sp, #112	; 0x70
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085a0:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d172      	bne.n	8008696 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80085b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80085b2:	2200      	movs	r2, #0
 80085b4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	330c      	adds	r3, #12
 80085bc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085c0:	e853 3f00 	ldrex	r3, [r3]
 80085c4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80085c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80085c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80085cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80085ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	330c      	adds	r3, #12
 80085d4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80085d6:	65ba      	str	r2, [r7, #88]	; 0x58
 80085d8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085da:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80085dc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80085de:	e841 2300 	strex	r3, r2, [r1]
 80085e2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80085e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d1e5      	bne.n	80085b6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	3314      	adds	r3, #20
 80085f0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085f4:	e853 3f00 	ldrex	r3, [r3]
 80085f8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80085fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085fc:	f023 0301 	bic.w	r3, r3, #1
 8008600:	667b      	str	r3, [r7, #100]	; 0x64
 8008602:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	3314      	adds	r3, #20
 8008608:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800860a:	647a      	str	r2, [r7, #68]	; 0x44
 800860c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800860e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008610:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008612:	e841 2300 	strex	r3, r2, [r1]
 8008616:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008618:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800861a:	2b00      	cmp	r3, #0
 800861c:	d1e5      	bne.n	80085ea <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800861e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	3314      	adds	r3, #20
 8008624:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008628:	e853 3f00 	ldrex	r3, [r3]
 800862c:	623b      	str	r3, [r7, #32]
   return(result);
 800862e:	6a3b      	ldr	r3, [r7, #32]
 8008630:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008634:	663b      	str	r3, [r7, #96]	; 0x60
 8008636:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	3314      	adds	r3, #20
 800863c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800863e:	633a      	str	r2, [r7, #48]	; 0x30
 8008640:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008642:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008644:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008646:	e841 2300 	strex	r3, r2, [r1]
 800864a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800864c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800864e:	2b00      	cmp	r3, #0
 8008650:	d1e5      	bne.n	800861e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008652:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008654:	2220      	movs	r2, #32
 8008656:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800865a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800865c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800865e:	2b01      	cmp	r3, #1
 8008660:	d119      	bne.n	8008696 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008662:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	330c      	adds	r3, #12
 8008668:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800866a:	693b      	ldr	r3, [r7, #16]
 800866c:	e853 3f00 	ldrex	r3, [r3]
 8008670:	60fb      	str	r3, [r7, #12]
   return(result);
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	f023 0310 	bic.w	r3, r3, #16
 8008678:	65fb      	str	r3, [r7, #92]	; 0x5c
 800867a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	330c      	adds	r3, #12
 8008680:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008682:	61fa      	str	r2, [r7, #28]
 8008684:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008686:	69b9      	ldr	r1, [r7, #24]
 8008688:	69fa      	ldr	r2, [r7, #28]
 800868a:	e841 2300 	strex	r3, r2, [r1]
 800868e:	617b      	str	r3, [r7, #20]
   return(result);
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d1e5      	bne.n	8008662 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008696:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800869a:	2b01      	cmp	r3, #1
 800869c:	d106      	bne.n	80086ac <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800869e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086a0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80086a2:	4619      	mov	r1, r3
 80086a4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80086a6:	f7fa f8b1 	bl	800280c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80086aa:	e002      	b.n	80086b2 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80086ac:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80086ae:	f7ff ff53 	bl	8008558 <HAL_UART_RxCpltCallback>
}
 80086b2:	bf00      	nop
 80086b4:	3770      	adds	r7, #112	; 0x70
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bd80      	pop	{r7, pc}

080086ba <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80086ba:	b580      	push	{r7, lr}
 80086bc:	b084      	sub	sp, #16
 80086be:	af00      	add	r7, sp, #0
 80086c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086c6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	d108      	bne.n	80086e2 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80086d4:	085b      	lsrs	r3, r3, #1
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	4619      	mov	r1, r3
 80086da:	68f8      	ldr	r0, [r7, #12]
 80086dc:	f7fa f896 	bl	800280c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80086e0:	e002      	b.n	80086e8 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80086e2:	68f8      	ldr	r0, [r7, #12]
 80086e4:	f7ff ff42 	bl	800856c <HAL_UART_RxHalfCpltCallback>
}
 80086e8:	bf00      	nop
 80086ea:	3710      	adds	r7, #16
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bd80      	pop	{r7, pc}

080086f0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b084      	sub	sp, #16
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80086f8:	2300      	movs	r3, #0
 80086fa:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008700:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	695b      	ldr	r3, [r3, #20]
 8008708:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800870c:	2b80      	cmp	r3, #128	; 0x80
 800870e:	bf0c      	ite	eq
 8008710:	2301      	moveq	r3, #1
 8008712:	2300      	movne	r3, #0
 8008714:	b2db      	uxtb	r3, r3
 8008716:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800871e:	b2db      	uxtb	r3, r3
 8008720:	2b21      	cmp	r3, #33	; 0x21
 8008722:	d108      	bne.n	8008736 <UART_DMAError+0x46>
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d005      	beq.n	8008736 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	2200      	movs	r2, #0
 800872e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008730:	68b8      	ldr	r0, [r7, #8]
 8008732:	f000 f933 	bl	800899c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	695b      	ldr	r3, [r3, #20]
 800873c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008740:	2b40      	cmp	r3, #64	; 0x40
 8008742:	bf0c      	ite	eq
 8008744:	2301      	moveq	r3, #1
 8008746:	2300      	movne	r3, #0
 8008748:	b2db      	uxtb	r3, r3
 800874a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008752:	b2db      	uxtb	r3, r3
 8008754:	2b22      	cmp	r3, #34	; 0x22
 8008756:	d108      	bne.n	800876a <UART_DMAError+0x7a>
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d005      	beq.n	800876a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	2200      	movs	r2, #0
 8008762:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008764:	68b8      	ldr	r0, [r7, #8]
 8008766:	f000 f941 	bl	80089ec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800876e:	f043 0210 	orr.w	r2, r3, #16
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008776:	68b8      	ldr	r0, [r7, #8]
 8008778:	f7ff ff02 	bl	8008580 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800877c:	bf00      	nop
 800877e:	3710      	adds	r7, #16
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}

08008784 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b090      	sub	sp, #64	; 0x40
 8008788:	af00      	add	r7, sp, #0
 800878a:	60f8      	str	r0, [r7, #12]
 800878c:	60b9      	str	r1, [r7, #8]
 800878e:	603b      	str	r3, [r7, #0]
 8008790:	4613      	mov	r3, r2
 8008792:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008794:	e050      	b.n	8008838 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008796:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800879c:	d04c      	beq.n	8008838 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800879e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d007      	beq.n	80087b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80087a4:	f7fb fc62 	bl	800406c <HAL_GetTick>
 80087a8:	4602      	mov	r2, r0
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	1ad3      	subs	r3, r2, r3
 80087ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d241      	bcs.n	8008838 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	330c      	adds	r3, #12
 80087ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087be:	e853 3f00 	ldrex	r3, [r3]
 80087c2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80087c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80087ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	330c      	adds	r3, #12
 80087d2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80087d4:	637a      	str	r2, [r7, #52]	; 0x34
 80087d6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80087da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80087dc:	e841 2300 	strex	r3, r2, [r1]
 80087e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80087e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d1e5      	bne.n	80087b4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	3314      	adds	r3, #20
 80087ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	e853 3f00 	ldrex	r3, [r3]
 80087f6:	613b      	str	r3, [r7, #16]
   return(result);
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	f023 0301 	bic.w	r3, r3, #1
 80087fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	3314      	adds	r3, #20
 8008806:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008808:	623a      	str	r2, [r7, #32]
 800880a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880c:	69f9      	ldr	r1, [r7, #28]
 800880e:	6a3a      	ldr	r2, [r7, #32]
 8008810:	e841 2300 	strex	r3, r2, [r1]
 8008814:	61bb      	str	r3, [r7, #24]
   return(result);
 8008816:	69bb      	ldr	r3, [r7, #24]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d1e5      	bne.n	80087e8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2220      	movs	r2, #32
 8008820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	2220      	movs	r2, #32
 8008828:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	2200      	movs	r2, #0
 8008830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008834:	2303      	movs	r3, #3
 8008836:	e00f      	b.n	8008858 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	681a      	ldr	r2, [r3, #0]
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	4013      	ands	r3, r2
 8008842:	68ba      	ldr	r2, [r7, #8]
 8008844:	429a      	cmp	r2, r3
 8008846:	bf0c      	ite	eq
 8008848:	2301      	moveq	r3, #1
 800884a:	2300      	movne	r3, #0
 800884c:	b2db      	uxtb	r3, r3
 800884e:	461a      	mov	r2, r3
 8008850:	79fb      	ldrb	r3, [r7, #7]
 8008852:	429a      	cmp	r2, r3
 8008854:	d09f      	beq.n	8008796 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008856:	2300      	movs	r3, #0
}
 8008858:	4618      	mov	r0, r3
 800885a:	3740      	adds	r7, #64	; 0x40
 800885c:	46bd      	mov	sp, r7
 800885e:	bd80      	pop	{r7, pc}

08008860 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b098      	sub	sp, #96	; 0x60
 8008864:	af00      	add	r7, sp, #0
 8008866:	60f8      	str	r0, [r7, #12]
 8008868:	60b9      	str	r1, [r7, #8]
 800886a:	4613      	mov	r3, r2
 800886c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800886e:	68ba      	ldr	r2, [r7, #8]
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	88fa      	ldrh	r2, [r7, #6]
 8008878:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	2200      	movs	r2, #0
 800887e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	2222      	movs	r2, #34	; 0x22
 8008884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800888c:	4a40      	ldr	r2, [pc, #256]	; (8008990 <UART_Start_Receive_DMA+0x130>)
 800888e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008894:	4a3f      	ldr	r2, [pc, #252]	; (8008994 <UART_Start_Receive_DMA+0x134>)
 8008896:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800889c:	4a3e      	ldr	r2, [pc, #248]	; (8008998 <UART_Start_Receive_DMA+0x138>)
 800889e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088a4:	2200      	movs	r2, #0
 80088a6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80088a8:	f107 0308 	add.w	r3, r7, #8
 80088ac:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	3304      	adds	r3, #4
 80088b8:	4619      	mov	r1, r3
 80088ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80088bc:	681a      	ldr	r2, [r3, #0]
 80088be:	88fb      	ldrh	r3, [r7, #6]
 80088c0:	f7fc f9d6 	bl	8004c70 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80088c4:	2300      	movs	r3, #0
 80088c6:	613b      	str	r3, [r7, #16]
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	613b      	str	r3, [r7, #16]
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	685b      	ldr	r3, [r3, #4]
 80088d6:	613b      	str	r3, [r7, #16]
 80088d8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2200      	movs	r2, #0
 80088de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	691b      	ldr	r3, [r3, #16]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d019      	beq.n	800891e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	330c      	adds	r3, #12
 80088f0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088f4:	e853 3f00 	ldrex	r3, [r3]
 80088f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80088fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008900:	65bb      	str	r3, [r7, #88]	; 0x58
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	330c      	adds	r3, #12
 8008908:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800890a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800890c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800890e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8008910:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008912:	e841 2300 	strex	r3, r2, [r1]
 8008916:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008918:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800891a:	2b00      	cmp	r3, #0
 800891c:	d1e5      	bne.n	80088ea <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	3314      	adds	r3, #20
 8008924:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008928:	e853 3f00 	ldrex	r3, [r3]
 800892c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800892e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008930:	f043 0301 	orr.w	r3, r3, #1
 8008934:	657b      	str	r3, [r7, #84]	; 0x54
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	3314      	adds	r3, #20
 800893c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800893e:	63ba      	str	r2, [r7, #56]	; 0x38
 8008940:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008942:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008944:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008946:	e841 2300 	strex	r3, r2, [r1]
 800894a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800894c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800894e:	2b00      	cmp	r3, #0
 8008950:	d1e5      	bne.n	800891e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	3314      	adds	r3, #20
 8008958:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800895a:	69bb      	ldr	r3, [r7, #24]
 800895c:	e853 3f00 	ldrex	r3, [r3]
 8008960:	617b      	str	r3, [r7, #20]
   return(result);
 8008962:	697b      	ldr	r3, [r7, #20]
 8008964:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008968:	653b      	str	r3, [r7, #80]	; 0x50
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	3314      	adds	r3, #20
 8008970:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008972:	627a      	str	r2, [r7, #36]	; 0x24
 8008974:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008976:	6a39      	ldr	r1, [r7, #32]
 8008978:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800897a:	e841 2300 	strex	r3, r2, [r1]
 800897e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008980:	69fb      	ldr	r3, [r7, #28]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d1e5      	bne.n	8008952 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8008986:	2300      	movs	r3, #0
}
 8008988:	4618      	mov	r0, r3
 800898a:	3760      	adds	r7, #96	; 0x60
 800898c:	46bd      	mov	sp, r7
 800898e:	bd80      	pop	{r7, pc}
 8008990:	08008595 	.word	0x08008595
 8008994:	080086bb 	.word	0x080086bb
 8008998:	080086f1 	.word	0x080086f1

0800899c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800899c:	b480      	push	{r7}
 800899e:	b089      	sub	sp, #36	; 0x24
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	330c      	adds	r3, #12
 80089aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	e853 3f00 	ldrex	r3, [r3]
 80089b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80089ba:	61fb      	str	r3, [r7, #28]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	330c      	adds	r3, #12
 80089c2:	69fa      	ldr	r2, [r7, #28]
 80089c4:	61ba      	str	r2, [r7, #24]
 80089c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c8:	6979      	ldr	r1, [r7, #20]
 80089ca:	69ba      	ldr	r2, [r7, #24]
 80089cc:	e841 2300 	strex	r3, r2, [r1]
 80089d0:	613b      	str	r3, [r7, #16]
   return(result);
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d1e5      	bne.n	80089a4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2220      	movs	r2, #32
 80089dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80089e0:	bf00      	nop
 80089e2:	3724      	adds	r7, #36	; 0x24
 80089e4:	46bd      	mov	sp, r7
 80089e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ea:	4770      	bx	lr

080089ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b095      	sub	sp, #84	; 0x54
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	330c      	adds	r3, #12
 80089fa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089fe:	e853 3f00 	ldrex	r3, [r3]
 8008a02:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a06:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008a0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	330c      	adds	r3, #12
 8008a12:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008a14:	643a      	str	r2, [r7, #64]	; 0x40
 8008a16:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a18:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008a1a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008a1c:	e841 2300 	strex	r3, r2, [r1]
 8008a20:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008a22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d1e5      	bne.n	80089f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	3314      	adds	r3, #20
 8008a2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a30:	6a3b      	ldr	r3, [r7, #32]
 8008a32:	e853 3f00 	ldrex	r3, [r3]
 8008a36:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a38:	69fb      	ldr	r3, [r7, #28]
 8008a3a:	f023 0301 	bic.w	r3, r3, #1
 8008a3e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	3314      	adds	r3, #20
 8008a46:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008a48:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008a4a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008a4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a50:	e841 2300 	strex	r3, r2, [r1]
 8008a54:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d1e5      	bne.n	8008a28 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a60:	2b01      	cmp	r3, #1
 8008a62:	d119      	bne.n	8008a98 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	330c      	adds	r3, #12
 8008a6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	e853 3f00 	ldrex	r3, [r3]
 8008a72:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	f023 0310 	bic.w	r3, r3, #16
 8008a7a:	647b      	str	r3, [r7, #68]	; 0x44
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	330c      	adds	r3, #12
 8008a82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008a84:	61ba      	str	r2, [r7, #24]
 8008a86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a88:	6979      	ldr	r1, [r7, #20]
 8008a8a:	69ba      	ldr	r2, [r7, #24]
 8008a8c:	e841 2300 	strex	r3, r2, [r1]
 8008a90:	613b      	str	r3, [r7, #16]
   return(result);
 8008a92:	693b      	ldr	r3, [r7, #16]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d1e5      	bne.n	8008a64 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2220      	movs	r2, #32
 8008a9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008aa6:	bf00      	nop
 8008aa8:	3754      	adds	r7, #84	; 0x54
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab0:	4770      	bx	lr

08008ab2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ab2:	b580      	push	{r7, lr}
 8008ab4:	b084      	sub	sp, #16
 8008ab6:	af00      	add	r7, sp, #0
 8008ab8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008abe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008acc:	68f8      	ldr	r0, [r7, #12]
 8008ace:	f7ff fd57 	bl	8008580 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ad2:	bf00      	nop
 8008ad4:	3710      	adds	r7, #16
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}

08008ada <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008ada:	b480      	push	{r7}
 8008adc:	b085      	sub	sp, #20
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ae8:	b2db      	uxtb	r3, r3
 8008aea:	2b21      	cmp	r3, #33	; 0x21
 8008aec:	d13e      	bne.n	8008b6c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	689b      	ldr	r3, [r3, #8]
 8008af2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008af6:	d114      	bne.n	8008b22 <UART_Transmit_IT+0x48>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	691b      	ldr	r3, [r3, #16]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d110      	bne.n	8008b22 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6a1b      	ldr	r3, [r3, #32]
 8008b04:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	881b      	ldrh	r3, [r3, #0]
 8008b0a:	461a      	mov	r2, r3
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008b14:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6a1b      	ldr	r3, [r3, #32]
 8008b1a:	1c9a      	adds	r2, r3, #2
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	621a      	str	r2, [r3, #32]
 8008b20:	e008      	b.n	8008b34 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	6a1b      	ldr	r3, [r3, #32]
 8008b26:	1c59      	adds	r1, r3, #1
 8008b28:	687a      	ldr	r2, [r7, #4]
 8008b2a:	6211      	str	r1, [r2, #32]
 8008b2c:	781a      	ldrb	r2, [r3, #0]
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008b38:	b29b      	uxth	r3, r3
 8008b3a:	3b01      	subs	r3, #1
 8008b3c:	b29b      	uxth	r3, r3
 8008b3e:	687a      	ldr	r2, [r7, #4]
 8008b40:	4619      	mov	r1, r3
 8008b42:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d10f      	bne.n	8008b68 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	68da      	ldr	r2, [r3, #12]
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b56:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	68da      	ldr	r2, [r3, #12]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b66:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008b68:	2300      	movs	r3, #0
 8008b6a:	e000      	b.n	8008b6e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008b6c:	2302      	movs	r3, #2
  }
}
 8008b6e:	4618      	mov	r0, r3
 8008b70:	3714      	adds	r7, #20
 8008b72:	46bd      	mov	sp, r7
 8008b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b78:	4770      	bx	lr

08008b7a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008b7a:	b580      	push	{r7, lr}
 8008b7c:	b082      	sub	sp, #8
 8008b7e:	af00      	add	r7, sp, #0
 8008b80:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	68da      	ldr	r2, [r3, #12]
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b90:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2220      	movs	r2, #32
 8008b96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008b9a:	6878      	ldr	r0, [r7, #4]
 8008b9c:	f7ff fcd2 	bl	8008544 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008ba0:	2300      	movs	r3, #0
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3708      	adds	r7, #8
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}

08008baa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008baa:	b580      	push	{r7, lr}
 8008bac:	b08c      	sub	sp, #48	; 0x30
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008bb8:	b2db      	uxtb	r3, r3
 8008bba:	2b22      	cmp	r3, #34	; 0x22
 8008bbc:	f040 80ab 	bne.w	8008d16 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	689b      	ldr	r3, [r3, #8]
 8008bc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bc8:	d117      	bne.n	8008bfa <UART_Receive_IT+0x50>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	691b      	ldr	r3, [r3, #16]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d113      	bne.n	8008bfa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bda:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	b29b      	uxth	r3, r3
 8008be4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008be8:	b29a      	uxth	r2, r3
 8008bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bf2:	1c9a      	adds	r2, r3, #2
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	629a      	str	r2, [r3, #40]	; 0x28
 8008bf8:	e026      	b.n	8008c48 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008c00:	2300      	movs	r3, #0
 8008c02:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	689b      	ldr	r3, [r3, #8]
 8008c08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c0c:	d007      	beq.n	8008c1e <UART_Receive_IT+0x74>
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	689b      	ldr	r3, [r3, #8]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d10a      	bne.n	8008c2c <UART_Receive_IT+0x82>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	691b      	ldr	r3, [r3, #16]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d106      	bne.n	8008c2c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	685b      	ldr	r3, [r3, #4]
 8008c24:	b2da      	uxtb	r2, r3
 8008c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c28:	701a      	strb	r2, [r3, #0]
 8008c2a:	e008      	b.n	8008c3e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	685b      	ldr	r3, [r3, #4]
 8008c32:	b2db      	uxtb	r3, r3
 8008c34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c38:	b2da      	uxtb	r2, r3
 8008c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c3c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c42:	1c5a      	adds	r2, r3, #1
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008c4c:	b29b      	uxth	r3, r3
 8008c4e:	3b01      	subs	r3, #1
 8008c50:	b29b      	uxth	r3, r3
 8008c52:	687a      	ldr	r2, [r7, #4]
 8008c54:	4619      	mov	r1, r3
 8008c56:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d15a      	bne.n	8008d12 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	68da      	ldr	r2, [r3, #12]
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f022 0220 	bic.w	r2, r2, #32
 8008c6a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	68da      	ldr	r2, [r3, #12]
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008c7a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	695a      	ldr	r2, [r3, #20]
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f022 0201 	bic.w	r2, r2, #1
 8008c8a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2220      	movs	r2, #32
 8008c90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d135      	bne.n	8008d08 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	330c      	adds	r3, #12
 8008ca8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008caa:	697b      	ldr	r3, [r7, #20]
 8008cac:	e853 3f00 	ldrex	r3, [r3]
 8008cb0:	613b      	str	r3, [r7, #16]
   return(result);
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	f023 0310 	bic.w	r3, r3, #16
 8008cb8:	627b      	str	r3, [r7, #36]	; 0x24
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	330c      	adds	r3, #12
 8008cc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cc2:	623a      	str	r2, [r7, #32]
 8008cc4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cc6:	69f9      	ldr	r1, [r7, #28]
 8008cc8:	6a3a      	ldr	r2, [r7, #32]
 8008cca:	e841 2300 	strex	r3, r2, [r1]
 8008cce:	61bb      	str	r3, [r7, #24]
   return(result);
 8008cd0:	69bb      	ldr	r3, [r7, #24]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d1e5      	bne.n	8008ca2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f003 0310 	and.w	r3, r3, #16
 8008ce0:	2b10      	cmp	r3, #16
 8008ce2:	d10a      	bne.n	8008cfa <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	60fb      	str	r3, [r7, #12]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	60fb      	str	r3, [r7, #12]
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	685b      	ldr	r3, [r3, #4]
 8008cf6:	60fb      	str	r3, [r7, #12]
 8008cf8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008cfe:	4619      	mov	r1, r3
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f7f9 fd83 	bl	800280c <HAL_UARTEx_RxEventCallback>
 8008d06:	e002      	b.n	8008d0e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	f7ff fc25 	bl	8008558 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	e002      	b.n	8008d18 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008d12:	2300      	movs	r3, #0
 8008d14:	e000      	b.n	8008d18 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008d16:	2302      	movs	r3, #2
  }
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	3730      	adds	r7, #48	; 0x30
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}

08008d20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008d20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d24:	b0c0      	sub	sp, #256	; 0x100
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	691b      	ldr	r3, [r3, #16]
 8008d34:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d3c:	68d9      	ldr	r1, [r3, #12]
 8008d3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d42:	681a      	ldr	r2, [r3, #0]
 8008d44:	ea40 0301 	orr.w	r3, r0, r1
 8008d48:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d4e:	689a      	ldr	r2, [r3, #8]
 8008d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d54:	691b      	ldr	r3, [r3, #16]
 8008d56:	431a      	orrs	r2, r3
 8008d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d5c:	695b      	ldr	r3, [r3, #20]
 8008d5e:	431a      	orrs	r2, r3
 8008d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d64:	69db      	ldr	r3, [r3, #28]
 8008d66:	4313      	orrs	r3, r2
 8008d68:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	68db      	ldr	r3, [r3, #12]
 8008d74:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008d78:	f021 010c 	bic.w	r1, r1, #12
 8008d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d80:	681a      	ldr	r2, [r3, #0]
 8008d82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008d86:	430b      	orrs	r3, r1
 8008d88:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	695b      	ldr	r3, [r3, #20]
 8008d92:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008d96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d9a:	6999      	ldr	r1, [r3, #24]
 8008d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008da0:	681a      	ldr	r2, [r3, #0]
 8008da2:	ea40 0301 	orr.w	r3, r0, r1
 8008da6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dac:	681a      	ldr	r2, [r3, #0]
 8008dae:	4b8f      	ldr	r3, [pc, #572]	; (8008fec <UART_SetConfig+0x2cc>)
 8008db0:	429a      	cmp	r2, r3
 8008db2:	d005      	beq.n	8008dc0 <UART_SetConfig+0xa0>
 8008db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008db8:	681a      	ldr	r2, [r3, #0]
 8008dba:	4b8d      	ldr	r3, [pc, #564]	; (8008ff0 <UART_SetConfig+0x2d0>)
 8008dbc:	429a      	cmp	r2, r3
 8008dbe:	d104      	bne.n	8008dca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008dc0:	f7fd fd74 	bl	80068ac <HAL_RCC_GetPCLK2Freq>
 8008dc4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008dc8:	e003      	b.n	8008dd2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008dca:	f7fd fd5b 	bl	8006884 <HAL_RCC_GetPCLK1Freq>
 8008dce:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dd6:	69db      	ldr	r3, [r3, #28]
 8008dd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ddc:	f040 810c 	bne.w	8008ff8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008de0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008de4:	2200      	movs	r2, #0
 8008de6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008dea:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008dee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008df2:	4622      	mov	r2, r4
 8008df4:	462b      	mov	r3, r5
 8008df6:	1891      	adds	r1, r2, r2
 8008df8:	65b9      	str	r1, [r7, #88]	; 0x58
 8008dfa:	415b      	adcs	r3, r3
 8008dfc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008dfe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008e02:	4621      	mov	r1, r4
 8008e04:	eb12 0801 	adds.w	r8, r2, r1
 8008e08:	4629      	mov	r1, r5
 8008e0a:	eb43 0901 	adc.w	r9, r3, r1
 8008e0e:	f04f 0200 	mov.w	r2, #0
 8008e12:	f04f 0300 	mov.w	r3, #0
 8008e16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008e1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008e1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008e22:	4690      	mov	r8, r2
 8008e24:	4699      	mov	r9, r3
 8008e26:	4623      	mov	r3, r4
 8008e28:	eb18 0303 	adds.w	r3, r8, r3
 8008e2c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008e30:	462b      	mov	r3, r5
 8008e32:	eb49 0303 	adc.w	r3, r9, r3
 8008e36:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008e3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	2200      	movs	r2, #0
 8008e42:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008e46:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008e4a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008e4e:	460b      	mov	r3, r1
 8008e50:	18db      	adds	r3, r3, r3
 8008e52:	653b      	str	r3, [r7, #80]	; 0x50
 8008e54:	4613      	mov	r3, r2
 8008e56:	eb42 0303 	adc.w	r3, r2, r3
 8008e5a:	657b      	str	r3, [r7, #84]	; 0x54
 8008e5c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008e60:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008e64:	f7f7 ff10 	bl	8000c88 <__aeabi_uldivmod>
 8008e68:	4602      	mov	r2, r0
 8008e6a:	460b      	mov	r3, r1
 8008e6c:	4b61      	ldr	r3, [pc, #388]	; (8008ff4 <UART_SetConfig+0x2d4>)
 8008e6e:	fba3 2302 	umull	r2, r3, r3, r2
 8008e72:	095b      	lsrs	r3, r3, #5
 8008e74:	011c      	lsls	r4, r3, #4
 8008e76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008e80:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008e84:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008e88:	4642      	mov	r2, r8
 8008e8a:	464b      	mov	r3, r9
 8008e8c:	1891      	adds	r1, r2, r2
 8008e8e:	64b9      	str	r1, [r7, #72]	; 0x48
 8008e90:	415b      	adcs	r3, r3
 8008e92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008e94:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008e98:	4641      	mov	r1, r8
 8008e9a:	eb12 0a01 	adds.w	sl, r2, r1
 8008e9e:	4649      	mov	r1, r9
 8008ea0:	eb43 0b01 	adc.w	fp, r3, r1
 8008ea4:	f04f 0200 	mov.w	r2, #0
 8008ea8:	f04f 0300 	mov.w	r3, #0
 8008eac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008eb0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008eb4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008eb8:	4692      	mov	sl, r2
 8008eba:	469b      	mov	fp, r3
 8008ebc:	4643      	mov	r3, r8
 8008ebe:	eb1a 0303 	adds.w	r3, sl, r3
 8008ec2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008ec6:	464b      	mov	r3, r9
 8008ec8:	eb4b 0303 	adc.w	r3, fp, r3
 8008ecc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ed4:	685b      	ldr	r3, [r3, #4]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008edc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008ee0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008ee4:	460b      	mov	r3, r1
 8008ee6:	18db      	adds	r3, r3, r3
 8008ee8:	643b      	str	r3, [r7, #64]	; 0x40
 8008eea:	4613      	mov	r3, r2
 8008eec:	eb42 0303 	adc.w	r3, r2, r3
 8008ef0:	647b      	str	r3, [r7, #68]	; 0x44
 8008ef2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008ef6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008efa:	f7f7 fec5 	bl	8000c88 <__aeabi_uldivmod>
 8008efe:	4602      	mov	r2, r0
 8008f00:	460b      	mov	r3, r1
 8008f02:	4611      	mov	r1, r2
 8008f04:	4b3b      	ldr	r3, [pc, #236]	; (8008ff4 <UART_SetConfig+0x2d4>)
 8008f06:	fba3 2301 	umull	r2, r3, r3, r1
 8008f0a:	095b      	lsrs	r3, r3, #5
 8008f0c:	2264      	movs	r2, #100	; 0x64
 8008f0e:	fb02 f303 	mul.w	r3, r2, r3
 8008f12:	1acb      	subs	r3, r1, r3
 8008f14:	00db      	lsls	r3, r3, #3
 8008f16:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008f1a:	4b36      	ldr	r3, [pc, #216]	; (8008ff4 <UART_SetConfig+0x2d4>)
 8008f1c:	fba3 2302 	umull	r2, r3, r3, r2
 8008f20:	095b      	lsrs	r3, r3, #5
 8008f22:	005b      	lsls	r3, r3, #1
 8008f24:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008f28:	441c      	add	r4, r3
 8008f2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008f2e:	2200      	movs	r2, #0
 8008f30:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008f34:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008f38:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008f3c:	4642      	mov	r2, r8
 8008f3e:	464b      	mov	r3, r9
 8008f40:	1891      	adds	r1, r2, r2
 8008f42:	63b9      	str	r1, [r7, #56]	; 0x38
 8008f44:	415b      	adcs	r3, r3
 8008f46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f48:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008f4c:	4641      	mov	r1, r8
 8008f4e:	1851      	adds	r1, r2, r1
 8008f50:	6339      	str	r1, [r7, #48]	; 0x30
 8008f52:	4649      	mov	r1, r9
 8008f54:	414b      	adcs	r3, r1
 8008f56:	637b      	str	r3, [r7, #52]	; 0x34
 8008f58:	f04f 0200 	mov.w	r2, #0
 8008f5c:	f04f 0300 	mov.w	r3, #0
 8008f60:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008f64:	4659      	mov	r1, fp
 8008f66:	00cb      	lsls	r3, r1, #3
 8008f68:	4651      	mov	r1, sl
 8008f6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f6e:	4651      	mov	r1, sl
 8008f70:	00ca      	lsls	r2, r1, #3
 8008f72:	4610      	mov	r0, r2
 8008f74:	4619      	mov	r1, r3
 8008f76:	4603      	mov	r3, r0
 8008f78:	4642      	mov	r2, r8
 8008f7a:	189b      	adds	r3, r3, r2
 8008f7c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008f80:	464b      	mov	r3, r9
 8008f82:	460a      	mov	r2, r1
 8008f84:	eb42 0303 	adc.w	r3, r2, r3
 8008f88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f90:	685b      	ldr	r3, [r3, #4]
 8008f92:	2200      	movs	r2, #0
 8008f94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008f98:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008f9c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008fa0:	460b      	mov	r3, r1
 8008fa2:	18db      	adds	r3, r3, r3
 8008fa4:	62bb      	str	r3, [r7, #40]	; 0x28
 8008fa6:	4613      	mov	r3, r2
 8008fa8:	eb42 0303 	adc.w	r3, r2, r3
 8008fac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008fae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008fb2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008fb6:	f7f7 fe67 	bl	8000c88 <__aeabi_uldivmod>
 8008fba:	4602      	mov	r2, r0
 8008fbc:	460b      	mov	r3, r1
 8008fbe:	4b0d      	ldr	r3, [pc, #52]	; (8008ff4 <UART_SetConfig+0x2d4>)
 8008fc0:	fba3 1302 	umull	r1, r3, r3, r2
 8008fc4:	095b      	lsrs	r3, r3, #5
 8008fc6:	2164      	movs	r1, #100	; 0x64
 8008fc8:	fb01 f303 	mul.w	r3, r1, r3
 8008fcc:	1ad3      	subs	r3, r2, r3
 8008fce:	00db      	lsls	r3, r3, #3
 8008fd0:	3332      	adds	r3, #50	; 0x32
 8008fd2:	4a08      	ldr	r2, [pc, #32]	; (8008ff4 <UART_SetConfig+0x2d4>)
 8008fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8008fd8:	095b      	lsrs	r3, r3, #5
 8008fda:	f003 0207 	and.w	r2, r3, #7
 8008fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	4422      	add	r2, r4
 8008fe6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008fe8:	e105      	b.n	80091f6 <UART_SetConfig+0x4d6>
 8008fea:	bf00      	nop
 8008fec:	40011000 	.word	0x40011000
 8008ff0:	40011400 	.word	0x40011400
 8008ff4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008ff8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009002:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009006:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800900a:	4642      	mov	r2, r8
 800900c:	464b      	mov	r3, r9
 800900e:	1891      	adds	r1, r2, r2
 8009010:	6239      	str	r1, [r7, #32]
 8009012:	415b      	adcs	r3, r3
 8009014:	627b      	str	r3, [r7, #36]	; 0x24
 8009016:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800901a:	4641      	mov	r1, r8
 800901c:	1854      	adds	r4, r2, r1
 800901e:	4649      	mov	r1, r9
 8009020:	eb43 0501 	adc.w	r5, r3, r1
 8009024:	f04f 0200 	mov.w	r2, #0
 8009028:	f04f 0300 	mov.w	r3, #0
 800902c:	00eb      	lsls	r3, r5, #3
 800902e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009032:	00e2      	lsls	r2, r4, #3
 8009034:	4614      	mov	r4, r2
 8009036:	461d      	mov	r5, r3
 8009038:	4643      	mov	r3, r8
 800903a:	18e3      	adds	r3, r4, r3
 800903c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009040:	464b      	mov	r3, r9
 8009042:	eb45 0303 	adc.w	r3, r5, r3
 8009046:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800904a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800904e:	685b      	ldr	r3, [r3, #4]
 8009050:	2200      	movs	r2, #0
 8009052:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009056:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800905a:	f04f 0200 	mov.w	r2, #0
 800905e:	f04f 0300 	mov.w	r3, #0
 8009062:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009066:	4629      	mov	r1, r5
 8009068:	008b      	lsls	r3, r1, #2
 800906a:	4621      	mov	r1, r4
 800906c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009070:	4621      	mov	r1, r4
 8009072:	008a      	lsls	r2, r1, #2
 8009074:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009078:	f7f7 fe06 	bl	8000c88 <__aeabi_uldivmod>
 800907c:	4602      	mov	r2, r0
 800907e:	460b      	mov	r3, r1
 8009080:	4b60      	ldr	r3, [pc, #384]	; (8009204 <UART_SetConfig+0x4e4>)
 8009082:	fba3 2302 	umull	r2, r3, r3, r2
 8009086:	095b      	lsrs	r3, r3, #5
 8009088:	011c      	lsls	r4, r3, #4
 800908a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800908e:	2200      	movs	r2, #0
 8009090:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009094:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009098:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800909c:	4642      	mov	r2, r8
 800909e:	464b      	mov	r3, r9
 80090a0:	1891      	adds	r1, r2, r2
 80090a2:	61b9      	str	r1, [r7, #24]
 80090a4:	415b      	adcs	r3, r3
 80090a6:	61fb      	str	r3, [r7, #28]
 80090a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80090ac:	4641      	mov	r1, r8
 80090ae:	1851      	adds	r1, r2, r1
 80090b0:	6139      	str	r1, [r7, #16]
 80090b2:	4649      	mov	r1, r9
 80090b4:	414b      	adcs	r3, r1
 80090b6:	617b      	str	r3, [r7, #20]
 80090b8:	f04f 0200 	mov.w	r2, #0
 80090bc:	f04f 0300 	mov.w	r3, #0
 80090c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80090c4:	4659      	mov	r1, fp
 80090c6:	00cb      	lsls	r3, r1, #3
 80090c8:	4651      	mov	r1, sl
 80090ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80090ce:	4651      	mov	r1, sl
 80090d0:	00ca      	lsls	r2, r1, #3
 80090d2:	4610      	mov	r0, r2
 80090d4:	4619      	mov	r1, r3
 80090d6:	4603      	mov	r3, r0
 80090d8:	4642      	mov	r2, r8
 80090da:	189b      	adds	r3, r3, r2
 80090dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80090e0:	464b      	mov	r3, r9
 80090e2:	460a      	mov	r2, r1
 80090e4:	eb42 0303 	adc.w	r3, r2, r3
 80090e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80090ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	2200      	movs	r2, #0
 80090f4:	67bb      	str	r3, [r7, #120]	; 0x78
 80090f6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80090f8:	f04f 0200 	mov.w	r2, #0
 80090fc:	f04f 0300 	mov.w	r3, #0
 8009100:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009104:	4649      	mov	r1, r9
 8009106:	008b      	lsls	r3, r1, #2
 8009108:	4641      	mov	r1, r8
 800910a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800910e:	4641      	mov	r1, r8
 8009110:	008a      	lsls	r2, r1, #2
 8009112:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009116:	f7f7 fdb7 	bl	8000c88 <__aeabi_uldivmod>
 800911a:	4602      	mov	r2, r0
 800911c:	460b      	mov	r3, r1
 800911e:	4b39      	ldr	r3, [pc, #228]	; (8009204 <UART_SetConfig+0x4e4>)
 8009120:	fba3 1302 	umull	r1, r3, r3, r2
 8009124:	095b      	lsrs	r3, r3, #5
 8009126:	2164      	movs	r1, #100	; 0x64
 8009128:	fb01 f303 	mul.w	r3, r1, r3
 800912c:	1ad3      	subs	r3, r2, r3
 800912e:	011b      	lsls	r3, r3, #4
 8009130:	3332      	adds	r3, #50	; 0x32
 8009132:	4a34      	ldr	r2, [pc, #208]	; (8009204 <UART_SetConfig+0x4e4>)
 8009134:	fba2 2303 	umull	r2, r3, r2, r3
 8009138:	095b      	lsrs	r3, r3, #5
 800913a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800913e:	441c      	add	r4, r3
 8009140:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009144:	2200      	movs	r2, #0
 8009146:	673b      	str	r3, [r7, #112]	; 0x70
 8009148:	677a      	str	r2, [r7, #116]	; 0x74
 800914a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800914e:	4642      	mov	r2, r8
 8009150:	464b      	mov	r3, r9
 8009152:	1891      	adds	r1, r2, r2
 8009154:	60b9      	str	r1, [r7, #8]
 8009156:	415b      	adcs	r3, r3
 8009158:	60fb      	str	r3, [r7, #12]
 800915a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800915e:	4641      	mov	r1, r8
 8009160:	1851      	adds	r1, r2, r1
 8009162:	6039      	str	r1, [r7, #0]
 8009164:	4649      	mov	r1, r9
 8009166:	414b      	adcs	r3, r1
 8009168:	607b      	str	r3, [r7, #4]
 800916a:	f04f 0200 	mov.w	r2, #0
 800916e:	f04f 0300 	mov.w	r3, #0
 8009172:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009176:	4659      	mov	r1, fp
 8009178:	00cb      	lsls	r3, r1, #3
 800917a:	4651      	mov	r1, sl
 800917c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009180:	4651      	mov	r1, sl
 8009182:	00ca      	lsls	r2, r1, #3
 8009184:	4610      	mov	r0, r2
 8009186:	4619      	mov	r1, r3
 8009188:	4603      	mov	r3, r0
 800918a:	4642      	mov	r2, r8
 800918c:	189b      	adds	r3, r3, r2
 800918e:	66bb      	str	r3, [r7, #104]	; 0x68
 8009190:	464b      	mov	r3, r9
 8009192:	460a      	mov	r2, r1
 8009194:	eb42 0303 	adc.w	r3, r2, r3
 8009198:	66fb      	str	r3, [r7, #108]	; 0x6c
 800919a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800919e:	685b      	ldr	r3, [r3, #4]
 80091a0:	2200      	movs	r2, #0
 80091a2:	663b      	str	r3, [r7, #96]	; 0x60
 80091a4:	667a      	str	r2, [r7, #100]	; 0x64
 80091a6:	f04f 0200 	mov.w	r2, #0
 80091aa:	f04f 0300 	mov.w	r3, #0
 80091ae:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80091b2:	4649      	mov	r1, r9
 80091b4:	008b      	lsls	r3, r1, #2
 80091b6:	4641      	mov	r1, r8
 80091b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80091bc:	4641      	mov	r1, r8
 80091be:	008a      	lsls	r2, r1, #2
 80091c0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80091c4:	f7f7 fd60 	bl	8000c88 <__aeabi_uldivmod>
 80091c8:	4602      	mov	r2, r0
 80091ca:	460b      	mov	r3, r1
 80091cc:	4b0d      	ldr	r3, [pc, #52]	; (8009204 <UART_SetConfig+0x4e4>)
 80091ce:	fba3 1302 	umull	r1, r3, r3, r2
 80091d2:	095b      	lsrs	r3, r3, #5
 80091d4:	2164      	movs	r1, #100	; 0x64
 80091d6:	fb01 f303 	mul.w	r3, r1, r3
 80091da:	1ad3      	subs	r3, r2, r3
 80091dc:	011b      	lsls	r3, r3, #4
 80091de:	3332      	adds	r3, #50	; 0x32
 80091e0:	4a08      	ldr	r2, [pc, #32]	; (8009204 <UART_SetConfig+0x4e4>)
 80091e2:	fba2 2303 	umull	r2, r3, r2, r3
 80091e6:	095b      	lsrs	r3, r3, #5
 80091e8:	f003 020f 	and.w	r2, r3, #15
 80091ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	4422      	add	r2, r4
 80091f4:	609a      	str	r2, [r3, #8]
}
 80091f6:	bf00      	nop
 80091f8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80091fc:	46bd      	mov	sp, r7
 80091fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009202:	bf00      	nop
 8009204:	51eb851f 	.word	0x51eb851f

08009208 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800920c:	4904      	ldr	r1, [pc, #16]	; (8009220 <MX_FATFS_Init+0x18>)
 800920e:	4805      	ldr	r0, [pc, #20]	; (8009224 <MX_FATFS_Init+0x1c>)
 8009210:	f000 f8b2 	bl	8009378 <FATFS_LinkDriver>
 8009214:	4603      	mov	r3, r0
 8009216:	461a      	mov	r2, r3
 8009218:	4b03      	ldr	r3, [pc, #12]	; (8009228 <MX_FATFS_Init+0x20>)
 800921a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800921c:	bf00      	nop
 800921e:	bd80      	pop	{r7, pc}
 8009220:	2000092c 	.word	0x2000092c
 8009224:	2000001c 	.word	0x2000001c
 8009228:	20000928 	.word	0x20000928

0800922c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b082      	sub	sp, #8
 8009230:	af00      	add	r7, sp, #0
 8009232:	4603      	mov	r3, r0
 8009234:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 8009236:	79fb      	ldrb	r3, [r7, #7]
 8009238:	4618      	mov	r0, r3
 800923a:	f7f8 f897 	bl	800136c <SD_disk_initialize>
 800923e:	4603      	mov	r3, r0
 8009240:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8009242:	4618      	mov	r0, r3
 8009244:	3708      	adds	r7, #8
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}

0800924a <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800924a:	b580      	push	{r7, lr}
 800924c:	b082      	sub	sp, #8
 800924e:	af00      	add	r7, sp, #0
 8009250:	4603      	mov	r3, r0
 8009252:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	 return SD_disk_status(pdrv);
 8009254:	79fb      	ldrb	r3, [r7, #7]
 8009256:	4618      	mov	r0, r3
 8009258:	f7f8 f972 	bl	8001540 <SD_disk_status>
 800925c:	4603      	mov	r3, r0
 800925e:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8009260:	4618      	mov	r0, r3
 8009262:	3708      	adds	r7, #8
 8009264:	46bd      	mov	sp, r7
 8009266:	bd80      	pop	{r7, pc}

08009268 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b084      	sub	sp, #16
 800926c:	af00      	add	r7, sp, #0
 800926e:	60b9      	str	r1, [r7, #8]
 8009270:	607a      	str	r2, [r7, #4]
 8009272:	603b      	str	r3, [r7, #0]
 8009274:	4603      	mov	r3, r0
 8009276:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 8009278:	7bf8      	ldrb	r0, [r7, #15]
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	687a      	ldr	r2, [r7, #4]
 800927e:	68b9      	ldr	r1, [r7, #8]
 8009280:	f7f8 f974 	bl	800156c <SD_disk_read>
 8009284:	4603      	mov	r3, r0
 8009286:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 8009288:	4618      	mov	r0, r3
 800928a:	3710      	adds	r7, #16
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}

08009290 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b084      	sub	sp, #16
 8009294:	af00      	add	r7, sp, #0
 8009296:	60b9      	str	r1, [r7, #8]
 8009298:	607a      	str	r2, [r7, #4]
 800929a:	603b      	str	r3, [r7, #0]
 800929c:	4603      	mov	r3, r0
 800929e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 80092a0:	7bf8      	ldrb	r0, [r7, #15]
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	687a      	ldr	r2, [r7, #4]
 80092a6:	68b9      	ldr	r1, [r7, #8]
 80092a8:	f7f8 f9ca 	bl	8001640 <SD_disk_write>
 80092ac:	4603      	mov	r3, r0
 80092ae:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	3710      	adds	r7, #16
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b082      	sub	sp, #8
 80092bc:	af00      	add	r7, sp, #0
 80092be:	4603      	mov	r3, r0
 80092c0:	603a      	str	r2, [r7, #0]
 80092c2:	71fb      	strb	r3, [r7, #7]
 80092c4:	460b      	mov	r3, r1
 80092c6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 80092c8:	79fb      	ldrb	r3, [r7, #7]
 80092ca:	79b9      	ldrb	r1, [r7, #6]
 80092cc:	683a      	ldr	r2, [r7, #0]
 80092ce:	4618      	mov	r0, r3
 80092d0:	f7f8 fa3a 	bl	8001748 <SD_disk_ioctl>
 80092d4:	4603      	mov	r3, r0
 80092d6:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3708      	adds	r7, #8
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}

080092e0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b087      	sub	sp, #28
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	60f8      	str	r0, [r7, #12]
 80092e8:	60b9      	str	r1, [r7, #8]
 80092ea:	4613      	mov	r3, r2
 80092ec:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80092ee:	2301      	movs	r3, #1
 80092f0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80092f2:	2300      	movs	r3, #0
 80092f4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80092f6:	4b1f      	ldr	r3, [pc, #124]	; (8009374 <FATFS_LinkDriverEx+0x94>)
 80092f8:	7a5b      	ldrb	r3, [r3, #9]
 80092fa:	b2db      	uxtb	r3, r3
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d131      	bne.n	8009364 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009300:	4b1c      	ldr	r3, [pc, #112]	; (8009374 <FATFS_LinkDriverEx+0x94>)
 8009302:	7a5b      	ldrb	r3, [r3, #9]
 8009304:	b2db      	uxtb	r3, r3
 8009306:	461a      	mov	r2, r3
 8009308:	4b1a      	ldr	r3, [pc, #104]	; (8009374 <FATFS_LinkDriverEx+0x94>)
 800930a:	2100      	movs	r1, #0
 800930c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800930e:	4b19      	ldr	r3, [pc, #100]	; (8009374 <FATFS_LinkDriverEx+0x94>)
 8009310:	7a5b      	ldrb	r3, [r3, #9]
 8009312:	b2db      	uxtb	r3, r3
 8009314:	4a17      	ldr	r2, [pc, #92]	; (8009374 <FATFS_LinkDriverEx+0x94>)
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	4413      	add	r3, r2
 800931a:	68fa      	ldr	r2, [r7, #12]
 800931c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800931e:	4b15      	ldr	r3, [pc, #84]	; (8009374 <FATFS_LinkDriverEx+0x94>)
 8009320:	7a5b      	ldrb	r3, [r3, #9]
 8009322:	b2db      	uxtb	r3, r3
 8009324:	461a      	mov	r2, r3
 8009326:	4b13      	ldr	r3, [pc, #76]	; (8009374 <FATFS_LinkDriverEx+0x94>)
 8009328:	4413      	add	r3, r2
 800932a:	79fa      	ldrb	r2, [r7, #7]
 800932c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800932e:	4b11      	ldr	r3, [pc, #68]	; (8009374 <FATFS_LinkDriverEx+0x94>)
 8009330:	7a5b      	ldrb	r3, [r3, #9]
 8009332:	b2db      	uxtb	r3, r3
 8009334:	1c5a      	adds	r2, r3, #1
 8009336:	b2d1      	uxtb	r1, r2
 8009338:	4a0e      	ldr	r2, [pc, #56]	; (8009374 <FATFS_LinkDriverEx+0x94>)
 800933a:	7251      	strb	r1, [r2, #9]
 800933c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800933e:	7dbb      	ldrb	r3, [r7, #22]
 8009340:	3330      	adds	r3, #48	; 0x30
 8009342:	b2da      	uxtb	r2, r3
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	3301      	adds	r3, #1
 800934c:	223a      	movs	r2, #58	; 0x3a
 800934e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	3302      	adds	r3, #2
 8009354:	222f      	movs	r2, #47	; 0x2f
 8009356:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	3303      	adds	r3, #3
 800935c:	2200      	movs	r2, #0
 800935e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009360:	2300      	movs	r3, #0
 8009362:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009364:	7dfb      	ldrb	r3, [r7, #23]
}
 8009366:	4618      	mov	r0, r3
 8009368:	371c      	adds	r7, #28
 800936a:	46bd      	mov	sp, r7
 800936c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009370:	4770      	bx	lr
 8009372:	bf00      	nop
 8009374:	20000930 	.word	0x20000930

08009378 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b082      	sub	sp, #8
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
 8009380:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009382:	2200      	movs	r2, #0
 8009384:	6839      	ldr	r1, [r7, #0]
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	f7ff ffaa 	bl	80092e0 <FATFS_LinkDriverEx>
 800938c:	4603      	mov	r3, r0
}
 800938e:	4618      	mov	r0, r3
 8009390:	3708      	adds	r7, #8
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}
	...

08009398 <__errno>:
 8009398:	4b01      	ldr	r3, [pc, #4]	; (80093a0 <__errno+0x8>)
 800939a:	6818      	ldr	r0, [r3, #0]
 800939c:	4770      	bx	lr
 800939e:	bf00      	nop
 80093a0:	20000030 	.word	0x20000030

080093a4 <__libc_init_array>:
 80093a4:	b570      	push	{r4, r5, r6, lr}
 80093a6:	4d0d      	ldr	r5, [pc, #52]	; (80093dc <__libc_init_array+0x38>)
 80093a8:	4c0d      	ldr	r4, [pc, #52]	; (80093e0 <__libc_init_array+0x3c>)
 80093aa:	1b64      	subs	r4, r4, r5
 80093ac:	10a4      	asrs	r4, r4, #2
 80093ae:	2600      	movs	r6, #0
 80093b0:	42a6      	cmp	r6, r4
 80093b2:	d109      	bne.n	80093c8 <__libc_init_array+0x24>
 80093b4:	4d0b      	ldr	r5, [pc, #44]	; (80093e4 <__libc_init_array+0x40>)
 80093b6:	4c0c      	ldr	r4, [pc, #48]	; (80093e8 <__libc_init_array+0x44>)
 80093b8:	f004 fc90 	bl	800dcdc <_init>
 80093bc:	1b64      	subs	r4, r4, r5
 80093be:	10a4      	asrs	r4, r4, #2
 80093c0:	2600      	movs	r6, #0
 80093c2:	42a6      	cmp	r6, r4
 80093c4:	d105      	bne.n	80093d2 <__libc_init_array+0x2e>
 80093c6:	bd70      	pop	{r4, r5, r6, pc}
 80093c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80093cc:	4798      	blx	r3
 80093ce:	3601      	adds	r6, #1
 80093d0:	e7ee      	b.n	80093b0 <__libc_init_array+0xc>
 80093d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80093d6:	4798      	blx	r3
 80093d8:	3601      	adds	r6, #1
 80093da:	e7f2      	b.n	80093c2 <__libc_init_array+0x1e>
 80093dc:	0800e310 	.word	0x0800e310
 80093e0:	0800e310 	.word	0x0800e310
 80093e4:	0800e310 	.word	0x0800e310
 80093e8:	0800e314 	.word	0x0800e314

080093ec <memcpy>:
 80093ec:	440a      	add	r2, r1
 80093ee:	4291      	cmp	r1, r2
 80093f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80093f4:	d100      	bne.n	80093f8 <memcpy+0xc>
 80093f6:	4770      	bx	lr
 80093f8:	b510      	push	{r4, lr}
 80093fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009402:	4291      	cmp	r1, r2
 8009404:	d1f9      	bne.n	80093fa <memcpy+0xe>
 8009406:	bd10      	pop	{r4, pc}

08009408 <memset>:
 8009408:	4402      	add	r2, r0
 800940a:	4603      	mov	r3, r0
 800940c:	4293      	cmp	r3, r2
 800940e:	d100      	bne.n	8009412 <memset+0xa>
 8009410:	4770      	bx	lr
 8009412:	f803 1b01 	strb.w	r1, [r3], #1
 8009416:	e7f9      	b.n	800940c <memset+0x4>

08009418 <__cvt>:
 8009418:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800941c:	ec55 4b10 	vmov	r4, r5, d0
 8009420:	2d00      	cmp	r5, #0
 8009422:	460e      	mov	r6, r1
 8009424:	4619      	mov	r1, r3
 8009426:	462b      	mov	r3, r5
 8009428:	bfbb      	ittet	lt
 800942a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800942e:	461d      	movlt	r5, r3
 8009430:	2300      	movge	r3, #0
 8009432:	232d      	movlt	r3, #45	; 0x2d
 8009434:	700b      	strb	r3, [r1, #0]
 8009436:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009438:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800943c:	4691      	mov	r9, r2
 800943e:	f023 0820 	bic.w	r8, r3, #32
 8009442:	bfbc      	itt	lt
 8009444:	4622      	movlt	r2, r4
 8009446:	4614      	movlt	r4, r2
 8009448:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800944c:	d005      	beq.n	800945a <__cvt+0x42>
 800944e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009452:	d100      	bne.n	8009456 <__cvt+0x3e>
 8009454:	3601      	adds	r6, #1
 8009456:	2102      	movs	r1, #2
 8009458:	e000      	b.n	800945c <__cvt+0x44>
 800945a:	2103      	movs	r1, #3
 800945c:	ab03      	add	r3, sp, #12
 800945e:	9301      	str	r3, [sp, #4]
 8009460:	ab02      	add	r3, sp, #8
 8009462:	9300      	str	r3, [sp, #0]
 8009464:	ec45 4b10 	vmov	d0, r4, r5
 8009468:	4653      	mov	r3, sl
 800946a:	4632      	mov	r2, r6
 800946c:	f001 fe8c 	bl	800b188 <_dtoa_r>
 8009470:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009474:	4607      	mov	r7, r0
 8009476:	d102      	bne.n	800947e <__cvt+0x66>
 8009478:	f019 0f01 	tst.w	r9, #1
 800947c:	d022      	beq.n	80094c4 <__cvt+0xac>
 800947e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009482:	eb07 0906 	add.w	r9, r7, r6
 8009486:	d110      	bne.n	80094aa <__cvt+0x92>
 8009488:	783b      	ldrb	r3, [r7, #0]
 800948a:	2b30      	cmp	r3, #48	; 0x30
 800948c:	d10a      	bne.n	80094a4 <__cvt+0x8c>
 800948e:	2200      	movs	r2, #0
 8009490:	2300      	movs	r3, #0
 8009492:	4620      	mov	r0, r4
 8009494:	4629      	mov	r1, r5
 8009496:	f7f7 fb17 	bl	8000ac8 <__aeabi_dcmpeq>
 800949a:	b918      	cbnz	r0, 80094a4 <__cvt+0x8c>
 800949c:	f1c6 0601 	rsb	r6, r6, #1
 80094a0:	f8ca 6000 	str.w	r6, [sl]
 80094a4:	f8da 3000 	ldr.w	r3, [sl]
 80094a8:	4499      	add	r9, r3
 80094aa:	2200      	movs	r2, #0
 80094ac:	2300      	movs	r3, #0
 80094ae:	4620      	mov	r0, r4
 80094b0:	4629      	mov	r1, r5
 80094b2:	f7f7 fb09 	bl	8000ac8 <__aeabi_dcmpeq>
 80094b6:	b108      	cbz	r0, 80094bc <__cvt+0xa4>
 80094b8:	f8cd 900c 	str.w	r9, [sp, #12]
 80094bc:	2230      	movs	r2, #48	; 0x30
 80094be:	9b03      	ldr	r3, [sp, #12]
 80094c0:	454b      	cmp	r3, r9
 80094c2:	d307      	bcc.n	80094d4 <__cvt+0xbc>
 80094c4:	9b03      	ldr	r3, [sp, #12]
 80094c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80094c8:	1bdb      	subs	r3, r3, r7
 80094ca:	4638      	mov	r0, r7
 80094cc:	6013      	str	r3, [r2, #0]
 80094ce:	b004      	add	sp, #16
 80094d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094d4:	1c59      	adds	r1, r3, #1
 80094d6:	9103      	str	r1, [sp, #12]
 80094d8:	701a      	strb	r2, [r3, #0]
 80094da:	e7f0      	b.n	80094be <__cvt+0xa6>

080094dc <__exponent>:
 80094dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094de:	4603      	mov	r3, r0
 80094e0:	2900      	cmp	r1, #0
 80094e2:	bfb8      	it	lt
 80094e4:	4249      	neglt	r1, r1
 80094e6:	f803 2b02 	strb.w	r2, [r3], #2
 80094ea:	bfb4      	ite	lt
 80094ec:	222d      	movlt	r2, #45	; 0x2d
 80094ee:	222b      	movge	r2, #43	; 0x2b
 80094f0:	2909      	cmp	r1, #9
 80094f2:	7042      	strb	r2, [r0, #1]
 80094f4:	dd2a      	ble.n	800954c <__exponent+0x70>
 80094f6:	f10d 0407 	add.w	r4, sp, #7
 80094fa:	46a4      	mov	ip, r4
 80094fc:	270a      	movs	r7, #10
 80094fe:	46a6      	mov	lr, r4
 8009500:	460a      	mov	r2, r1
 8009502:	fb91 f6f7 	sdiv	r6, r1, r7
 8009506:	fb07 1516 	mls	r5, r7, r6, r1
 800950a:	3530      	adds	r5, #48	; 0x30
 800950c:	2a63      	cmp	r2, #99	; 0x63
 800950e:	f104 34ff 	add.w	r4, r4, #4294967295
 8009512:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009516:	4631      	mov	r1, r6
 8009518:	dcf1      	bgt.n	80094fe <__exponent+0x22>
 800951a:	3130      	adds	r1, #48	; 0x30
 800951c:	f1ae 0502 	sub.w	r5, lr, #2
 8009520:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009524:	1c44      	adds	r4, r0, #1
 8009526:	4629      	mov	r1, r5
 8009528:	4561      	cmp	r1, ip
 800952a:	d30a      	bcc.n	8009542 <__exponent+0x66>
 800952c:	f10d 0209 	add.w	r2, sp, #9
 8009530:	eba2 020e 	sub.w	r2, r2, lr
 8009534:	4565      	cmp	r5, ip
 8009536:	bf88      	it	hi
 8009538:	2200      	movhi	r2, #0
 800953a:	4413      	add	r3, r2
 800953c:	1a18      	subs	r0, r3, r0
 800953e:	b003      	add	sp, #12
 8009540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009542:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009546:	f804 2f01 	strb.w	r2, [r4, #1]!
 800954a:	e7ed      	b.n	8009528 <__exponent+0x4c>
 800954c:	2330      	movs	r3, #48	; 0x30
 800954e:	3130      	adds	r1, #48	; 0x30
 8009550:	7083      	strb	r3, [r0, #2]
 8009552:	70c1      	strb	r1, [r0, #3]
 8009554:	1d03      	adds	r3, r0, #4
 8009556:	e7f1      	b.n	800953c <__exponent+0x60>

08009558 <_printf_float>:
 8009558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800955c:	ed2d 8b02 	vpush	{d8}
 8009560:	b08d      	sub	sp, #52	; 0x34
 8009562:	460c      	mov	r4, r1
 8009564:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009568:	4616      	mov	r6, r2
 800956a:	461f      	mov	r7, r3
 800956c:	4605      	mov	r5, r0
 800956e:	f003 f931 	bl	800c7d4 <_localeconv_r>
 8009572:	f8d0 a000 	ldr.w	sl, [r0]
 8009576:	4650      	mov	r0, sl
 8009578:	f7f6 fe2a 	bl	80001d0 <strlen>
 800957c:	2300      	movs	r3, #0
 800957e:	930a      	str	r3, [sp, #40]	; 0x28
 8009580:	6823      	ldr	r3, [r4, #0]
 8009582:	9305      	str	r3, [sp, #20]
 8009584:	f8d8 3000 	ldr.w	r3, [r8]
 8009588:	f894 b018 	ldrb.w	fp, [r4, #24]
 800958c:	3307      	adds	r3, #7
 800958e:	f023 0307 	bic.w	r3, r3, #7
 8009592:	f103 0208 	add.w	r2, r3, #8
 8009596:	f8c8 2000 	str.w	r2, [r8]
 800959a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800959e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80095a2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80095a6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80095aa:	9307      	str	r3, [sp, #28]
 80095ac:	f8cd 8018 	str.w	r8, [sp, #24]
 80095b0:	ee08 0a10 	vmov	s16, r0
 80095b4:	4b9f      	ldr	r3, [pc, #636]	; (8009834 <_printf_float+0x2dc>)
 80095b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80095ba:	f04f 32ff 	mov.w	r2, #4294967295
 80095be:	f7f7 fab5 	bl	8000b2c <__aeabi_dcmpun>
 80095c2:	bb88      	cbnz	r0, 8009628 <_printf_float+0xd0>
 80095c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80095c8:	4b9a      	ldr	r3, [pc, #616]	; (8009834 <_printf_float+0x2dc>)
 80095ca:	f04f 32ff 	mov.w	r2, #4294967295
 80095ce:	f7f7 fa8f 	bl	8000af0 <__aeabi_dcmple>
 80095d2:	bb48      	cbnz	r0, 8009628 <_printf_float+0xd0>
 80095d4:	2200      	movs	r2, #0
 80095d6:	2300      	movs	r3, #0
 80095d8:	4640      	mov	r0, r8
 80095da:	4649      	mov	r1, r9
 80095dc:	f7f7 fa7e 	bl	8000adc <__aeabi_dcmplt>
 80095e0:	b110      	cbz	r0, 80095e8 <_printf_float+0x90>
 80095e2:	232d      	movs	r3, #45	; 0x2d
 80095e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80095e8:	4b93      	ldr	r3, [pc, #588]	; (8009838 <_printf_float+0x2e0>)
 80095ea:	4894      	ldr	r0, [pc, #592]	; (800983c <_printf_float+0x2e4>)
 80095ec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80095f0:	bf94      	ite	ls
 80095f2:	4698      	movls	r8, r3
 80095f4:	4680      	movhi	r8, r0
 80095f6:	2303      	movs	r3, #3
 80095f8:	6123      	str	r3, [r4, #16]
 80095fa:	9b05      	ldr	r3, [sp, #20]
 80095fc:	f023 0204 	bic.w	r2, r3, #4
 8009600:	6022      	str	r2, [r4, #0]
 8009602:	f04f 0900 	mov.w	r9, #0
 8009606:	9700      	str	r7, [sp, #0]
 8009608:	4633      	mov	r3, r6
 800960a:	aa0b      	add	r2, sp, #44	; 0x2c
 800960c:	4621      	mov	r1, r4
 800960e:	4628      	mov	r0, r5
 8009610:	f000 f9d8 	bl	80099c4 <_printf_common>
 8009614:	3001      	adds	r0, #1
 8009616:	f040 8090 	bne.w	800973a <_printf_float+0x1e2>
 800961a:	f04f 30ff 	mov.w	r0, #4294967295
 800961e:	b00d      	add	sp, #52	; 0x34
 8009620:	ecbd 8b02 	vpop	{d8}
 8009624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009628:	4642      	mov	r2, r8
 800962a:	464b      	mov	r3, r9
 800962c:	4640      	mov	r0, r8
 800962e:	4649      	mov	r1, r9
 8009630:	f7f7 fa7c 	bl	8000b2c <__aeabi_dcmpun>
 8009634:	b140      	cbz	r0, 8009648 <_printf_float+0xf0>
 8009636:	464b      	mov	r3, r9
 8009638:	2b00      	cmp	r3, #0
 800963a:	bfbc      	itt	lt
 800963c:	232d      	movlt	r3, #45	; 0x2d
 800963e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009642:	487f      	ldr	r0, [pc, #508]	; (8009840 <_printf_float+0x2e8>)
 8009644:	4b7f      	ldr	r3, [pc, #508]	; (8009844 <_printf_float+0x2ec>)
 8009646:	e7d1      	b.n	80095ec <_printf_float+0x94>
 8009648:	6863      	ldr	r3, [r4, #4]
 800964a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800964e:	9206      	str	r2, [sp, #24]
 8009650:	1c5a      	adds	r2, r3, #1
 8009652:	d13f      	bne.n	80096d4 <_printf_float+0x17c>
 8009654:	2306      	movs	r3, #6
 8009656:	6063      	str	r3, [r4, #4]
 8009658:	9b05      	ldr	r3, [sp, #20]
 800965a:	6861      	ldr	r1, [r4, #4]
 800965c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009660:	2300      	movs	r3, #0
 8009662:	9303      	str	r3, [sp, #12]
 8009664:	ab0a      	add	r3, sp, #40	; 0x28
 8009666:	e9cd b301 	strd	fp, r3, [sp, #4]
 800966a:	ab09      	add	r3, sp, #36	; 0x24
 800966c:	ec49 8b10 	vmov	d0, r8, r9
 8009670:	9300      	str	r3, [sp, #0]
 8009672:	6022      	str	r2, [r4, #0]
 8009674:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009678:	4628      	mov	r0, r5
 800967a:	f7ff fecd 	bl	8009418 <__cvt>
 800967e:	9b06      	ldr	r3, [sp, #24]
 8009680:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009682:	2b47      	cmp	r3, #71	; 0x47
 8009684:	4680      	mov	r8, r0
 8009686:	d108      	bne.n	800969a <_printf_float+0x142>
 8009688:	1cc8      	adds	r0, r1, #3
 800968a:	db02      	blt.n	8009692 <_printf_float+0x13a>
 800968c:	6863      	ldr	r3, [r4, #4]
 800968e:	4299      	cmp	r1, r3
 8009690:	dd41      	ble.n	8009716 <_printf_float+0x1be>
 8009692:	f1ab 0b02 	sub.w	fp, fp, #2
 8009696:	fa5f fb8b 	uxtb.w	fp, fp
 800969a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800969e:	d820      	bhi.n	80096e2 <_printf_float+0x18a>
 80096a0:	3901      	subs	r1, #1
 80096a2:	465a      	mov	r2, fp
 80096a4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80096a8:	9109      	str	r1, [sp, #36]	; 0x24
 80096aa:	f7ff ff17 	bl	80094dc <__exponent>
 80096ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80096b0:	1813      	adds	r3, r2, r0
 80096b2:	2a01      	cmp	r2, #1
 80096b4:	4681      	mov	r9, r0
 80096b6:	6123      	str	r3, [r4, #16]
 80096b8:	dc02      	bgt.n	80096c0 <_printf_float+0x168>
 80096ba:	6822      	ldr	r2, [r4, #0]
 80096bc:	07d2      	lsls	r2, r2, #31
 80096be:	d501      	bpl.n	80096c4 <_printf_float+0x16c>
 80096c0:	3301      	adds	r3, #1
 80096c2:	6123      	str	r3, [r4, #16]
 80096c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d09c      	beq.n	8009606 <_printf_float+0xae>
 80096cc:	232d      	movs	r3, #45	; 0x2d
 80096ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096d2:	e798      	b.n	8009606 <_printf_float+0xae>
 80096d4:	9a06      	ldr	r2, [sp, #24]
 80096d6:	2a47      	cmp	r2, #71	; 0x47
 80096d8:	d1be      	bne.n	8009658 <_printf_float+0x100>
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d1bc      	bne.n	8009658 <_printf_float+0x100>
 80096de:	2301      	movs	r3, #1
 80096e0:	e7b9      	b.n	8009656 <_printf_float+0xfe>
 80096e2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80096e6:	d118      	bne.n	800971a <_printf_float+0x1c2>
 80096e8:	2900      	cmp	r1, #0
 80096ea:	6863      	ldr	r3, [r4, #4]
 80096ec:	dd0b      	ble.n	8009706 <_printf_float+0x1ae>
 80096ee:	6121      	str	r1, [r4, #16]
 80096f0:	b913      	cbnz	r3, 80096f8 <_printf_float+0x1a0>
 80096f2:	6822      	ldr	r2, [r4, #0]
 80096f4:	07d0      	lsls	r0, r2, #31
 80096f6:	d502      	bpl.n	80096fe <_printf_float+0x1a6>
 80096f8:	3301      	adds	r3, #1
 80096fa:	440b      	add	r3, r1
 80096fc:	6123      	str	r3, [r4, #16]
 80096fe:	65a1      	str	r1, [r4, #88]	; 0x58
 8009700:	f04f 0900 	mov.w	r9, #0
 8009704:	e7de      	b.n	80096c4 <_printf_float+0x16c>
 8009706:	b913      	cbnz	r3, 800970e <_printf_float+0x1b6>
 8009708:	6822      	ldr	r2, [r4, #0]
 800970a:	07d2      	lsls	r2, r2, #31
 800970c:	d501      	bpl.n	8009712 <_printf_float+0x1ba>
 800970e:	3302      	adds	r3, #2
 8009710:	e7f4      	b.n	80096fc <_printf_float+0x1a4>
 8009712:	2301      	movs	r3, #1
 8009714:	e7f2      	b.n	80096fc <_printf_float+0x1a4>
 8009716:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800971a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800971c:	4299      	cmp	r1, r3
 800971e:	db05      	blt.n	800972c <_printf_float+0x1d4>
 8009720:	6823      	ldr	r3, [r4, #0]
 8009722:	6121      	str	r1, [r4, #16]
 8009724:	07d8      	lsls	r0, r3, #31
 8009726:	d5ea      	bpl.n	80096fe <_printf_float+0x1a6>
 8009728:	1c4b      	adds	r3, r1, #1
 800972a:	e7e7      	b.n	80096fc <_printf_float+0x1a4>
 800972c:	2900      	cmp	r1, #0
 800972e:	bfd4      	ite	le
 8009730:	f1c1 0202 	rsble	r2, r1, #2
 8009734:	2201      	movgt	r2, #1
 8009736:	4413      	add	r3, r2
 8009738:	e7e0      	b.n	80096fc <_printf_float+0x1a4>
 800973a:	6823      	ldr	r3, [r4, #0]
 800973c:	055a      	lsls	r2, r3, #21
 800973e:	d407      	bmi.n	8009750 <_printf_float+0x1f8>
 8009740:	6923      	ldr	r3, [r4, #16]
 8009742:	4642      	mov	r2, r8
 8009744:	4631      	mov	r1, r6
 8009746:	4628      	mov	r0, r5
 8009748:	47b8      	blx	r7
 800974a:	3001      	adds	r0, #1
 800974c:	d12c      	bne.n	80097a8 <_printf_float+0x250>
 800974e:	e764      	b.n	800961a <_printf_float+0xc2>
 8009750:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009754:	f240 80e0 	bls.w	8009918 <_printf_float+0x3c0>
 8009758:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800975c:	2200      	movs	r2, #0
 800975e:	2300      	movs	r3, #0
 8009760:	f7f7 f9b2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009764:	2800      	cmp	r0, #0
 8009766:	d034      	beq.n	80097d2 <_printf_float+0x27a>
 8009768:	4a37      	ldr	r2, [pc, #220]	; (8009848 <_printf_float+0x2f0>)
 800976a:	2301      	movs	r3, #1
 800976c:	4631      	mov	r1, r6
 800976e:	4628      	mov	r0, r5
 8009770:	47b8      	blx	r7
 8009772:	3001      	adds	r0, #1
 8009774:	f43f af51 	beq.w	800961a <_printf_float+0xc2>
 8009778:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800977c:	429a      	cmp	r2, r3
 800977e:	db02      	blt.n	8009786 <_printf_float+0x22e>
 8009780:	6823      	ldr	r3, [r4, #0]
 8009782:	07d8      	lsls	r0, r3, #31
 8009784:	d510      	bpl.n	80097a8 <_printf_float+0x250>
 8009786:	ee18 3a10 	vmov	r3, s16
 800978a:	4652      	mov	r2, sl
 800978c:	4631      	mov	r1, r6
 800978e:	4628      	mov	r0, r5
 8009790:	47b8      	blx	r7
 8009792:	3001      	adds	r0, #1
 8009794:	f43f af41 	beq.w	800961a <_printf_float+0xc2>
 8009798:	f04f 0800 	mov.w	r8, #0
 800979c:	f104 091a 	add.w	r9, r4, #26
 80097a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097a2:	3b01      	subs	r3, #1
 80097a4:	4543      	cmp	r3, r8
 80097a6:	dc09      	bgt.n	80097bc <_printf_float+0x264>
 80097a8:	6823      	ldr	r3, [r4, #0]
 80097aa:	079b      	lsls	r3, r3, #30
 80097ac:	f100 8105 	bmi.w	80099ba <_printf_float+0x462>
 80097b0:	68e0      	ldr	r0, [r4, #12]
 80097b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097b4:	4298      	cmp	r0, r3
 80097b6:	bfb8      	it	lt
 80097b8:	4618      	movlt	r0, r3
 80097ba:	e730      	b.n	800961e <_printf_float+0xc6>
 80097bc:	2301      	movs	r3, #1
 80097be:	464a      	mov	r2, r9
 80097c0:	4631      	mov	r1, r6
 80097c2:	4628      	mov	r0, r5
 80097c4:	47b8      	blx	r7
 80097c6:	3001      	adds	r0, #1
 80097c8:	f43f af27 	beq.w	800961a <_printf_float+0xc2>
 80097cc:	f108 0801 	add.w	r8, r8, #1
 80097d0:	e7e6      	b.n	80097a0 <_printf_float+0x248>
 80097d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	dc39      	bgt.n	800984c <_printf_float+0x2f4>
 80097d8:	4a1b      	ldr	r2, [pc, #108]	; (8009848 <_printf_float+0x2f0>)
 80097da:	2301      	movs	r3, #1
 80097dc:	4631      	mov	r1, r6
 80097de:	4628      	mov	r0, r5
 80097e0:	47b8      	blx	r7
 80097e2:	3001      	adds	r0, #1
 80097e4:	f43f af19 	beq.w	800961a <_printf_float+0xc2>
 80097e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80097ec:	4313      	orrs	r3, r2
 80097ee:	d102      	bne.n	80097f6 <_printf_float+0x29e>
 80097f0:	6823      	ldr	r3, [r4, #0]
 80097f2:	07d9      	lsls	r1, r3, #31
 80097f4:	d5d8      	bpl.n	80097a8 <_printf_float+0x250>
 80097f6:	ee18 3a10 	vmov	r3, s16
 80097fa:	4652      	mov	r2, sl
 80097fc:	4631      	mov	r1, r6
 80097fe:	4628      	mov	r0, r5
 8009800:	47b8      	blx	r7
 8009802:	3001      	adds	r0, #1
 8009804:	f43f af09 	beq.w	800961a <_printf_float+0xc2>
 8009808:	f04f 0900 	mov.w	r9, #0
 800980c:	f104 0a1a 	add.w	sl, r4, #26
 8009810:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009812:	425b      	negs	r3, r3
 8009814:	454b      	cmp	r3, r9
 8009816:	dc01      	bgt.n	800981c <_printf_float+0x2c4>
 8009818:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800981a:	e792      	b.n	8009742 <_printf_float+0x1ea>
 800981c:	2301      	movs	r3, #1
 800981e:	4652      	mov	r2, sl
 8009820:	4631      	mov	r1, r6
 8009822:	4628      	mov	r0, r5
 8009824:	47b8      	blx	r7
 8009826:	3001      	adds	r0, #1
 8009828:	f43f aef7 	beq.w	800961a <_printf_float+0xc2>
 800982c:	f109 0901 	add.w	r9, r9, #1
 8009830:	e7ee      	b.n	8009810 <_printf_float+0x2b8>
 8009832:	bf00      	nop
 8009834:	7fefffff 	.word	0x7fefffff
 8009838:	0800de60 	.word	0x0800de60
 800983c:	0800de64 	.word	0x0800de64
 8009840:	0800de6c 	.word	0x0800de6c
 8009844:	0800de68 	.word	0x0800de68
 8009848:	0800de70 	.word	0x0800de70
 800984c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800984e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009850:	429a      	cmp	r2, r3
 8009852:	bfa8      	it	ge
 8009854:	461a      	movge	r2, r3
 8009856:	2a00      	cmp	r2, #0
 8009858:	4691      	mov	r9, r2
 800985a:	dc37      	bgt.n	80098cc <_printf_float+0x374>
 800985c:	f04f 0b00 	mov.w	fp, #0
 8009860:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009864:	f104 021a 	add.w	r2, r4, #26
 8009868:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800986a:	9305      	str	r3, [sp, #20]
 800986c:	eba3 0309 	sub.w	r3, r3, r9
 8009870:	455b      	cmp	r3, fp
 8009872:	dc33      	bgt.n	80098dc <_printf_float+0x384>
 8009874:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009878:	429a      	cmp	r2, r3
 800987a:	db3b      	blt.n	80098f4 <_printf_float+0x39c>
 800987c:	6823      	ldr	r3, [r4, #0]
 800987e:	07da      	lsls	r2, r3, #31
 8009880:	d438      	bmi.n	80098f4 <_printf_float+0x39c>
 8009882:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009884:	9a05      	ldr	r2, [sp, #20]
 8009886:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009888:	1a9a      	subs	r2, r3, r2
 800988a:	eba3 0901 	sub.w	r9, r3, r1
 800988e:	4591      	cmp	r9, r2
 8009890:	bfa8      	it	ge
 8009892:	4691      	movge	r9, r2
 8009894:	f1b9 0f00 	cmp.w	r9, #0
 8009898:	dc35      	bgt.n	8009906 <_printf_float+0x3ae>
 800989a:	f04f 0800 	mov.w	r8, #0
 800989e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80098a2:	f104 0a1a 	add.w	sl, r4, #26
 80098a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80098aa:	1a9b      	subs	r3, r3, r2
 80098ac:	eba3 0309 	sub.w	r3, r3, r9
 80098b0:	4543      	cmp	r3, r8
 80098b2:	f77f af79 	ble.w	80097a8 <_printf_float+0x250>
 80098b6:	2301      	movs	r3, #1
 80098b8:	4652      	mov	r2, sl
 80098ba:	4631      	mov	r1, r6
 80098bc:	4628      	mov	r0, r5
 80098be:	47b8      	blx	r7
 80098c0:	3001      	adds	r0, #1
 80098c2:	f43f aeaa 	beq.w	800961a <_printf_float+0xc2>
 80098c6:	f108 0801 	add.w	r8, r8, #1
 80098ca:	e7ec      	b.n	80098a6 <_printf_float+0x34e>
 80098cc:	4613      	mov	r3, r2
 80098ce:	4631      	mov	r1, r6
 80098d0:	4642      	mov	r2, r8
 80098d2:	4628      	mov	r0, r5
 80098d4:	47b8      	blx	r7
 80098d6:	3001      	adds	r0, #1
 80098d8:	d1c0      	bne.n	800985c <_printf_float+0x304>
 80098da:	e69e      	b.n	800961a <_printf_float+0xc2>
 80098dc:	2301      	movs	r3, #1
 80098de:	4631      	mov	r1, r6
 80098e0:	4628      	mov	r0, r5
 80098e2:	9205      	str	r2, [sp, #20]
 80098e4:	47b8      	blx	r7
 80098e6:	3001      	adds	r0, #1
 80098e8:	f43f ae97 	beq.w	800961a <_printf_float+0xc2>
 80098ec:	9a05      	ldr	r2, [sp, #20]
 80098ee:	f10b 0b01 	add.w	fp, fp, #1
 80098f2:	e7b9      	b.n	8009868 <_printf_float+0x310>
 80098f4:	ee18 3a10 	vmov	r3, s16
 80098f8:	4652      	mov	r2, sl
 80098fa:	4631      	mov	r1, r6
 80098fc:	4628      	mov	r0, r5
 80098fe:	47b8      	blx	r7
 8009900:	3001      	adds	r0, #1
 8009902:	d1be      	bne.n	8009882 <_printf_float+0x32a>
 8009904:	e689      	b.n	800961a <_printf_float+0xc2>
 8009906:	9a05      	ldr	r2, [sp, #20]
 8009908:	464b      	mov	r3, r9
 800990a:	4442      	add	r2, r8
 800990c:	4631      	mov	r1, r6
 800990e:	4628      	mov	r0, r5
 8009910:	47b8      	blx	r7
 8009912:	3001      	adds	r0, #1
 8009914:	d1c1      	bne.n	800989a <_printf_float+0x342>
 8009916:	e680      	b.n	800961a <_printf_float+0xc2>
 8009918:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800991a:	2a01      	cmp	r2, #1
 800991c:	dc01      	bgt.n	8009922 <_printf_float+0x3ca>
 800991e:	07db      	lsls	r3, r3, #31
 8009920:	d538      	bpl.n	8009994 <_printf_float+0x43c>
 8009922:	2301      	movs	r3, #1
 8009924:	4642      	mov	r2, r8
 8009926:	4631      	mov	r1, r6
 8009928:	4628      	mov	r0, r5
 800992a:	47b8      	blx	r7
 800992c:	3001      	adds	r0, #1
 800992e:	f43f ae74 	beq.w	800961a <_printf_float+0xc2>
 8009932:	ee18 3a10 	vmov	r3, s16
 8009936:	4652      	mov	r2, sl
 8009938:	4631      	mov	r1, r6
 800993a:	4628      	mov	r0, r5
 800993c:	47b8      	blx	r7
 800993e:	3001      	adds	r0, #1
 8009940:	f43f ae6b 	beq.w	800961a <_printf_float+0xc2>
 8009944:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009948:	2200      	movs	r2, #0
 800994a:	2300      	movs	r3, #0
 800994c:	f7f7 f8bc 	bl	8000ac8 <__aeabi_dcmpeq>
 8009950:	b9d8      	cbnz	r0, 800998a <_printf_float+0x432>
 8009952:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009954:	f108 0201 	add.w	r2, r8, #1
 8009958:	3b01      	subs	r3, #1
 800995a:	4631      	mov	r1, r6
 800995c:	4628      	mov	r0, r5
 800995e:	47b8      	blx	r7
 8009960:	3001      	adds	r0, #1
 8009962:	d10e      	bne.n	8009982 <_printf_float+0x42a>
 8009964:	e659      	b.n	800961a <_printf_float+0xc2>
 8009966:	2301      	movs	r3, #1
 8009968:	4652      	mov	r2, sl
 800996a:	4631      	mov	r1, r6
 800996c:	4628      	mov	r0, r5
 800996e:	47b8      	blx	r7
 8009970:	3001      	adds	r0, #1
 8009972:	f43f ae52 	beq.w	800961a <_printf_float+0xc2>
 8009976:	f108 0801 	add.w	r8, r8, #1
 800997a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800997c:	3b01      	subs	r3, #1
 800997e:	4543      	cmp	r3, r8
 8009980:	dcf1      	bgt.n	8009966 <_printf_float+0x40e>
 8009982:	464b      	mov	r3, r9
 8009984:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009988:	e6dc      	b.n	8009744 <_printf_float+0x1ec>
 800998a:	f04f 0800 	mov.w	r8, #0
 800998e:	f104 0a1a 	add.w	sl, r4, #26
 8009992:	e7f2      	b.n	800997a <_printf_float+0x422>
 8009994:	2301      	movs	r3, #1
 8009996:	4642      	mov	r2, r8
 8009998:	e7df      	b.n	800995a <_printf_float+0x402>
 800999a:	2301      	movs	r3, #1
 800999c:	464a      	mov	r2, r9
 800999e:	4631      	mov	r1, r6
 80099a0:	4628      	mov	r0, r5
 80099a2:	47b8      	blx	r7
 80099a4:	3001      	adds	r0, #1
 80099a6:	f43f ae38 	beq.w	800961a <_printf_float+0xc2>
 80099aa:	f108 0801 	add.w	r8, r8, #1
 80099ae:	68e3      	ldr	r3, [r4, #12]
 80099b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80099b2:	1a5b      	subs	r3, r3, r1
 80099b4:	4543      	cmp	r3, r8
 80099b6:	dcf0      	bgt.n	800999a <_printf_float+0x442>
 80099b8:	e6fa      	b.n	80097b0 <_printf_float+0x258>
 80099ba:	f04f 0800 	mov.w	r8, #0
 80099be:	f104 0919 	add.w	r9, r4, #25
 80099c2:	e7f4      	b.n	80099ae <_printf_float+0x456>

080099c4 <_printf_common>:
 80099c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099c8:	4616      	mov	r6, r2
 80099ca:	4699      	mov	r9, r3
 80099cc:	688a      	ldr	r2, [r1, #8]
 80099ce:	690b      	ldr	r3, [r1, #16]
 80099d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80099d4:	4293      	cmp	r3, r2
 80099d6:	bfb8      	it	lt
 80099d8:	4613      	movlt	r3, r2
 80099da:	6033      	str	r3, [r6, #0]
 80099dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80099e0:	4607      	mov	r7, r0
 80099e2:	460c      	mov	r4, r1
 80099e4:	b10a      	cbz	r2, 80099ea <_printf_common+0x26>
 80099e6:	3301      	adds	r3, #1
 80099e8:	6033      	str	r3, [r6, #0]
 80099ea:	6823      	ldr	r3, [r4, #0]
 80099ec:	0699      	lsls	r1, r3, #26
 80099ee:	bf42      	ittt	mi
 80099f0:	6833      	ldrmi	r3, [r6, #0]
 80099f2:	3302      	addmi	r3, #2
 80099f4:	6033      	strmi	r3, [r6, #0]
 80099f6:	6825      	ldr	r5, [r4, #0]
 80099f8:	f015 0506 	ands.w	r5, r5, #6
 80099fc:	d106      	bne.n	8009a0c <_printf_common+0x48>
 80099fe:	f104 0a19 	add.w	sl, r4, #25
 8009a02:	68e3      	ldr	r3, [r4, #12]
 8009a04:	6832      	ldr	r2, [r6, #0]
 8009a06:	1a9b      	subs	r3, r3, r2
 8009a08:	42ab      	cmp	r3, r5
 8009a0a:	dc26      	bgt.n	8009a5a <_printf_common+0x96>
 8009a0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009a10:	1e13      	subs	r3, r2, #0
 8009a12:	6822      	ldr	r2, [r4, #0]
 8009a14:	bf18      	it	ne
 8009a16:	2301      	movne	r3, #1
 8009a18:	0692      	lsls	r2, r2, #26
 8009a1a:	d42b      	bmi.n	8009a74 <_printf_common+0xb0>
 8009a1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009a20:	4649      	mov	r1, r9
 8009a22:	4638      	mov	r0, r7
 8009a24:	47c0      	blx	r8
 8009a26:	3001      	adds	r0, #1
 8009a28:	d01e      	beq.n	8009a68 <_printf_common+0xa4>
 8009a2a:	6823      	ldr	r3, [r4, #0]
 8009a2c:	68e5      	ldr	r5, [r4, #12]
 8009a2e:	6832      	ldr	r2, [r6, #0]
 8009a30:	f003 0306 	and.w	r3, r3, #6
 8009a34:	2b04      	cmp	r3, #4
 8009a36:	bf08      	it	eq
 8009a38:	1aad      	subeq	r5, r5, r2
 8009a3a:	68a3      	ldr	r3, [r4, #8]
 8009a3c:	6922      	ldr	r2, [r4, #16]
 8009a3e:	bf0c      	ite	eq
 8009a40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a44:	2500      	movne	r5, #0
 8009a46:	4293      	cmp	r3, r2
 8009a48:	bfc4      	itt	gt
 8009a4a:	1a9b      	subgt	r3, r3, r2
 8009a4c:	18ed      	addgt	r5, r5, r3
 8009a4e:	2600      	movs	r6, #0
 8009a50:	341a      	adds	r4, #26
 8009a52:	42b5      	cmp	r5, r6
 8009a54:	d11a      	bne.n	8009a8c <_printf_common+0xc8>
 8009a56:	2000      	movs	r0, #0
 8009a58:	e008      	b.n	8009a6c <_printf_common+0xa8>
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	4652      	mov	r2, sl
 8009a5e:	4649      	mov	r1, r9
 8009a60:	4638      	mov	r0, r7
 8009a62:	47c0      	blx	r8
 8009a64:	3001      	adds	r0, #1
 8009a66:	d103      	bne.n	8009a70 <_printf_common+0xac>
 8009a68:	f04f 30ff 	mov.w	r0, #4294967295
 8009a6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a70:	3501      	adds	r5, #1
 8009a72:	e7c6      	b.n	8009a02 <_printf_common+0x3e>
 8009a74:	18e1      	adds	r1, r4, r3
 8009a76:	1c5a      	adds	r2, r3, #1
 8009a78:	2030      	movs	r0, #48	; 0x30
 8009a7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009a7e:	4422      	add	r2, r4
 8009a80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009a84:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009a88:	3302      	adds	r3, #2
 8009a8a:	e7c7      	b.n	8009a1c <_printf_common+0x58>
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	4622      	mov	r2, r4
 8009a90:	4649      	mov	r1, r9
 8009a92:	4638      	mov	r0, r7
 8009a94:	47c0      	blx	r8
 8009a96:	3001      	adds	r0, #1
 8009a98:	d0e6      	beq.n	8009a68 <_printf_common+0xa4>
 8009a9a:	3601      	adds	r6, #1
 8009a9c:	e7d9      	b.n	8009a52 <_printf_common+0x8e>
	...

08009aa0 <_printf_i>:
 8009aa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009aa4:	7e0f      	ldrb	r7, [r1, #24]
 8009aa6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009aa8:	2f78      	cmp	r7, #120	; 0x78
 8009aaa:	4691      	mov	r9, r2
 8009aac:	4680      	mov	r8, r0
 8009aae:	460c      	mov	r4, r1
 8009ab0:	469a      	mov	sl, r3
 8009ab2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009ab6:	d807      	bhi.n	8009ac8 <_printf_i+0x28>
 8009ab8:	2f62      	cmp	r7, #98	; 0x62
 8009aba:	d80a      	bhi.n	8009ad2 <_printf_i+0x32>
 8009abc:	2f00      	cmp	r7, #0
 8009abe:	f000 80d8 	beq.w	8009c72 <_printf_i+0x1d2>
 8009ac2:	2f58      	cmp	r7, #88	; 0x58
 8009ac4:	f000 80a3 	beq.w	8009c0e <_printf_i+0x16e>
 8009ac8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009acc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009ad0:	e03a      	b.n	8009b48 <_printf_i+0xa8>
 8009ad2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009ad6:	2b15      	cmp	r3, #21
 8009ad8:	d8f6      	bhi.n	8009ac8 <_printf_i+0x28>
 8009ada:	a101      	add	r1, pc, #4	; (adr r1, 8009ae0 <_printf_i+0x40>)
 8009adc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009ae0:	08009b39 	.word	0x08009b39
 8009ae4:	08009b4d 	.word	0x08009b4d
 8009ae8:	08009ac9 	.word	0x08009ac9
 8009aec:	08009ac9 	.word	0x08009ac9
 8009af0:	08009ac9 	.word	0x08009ac9
 8009af4:	08009ac9 	.word	0x08009ac9
 8009af8:	08009b4d 	.word	0x08009b4d
 8009afc:	08009ac9 	.word	0x08009ac9
 8009b00:	08009ac9 	.word	0x08009ac9
 8009b04:	08009ac9 	.word	0x08009ac9
 8009b08:	08009ac9 	.word	0x08009ac9
 8009b0c:	08009c59 	.word	0x08009c59
 8009b10:	08009b7d 	.word	0x08009b7d
 8009b14:	08009c3b 	.word	0x08009c3b
 8009b18:	08009ac9 	.word	0x08009ac9
 8009b1c:	08009ac9 	.word	0x08009ac9
 8009b20:	08009c7b 	.word	0x08009c7b
 8009b24:	08009ac9 	.word	0x08009ac9
 8009b28:	08009b7d 	.word	0x08009b7d
 8009b2c:	08009ac9 	.word	0x08009ac9
 8009b30:	08009ac9 	.word	0x08009ac9
 8009b34:	08009c43 	.word	0x08009c43
 8009b38:	682b      	ldr	r3, [r5, #0]
 8009b3a:	1d1a      	adds	r2, r3, #4
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	602a      	str	r2, [r5, #0]
 8009b40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009b48:	2301      	movs	r3, #1
 8009b4a:	e0a3      	b.n	8009c94 <_printf_i+0x1f4>
 8009b4c:	6820      	ldr	r0, [r4, #0]
 8009b4e:	6829      	ldr	r1, [r5, #0]
 8009b50:	0606      	lsls	r6, r0, #24
 8009b52:	f101 0304 	add.w	r3, r1, #4
 8009b56:	d50a      	bpl.n	8009b6e <_printf_i+0xce>
 8009b58:	680e      	ldr	r6, [r1, #0]
 8009b5a:	602b      	str	r3, [r5, #0]
 8009b5c:	2e00      	cmp	r6, #0
 8009b5e:	da03      	bge.n	8009b68 <_printf_i+0xc8>
 8009b60:	232d      	movs	r3, #45	; 0x2d
 8009b62:	4276      	negs	r6, r6
 8009b64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b68:	485e      	ldr	r0, [pc, #376]	; (8009ce4 <_printf_i+0x244>)
 8009b6a:	230a      	movs	r3, #10
 8009b6c:	e019      	b.n	8009ba2 <_printf_i+0x102>
 8009b6e:	680e      	ldr	r6, [r1, #0]
 8009b70:	602b      	str	r3, [r5, #0]
 8009b72:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009b76:	bf18      	it	ne
 8009b78:	b236      	sxthne	r6, r6
 8009b7a:	e7ef      	b.n	8009b5c <_printf_i+0xbc>
 8009b7c:	682b      	ldr	r3, [r5, #0]
 8009b7e:	6820      	ldr	r0, [r4, #0]
 8009b80:	1d19      	adds	r1, r3, #4
 8009b82:	6029      	str	r1, [r5, #0]
 8009b84:	0601      	lsls	r1, r0, #24
 8009b86:	d501      	bpl.n	8009b8c <_printf_i+0xec>
 8009b88:	681e      	ldr	r6, [r3, #0]
 8009b8a:	e002      	b.n	8009b92 <_printf_i+0xf2>
 8009b8c:	0646      	lsls	r6, r0, #25
 8009b8e:	d5fb      	bpl.n	8009b88 <_printf_i+0xe8>
 8009b90:	881e      	ldrh	r6, [r3, #0]
 8009b92:	4854      	ldr	r0, [pc, #336]	; (8009ce4 <_printf_i+0x244>)
 8009b94:	2f6f      	cmp	r7, #111	; 0x6f
 8009b96:	bf0c      	ite	eq
 8009b98:	2308      	moveq	r3, #8
 8009b9a:	230a      	movne	r3, #10
 8009b9c:	2100      	movs	r1, #0
 8009b9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009ba2:	6865      	ldr	r5, [r4, #4]
 8009ba4:	60a5      	str	r5, [r4, #8]
 8009ba6:	2d00      	cmp	r5, #0
 8009ba8:	bfa2      	ittt	ge
 8009baa:	6821      	ldrge	r1, [r4, #0]
 8009bac:	f021 0104 	bicge.w	r1, r1, #4
 8009bb0:	6021      	strge	r1, [r4, #0]
 8009bb2:	b90e      	cbnz	r6, 8009bb8 <_printf_i+0x118>
 8009bb4:	2d00      	cmp	r5, #0
 8009bb6:	d04d      	beq.n	8009c54 <_printf_i+0x1b4>
 8009bb8:	4615      	mov	r5, r2
 8009bba:	fbb6 f1f3 	udiv	r1, r6, r3
 8009bbe:	fb03 6711 	mls	r7, r3, r1, r6
 8009bc2:	5dc7      	ldrb	r7, [r0, r7]
 8009bc4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009bc8:	4637      	mov	r7, r6
 8009bca:	42bb      	cmp	r3, r7
 8009bcc:	460e      	mov	r6, r1
 8009bce:	d9f4      	bls.n	8009bba <_printf_i+0x11a>
 8009bd0:	2b08      	cmp	r3, #8
 8009bd2:	d10b      	bne.n	8009bec <_printf_i+0x14c>
 8009bd4:	6823      	ldr	r3, [r4, #0]
 8009bd6:	07de      	lsls	r6, r3, #31
 8009bd8:	d508      	bpl.n	8009bec <_printf_i+0x14c>
 8009bda:	6923      	ldr	r3, [r4, #16]
 8009bdc:	6861      	ldr	r1, [r4, #4]
 8009bde:	4299      	cmp	r1, r3
 8009be0:	bfde      	ittt	le
 8009be2:	2330      	movle	r3, #48	; 0x30
 8009be4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009be8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009bec:	1b52      	subs	r2, r2, r5
 8009bee:	6122      	str	r2, [r4, #16]
 8009bf0:	f8cd a000 	str.w	sl, [sp]
 8009bf4:	464b      	mov	r3, r9
 8009bf6:	aa03      	add	r2, sp, #12
 8009bf8:	4621      	mov	r1, r4
 8009bfa:	4640      	mov	r0, r8
 8009bfc:	f7ff fee2 	bl	80099c4 <_printf_common>
 8009c00:	3001      	adds	r0, #1
 8009c02:	d14c      	bne.n	8009c9e <_printf_i+0x1fe>
 8009c04:	f04f 30ff 	mov.w	r0, #4294967295
 8009c08:	b004      	add	sp, #16
 8009c0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c0e:	4835      	ldr	r0, [pc, #212]	; (8009ce4 <_printf_i+0x244>)
 8009c10:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009c14:	6829      	ldr	r1, [r5, #0]
 8009c16:	6823      	ldr	r3, [r4, #0]
 8009c18:	f851 6b04 	ldr.w	r6, [r1], #4
 8009c1c:	6029      	str	r1, [r5, #0]
 8009c1e:	061d      	lsls	r5, r3, #24
 8009c20:	d514      	bpl.n	8009c4c <_printf_i+0x1ac>
 8009c22:	07df      	lsls	r7, r3, #31
 8009c24:	bf44      	itt	mi
 8009c26:	f043 0320 	orrmi.w	r3, r3, #32
 8009c2a:	6023      	strmi	r3, [r4, #0]
 8009c2c:	b91e      	cbnz	r6, 8009c36 <_printf_i+0x196>
 8009c2e:	6823      	ldr	r3, [r4, #0]
 8009c30:	f023 0320 	bic.w	r3, r3, #32
 8009c34:	6023      	str	r3, [r4, #0]
 8009c36:	2310      	movs	r3, #16
 8009c38:	e7b0      	b.n	8009b9c <_printf_i+0xfc>
 8009c3a:	6823      	ldr	r3, [r4, #0]
 8009c3c:	f043 0320 	orr.w	r3, r3, #32
 8009c40:	6023      	str	r3, [r4, #0]
 8009c42:	2378      	movs	r3, #120	; 0x78
 8009c44:	4828      	ldr	r0, [pc, #160]	; (8009ce8 <_printf_i+0x248>)
 8009c46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009c4a:	e7e3      	b.n	8009c14 <_printf_i+0x174>
 8009c4c:	0659      	lsls	r1, r3, #25
 8009c4e:	bf48      	it	mi
 8009c50:	b2b6      	uxthmi	r6, r6
 8009c52:	e7e6      	b.n	8009c22 <_printf_i+0x182>
 8009c54:	4615      	mov	r5, r2
 8009c56:	e7bb      	b.n	8009bd0 <_printf_i+0x130>
 8009c58:	682b      	ldr	r3, [r5, #0]
 8009c5a:	6826      	ldr	r6, [r4, #0]
 8009c5c:	6961      	ldr	r1, [r4, #20]
 8009c5e:	1d18      	adds	r0, r3, #4
 8009c60:	6028      	str	r0, [r5, #0]
 8009c62:	0635      	lsls	r5, r6, #24
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	d501      	bpl.n	8009c6c <_printf_i+0x1cc>
 8009c68:	6019      	str	r1, [r3, #0]
 8009c6a:	e002      	b.n	8009c72 <_printf_i+0x1d2>
 8009c6c:	0670      	lsls	r0, r6, #25
 8009c6e:	d5fb      	bpl.n	8009c68 <_printf_i+0x1c8>
 8009c70:	8019      	strh	r1, [r3, #0]
 8009c72:	2300      	movs	r3, #0
 8009c74:	6123      	str	r3, [r4, #16]
 8009c76:	4615      	mov	r5, r2
 8009c78:	e7ba      	b.n	8009bf0 <_printf_i+0x150>
 8009c7a:	682b      	ldr	r3, [r5, #0]
 8009c7c:	1d1a      	adds	r2, r3, #4
 8009c7e:	602a      	str	r2, [r5, #0]
 8009c80:	681d      	ldr	r5, [r3, #0]
 8009c82:	6862      	ldr	r2, [r4, #4]
 8009c84:	2100      	movs	r1, #0
 8009c86:	4628      	mov	r0, r5
 8009c88:	f7f6 faaa 	bl	80001e0 <memchr>
 8009c8c:	b108      	cbz	r0, 8009c92 <_printf_i+0x1f2>
 8009c8e:	1b40      	subs	r0, r0, r5
 8009c90:	6060      	str	r0, [r4, #4]
 8009c92:	6863      	ldr	r3, [r4, #4]
 8009c94:	6123      	str	r3, [r4, #16]
 8009c96:	2300      	movs	r3, #0
 8009c98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c9c:	e7a8      	b.n	8009bf0 <_printf_i+0x150>
 8009c9e:	6923      	ldr	r3, [r4, #16]
 8009ca0:	462a      	mov	r2, r5
 8009ca2:	4649      	mov	r1, r9
 8009ca4:	4640      	mov	r0, r8
 8009ca6:	47d0      	blx	sl
 8009ca8:	3001      	adds	r0, #1
 8009caa:	d0ab      	beq.n	8009c04 <_printf_i+0x164>
 8009cac:	6823      	ldr	r3, [r4, #0]
 8009cae:	079b      	lsls	r3, r3, #30
 8009cb0:	d413      	bmi.n	8009cda <_printf_i+0x23a>
 8009cb2:	68e0      	ldr	r0, [r4, #12]
 8009cb4:	9b03      	ldr	r3, [sp, #12]
 8009cb6:	4298      	cmp	r0, r3
 8009cb8:	bfb8      	it	lt
 8009cba:	4618      	movlt	r0, r3
 8009cbc:	e7a4      	b.n	8009c08 <_printf_i+0x168>
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	4632      	mov	r2, r6
 8009cc2:	4649      	mov	r1, r9
 8009cc4:	4640      	mov	r0, r8
 8009cc6:	47d0      	blx	sl
 8009cc8:	3001      	adds	r0, #1
 8009cca:	d09b      	beq.n	8009c04 <_printf_i+0x164>
 8009ccc:	3501      	adds	r5, #1
 8009cce:	68e3      	ldr	r3, [r4, #12]
 8009cd0:	9903      	ldr	r1, [sp, #12]
 8009cd2:	1a5b      	subs	r3, r3, r1
 8009cd4:	42ab      	cmp	r3, r5
 8009cd6:	dcf2      	bgt.n	8009cbe <_printf_i+0x21e>
 8009cd8:	e7eb      	b.n	8009cb2 <_printf_i+0x212>
 8009cda:	2500      	movs	r5, #0
 8009cdc:	f104 0619 	add.w	r6, r4, #25
 8009ce0:	e7f5      	b.n	8009cce <_printf_i+0x22e>
 8009ce2:	bf00      	nop
 8009ce4:	0800de72 	.word	0x0800de72
 8009ce8:	0800de83 	.word	0x0800de83

08009cec <_scanf_float>:
 8009cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cf0:	b087      	sub	sp, #28
 8009cf2:	4617      	mov	r7, r2
 8009cf4:	9303      	str	r3, [sp, #12]
 8009cf6:	688b      	ldr	r3, [r1, #8]
 8009cf8:	1e5a      	subs	r2, r3, #1
 8009cfa:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009cfe:	bf83      	ittte	hi
 8009d00:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009d04:	195b      	addhi	r3, r3, r5
 8009d06:	9302      	strhi	r3, [sp, #8]
 8009d08:	2300      	movls	r3, #0
 8009d0a:	bf86      	itte	hi
 8009d0c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009d10:	608b      	strhi	r3, [r1, #8]
 8009d12:	9302      	strls	r3, [sp, #8]
 8009d14:	680b      	ldr	r3, [r1, #0]
 8009d16:	468b      	mov	fp, r1
 8009d18:	2500      	movs	r5, #0
 8009d1a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009d1e:	f84b 3b1c 	str.w	r3, [fp], #28
 8009d22:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009d26:	4680      	mov	r8, r0
 8009d28:	460c      	mov	r4, r1
 8009d2a:	465e      	mov	r6, fp
 8009d2c:	46aa      	mov	sl, r5
 8009d2e:	46a9      	mov	r9, r5
 8009d30:	9501      	str	r5, [sp, #4]
 8009d32:	68a2      	ldr	r2, [r4, #8]
 8009d34:	b152      	cbz	r2, 8009d4c <_scanf_float+0x60>
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	781b      	ldrb	r3, [r3, #0]
 8009d3a:	2b4e      	cmp	r3, #78	; 0x4e
 8009d3c:	d864      	bhi.n	8009e08 <_scanf_float+0x11c>
 8009d3e:	2b40      	cmp	r3, #64	; 0x40
 8009d40:	d83c      	bhi.n	8009dbc <_scanf_float+0xd0>
 8009d42:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009d46:	b2c8      	uxtb	r0, r1
 8009d48:	280e      	cmp	r0, #14
 8009d4a:	d93a      	bls.n	8009dc2 <_scanf_float+0xd6>
 8009d4c:	f1b9 0f00 	cmp.w	r9, #0
 8009d50:	d003      	beq.n	8009d5a <_scanf_float+0x6e>
 8009d52:	6823      	ldr	r3, [r4, #0]
 8009d54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d58:	6023      	str	r3, [r4, #0]
 8009d5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009d5e:	f1ba 0f01 	cmp.w	sl, #1
 8009d62:	f200 8113 	bhi.w	8009f8c <_scanf_float+0x2a0>
 8009d66:	455e      	cmp	r6, fp
 8009d68:	f200 8105 	bhi.w	8009f76 <_scanf_float+0x28a>
 8009d6c:	2501      	movs	r5, #1
 8009d6e:	4628      	mov	r0, r5
 8009d70:	b007      	add	sp, #28
 8009d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d76:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009d7a:	2a0d      	cmp	r2, #13
 8009d7c:	d8e6      	bhi.n	8009d4c <_scanf_float+0x60>
 8009d7e:	a101      	add	r1, pc, #4	; (adr r1, 8009d84 <_scanf_float+0x98>)
 8009d80:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009d84:	08009ec3 	.word	0x08009ec3
 8009d88:	08009d4d 	.word	0x08009d4d
 8009d8c:	08009d4d 	.word	0x08009d4d
 8009d90:	08009d4d 	.word	0x08009d4d
 8009d94:	08009f23 	.word	0x08009f23
 8009d98:	08009efb 	.word	0x08009efb
 8009d9c:	08009d4d 	.word	0x08009d4d
 8009da0:	08009d4d 	.word	0x08009d4d
 8009da4:	08009ed1 	.word	0x08009ed1
 8009da8:	08009d4d 	.word	0x08009d4d
 8009dac:	08009d4d 	.word	0x08009d4d
 8009db0:	08009d4d 	.word	0x08009d4d
 8009db4:	08009d4d 	.word	0x08009d4d
 8009db8:	08009e89 	.word	0x08009e89
 8009dbc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009dc0:	e7db      	b.n	8009d7a <_scanf_float+0x8e>
 8009dc2:	290e      	cmp	r1, #14
 8009dc4:	d8c2      	bhi.n	8009d4c <_scanf_float+0x60>
 8009dc6:	a001      	add	r0, pc, #4	; (adr r0, 8009dcc <_scanf_float+0xe0>)
 8009dc8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009dcc:	08009e7b 	.word	0x08009e7b
 8009dd0:	08009d4d 	.word	0x08009d4d
 8009dd4:	08009e7b 	.word	0x08009e7b
 8009dd8:	08009f0f 	.word	0x08009f0f
 8009ddc:	08009d4d 	.word	0x08009d4d
 8009de0:	08009e29 	.word	0x08009e29
 8009de4:	08009e65 	.word	0x08009e65
 8009de8:	08009e65 	.word	0x08009e65
 8009dec:	08009e65 	.word	0x08009e65
 8009df0:	08009e65 	.word	0x08009e65
 8009df4:	08009e65 	.word	0x08009e65
 8009df8:	08009e65 	.word	0x08009e65
 8009dfc:	08009e65 	.word	0x08009e65
 8009e00:	08009e65 	.word	0x08009e65
 8009e04:	08009e65 	.word	0x08009e65
 8009e08:	2b6e      	cmp	r3, #110	; 0x6e
 8009e0a:	d809      	bhi.n	8009e20 <_scanf_float+0x134>
 8009e0c:	2b60      	cmp	r3, #96	; 0x60
 8009e0e:	d8b2      	bhi.n	8009d76 <_scanf_float+0x8a>
 8009e10:	2b54      	cmp	r3, #84	; 0x54
 8009e12:	d077      	beq.n	8009f04 <_scanf_float+0x218>
 8009e14:	2b59      	cmp	r3, #89	; 0x59
 8009e16:	d199      	bne.n	8009d4c <_scanf_float+0x60>
 8009e18:	2d07      	cmp	r5, #7
 8009e1a:	d197      	bne.n	8009d4c <_scanf_float+0x60>
 8009e1c:	2508      	movs	r5, #8
 8009e1e:	e029      	b.n	8009e74 <_scanf_float+0x188>
 8009e20:	2b74      	cmp	r3, #116	; 0x74
 8009e22:	d06f      	beq.n	8009f04 <_scanf_float+0x218>
 8009e24:	2b79      	cmp	r3, #121	; 0x79
 8009e26:	e7f6      	b.n	8009e16 <_scanf_float+0x12a>
 8009e28:	6821      	ldr	r1, [r4, #0]
 8009e2a:	05c8      	lsls	r0, r1, #23
 8009e2c:	d51a      	bpl.n	8009e64 <_scanf_float+0x178>
 8009e2e:	9b02      	ldr	r3, [sp, #8]
 8009e30:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009e34:	6021      	str	r1, [r4, #0]
 8009e36:	f109 0901 	add.w	r9, r9, #1
 8009e3a:	b11b      	cbz	r3, 8009e44 <_scanf_float+0x158>
 8009e3c:	3b01      	subs	r3, #1
 8009e3e:	3201      	adds	r2, #1
 8009e40:	9302      	str	r3, [sp, #8]
 8009e42:	60a2      	str	r2, [r4, #8]
 8009e44:	68a3      	ldr	r3, [r4, #8]
 8009e46:	3b01      	subs	r3, #1
 8009e48:	60a3      	str	r3, [r4, #8]
 8009e4a:	6923      	ldr	r3, [r4, #16]
 8009e4c:	3301      	adds	r3, #1
 8009e4e:	6123      	str	r3, [r4, #16]
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	3b01      	subs	r3, #1
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	607b      	str	r3, [r7, #4]
 8009e58:	f340 8084 	ble.w	8009f64 <_scanf_float+0x278>
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	3301      	adds	r3, #1
 8009e60:	603b      	str	r3, [r7, #0]
 8009e62:	e766      	b.n	8009d32 <_scanf_float+0x46>
 8009e64:	eb1a 0f05 	cmn.w	sl, r5
 8009e68:	f47f af70 	bne.w	8009d4c <_scanf_float+0x60>
 8009e6c:	6822      	ldr	r2, [r4, #0]
 8009e6e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009e72:	6022      	str	r2, [r4, #0]
 8009e74:	f806 3b01 	strb.w	r3, [r6], #1
 8009e78:	e7e4      	b.n	8009e44 <_scanf_float+0x158>
 8009e7a:	6822      	ldr	r2, [r4, #0]
 8009e7c:	0610      	lsls	r0, r2, #24
 8009e7e:	f57f af65 	bpl.w	8009d4c <_scanf_float+0x60>
 8009e82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009e86:	e7f4      	b.n	8009e72 <_scanf_float+0x186>
 8009e88:	f1ba 0f00 	cmp.w	sl, #0
 8009e8c:	d10e      	bne.n	8009eac <_scanf_float+0x1c0>
 8009e8e:	f1b9 0f00 	cmp.w	r9, #0
 8009e92:	d10e      	bne.n	8009eb2 <_scanf_float+0x1c6>
 8009e94:	6822      	ldr	r2, [r4, #0]
 8009e96:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009e9a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009e9e:	d108      	bne.n	8009eb2 <_scanf_float+0x1c6>
 8009ea0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009ea4:	6022      	str	r2, [r4, #0]
 8009ea6:	f04f 0a01 	mov.w	sl, #1
 8009eaa:	e7e3      	b.n	8009e74 <_scanf_float+0x188>
 8009eac:	f1ba 0f02 	cmp.w	sl, #2
 8009eb0:	d055      	beq.n	8009f5e <_scanf_float+0x272>
 8009eb2:	2d01      	cmp	r5, #1
 8009eb4:	d002      	beq.n	8009ebc <_scanf_float+0x1d0>
 8009eb6:	2d04      	cmp	r5, #4
 8009eb8:	f47f af48 	bne.w	8009d4c <_scanf_float+0x60>
 8009ebc:	3501      	adds	r5, #1
 8009ebe:	b2ed      	uxtb	r5, r5
 8009ec0:	e7d8      	b.n	8009e74 <_scanf_float+0x188>
 8009ec2:	f1ba 0f01 	cmp.w	sl, #1
 8009ec6:	f47f af41 	bne.w	8009d4c <_scanf_float+0x60>
 8009eca:	f04f 0a02 	mov.w	sl, #2
 8009ece:	e7d1      	b.n	8009e74 <_scanf_float+0x188>
 8009ed0:	b97d      	cbnz	r5, 8009ef2 <_scanf_float+0x206>
 8009ed2:	f1b9 0f00 	cmp.w	r9, #0
 8009ed6:	f47f af3c 	bne.w	8009d52 <_scanf_float+0x66>
 8009eda:	6822      	ldr	r2, [r4, #0]
 8009edc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009ee0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009ee4:	f47f af39 	bne.w	8009d5a <_scanf_float+0x6e>
 8009ee8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009eec:	6022      	str	r2, [r4, #0]
 8009eee:	2501      	movs	r5, #1
 8009ef0:	e7c0      	b.n	8009e74 <_scanf_float+0x188>
 8009ef2:	2d03      	cmp	r5, #3
 8009ef4:	d0e2      	beq.n	8009ebc <_scanf_float+0x1d0>
 8009ef6:	2d05      	cmp	r5, #5
 8009ef8:	e7de      	b.n	8009eb8 <_scanf_float+0x1cc>
 8009efa:	2d02      	cmp	r5, #2
 8009efc:	f47f af26 	bne.w	8009d4c <_scanf_float+0x60>
 8009f00:	2503      	movs	r5, #3
 8009f02:	e7b7      	b.n	8009e74 <_scanf_float+0x188>
 8009f04:	2d06      	cmp	r5, #6
 8009f06:	f47f af21 	bne.w	8009d4c <_scanf_float+0x60>
 8009f0a:	2507      	movs	r5, #7
 8009f0c:	e7b2      	b.n	8009e74 <_scanf_float+0x188>
 8009f0e:	6822      	ldr	r2, [r4, #0]
 8009f10:	0591      	lsls	r1, r2, #22
 8009f12:	f57f af1b 	bpl.w	8009d4c <_scanf_float+0x60>
 8009f16:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009f1a:	6022      	str	r2, [r4, #0]
 8009f1c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009f20:	e7a8      	b.n	8009e74 <_scanf_float+0x188>
 8009f22:	6822      	ldr	r2, [r4, #0]
 8009f24:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009f28:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009f2c:	d006      	beq.n	8009f3c <_scanf_float+0x250>
 8009f2e:	0550      	lsls	r0, r2, #21
 8009f30:	f57f af0c 	bpl.w	8009d4c <_scanf_float+0x60>
 8009f34:	f1b9 0f00 	cmp.w	r9, #0
 8009f38:	f43f af0f 	beq.w	8009d5a <_scanf_float+0x6e>
 8009f3c:	0591      	lsls	r1, r2, #22
 8009f3e:	bf58      	it	pl
 8009f40:	9901      	ldrpl	r1, [sp, #4]
 8009f42:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009f46:	bf58      	it	pl
 8009f48:	eba9 0101 	subpl.w	r1, r9, r1
 8009f4c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009f50:	bf58      	it	pl
 8009f52:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009f56:	6022      	str	r2, [r4, #0]
 8009f58:	f04f 0900 	mov.w	r9, #0
 8009f5c:	e78a      	b.n	8009e74 <_scanf_float+0x188>
 8009f5e:	f04f 0a03 	mov.w	sl, #3
 8009f62:	e787      	b.n	8009e74 <_scanf_float+0x188>
 8009f64:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009f68:	4639      	mov	r1, r7
 8009f6a:	4640      	mov	r0, r8
 8009f6c:	4798      	blx	r3
 8009f6e:	2800      	cmp	r0, #0
 8009f70:	f43f aedf 	beq.w	8009d32 <_scanf_float+0x46>
 8009f74:	e6ea      	b.n	8009d4c <_scanf_float+0x60>
 8009f76:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009f7a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009f7e:	463a      	mov	r2, r7
 8009f80:	4640      	mov	r0, r8
 8009f82:	4798      	blx	r3
 8009f84:	6923      	ldr	r3, [r4, #16]
 8009f86:	3b01      	subs	r3, #1
 8009f88:	6123      	str	r3, [r4, #16]
 8009f8a:	e6ec      	b.n	8009d66 <_scanf_float+0x7a>
 8009f8c:	1e6b      	subs	r3, r5, #1
 8009f8e:	2b06      	cmp	r3, #6
 8009f90:	d825      	bhi.n	8009fde <_scanf_float+0x2f2>
 8009f92:	2d02      	cmp	r5, #2
 8009f94:	d836      	bhi.n	800a004 <_scanf_float+0x318>
 8009f96:	455e      	cmp	r6, fp
 8009f98:	f67f aee8 	bls.w	8009d6c <_scanf_float+0x80>
 8009f9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009fa0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009fa4:	463a      	mov	r2, r7
 8009fa6:	4640      	mov	r0, r8
 8009fa8:	4798      	blx	r3
 8009faa:	6923      	ldr	r3, [r4, #16]
 8009fac:	3b01      	subs	r3, #1
 8009fae:	6123      	str	r3, [r4, #16]
 8009fb0:	e7f1      	b.n	8009f96 <_scanf_float+0x2aa>
 8009fb2:	9802      	ldr	r0, [sp, #8]
 8009fb4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009fb8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009fbc:	9002      	str	r0, [sp, #8]
 8009fbe:	463a      	mov	r2, r7
 8009fc0:	4640      	mov	r0, r8
 8009fc2:	4798      	blx	r3
 8009fc4:	6923      	ldr	r3, [r4, #16]
 8009fc6:	3b01      	subs	r3, #1
 8009fc8:	6123      	str	r3, [r4, #16]
 8009fca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009fce:	fa5f fa8a 	uxtb.w	sl, sl
 8009fd2:	f1ba 0f02 	cmp.w	sl, #2
 8009fd6:	d1ec      	bne.n	8009fb2 <_scanf_float+0x2c6>
 8009fd8:	3d03      	subs	r5, #3
 8009fda:	b2ed      	uxtb	r5, r5
 8009fdc:	1b76      	subs	r6, r6, r5
 8009fde:	6823      	ldr	r3, [r4, #0]
 8009fe0:	05da      	lsls	r2, r3, #23
 8009fe2:	d52f      	bpl.n	800a044 <_scanf_float+0x358>
 8009fe4:	055b      	lsls	r3, r3, #21
 8009fe6:	d510      	bpl.n	800a00a <_scanf_float+0x31e>
 8009fe8:	455e      	cmp	r6, fp
 8009fea:	f67f aebf 	bls.w	8009d6c <_scanf_float+0x80>
 8009fee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009ff2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009ff6:	463a      	mov	r2, r7
 8009ff8:	4640      	mov	r0, r8
 8009ffa:	4798      	blx	r3
 8009ffc:	6923      	ldr	r3, [r4, #16]
 8009ffe:	3b01      	subs	r3, #1
 800a000:	6123      	str	r3, [r4, #16]
 800a002:	e7f1      	b.n	8009fe8 <_scanf_float+0x2fc>
 800a004:	46aa      	mov	sl, r5
 800a006:	9602      	str	r6, [sp, #8]
 800a008:	e7df      	b.n	8009fca <_scanf_float+0x2de>
 800a00a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a00e:	6923      	ldr	r3, [r4, #16]
 800a010:	2965      	cmp	r1, #101	; 0x65
 800a012:	f103 33ff 	add.w	r3, r3, #4294967295
 800a016:	f106 35ff 	add.w	r5, r6, #4294967295
 800a01a:	6123      	str	r3, [r4, #16]
 800a01c:	d00c      	beq.n	800a038 <_scanf_float+0x34c>
 800a01e:	2945      	cmp	r1, #69	; 0x45
 800a020:	d00a      	beq.n	800a038 <_scanf_float+0x34c>
 800a022:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a026:	463a      	mov	r2, r7
 800a028:	4640      	mov	r0, r8
 800a02a:	4798      	blx	r3
 800a02c:	6923      	ldr	r3, [r4, #16]
 800a02e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a032:	3b01      	subs	r3, #1
 800a034:	1eb5      	subs	r5, r6, #2
 800a036:	6123      	str	r3, [r4, #16]
 800a038:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a03c:	463a      	mov	r2, r7
 800a03e:	4640      	mov	r0, r8
 800a040:	4798      	blx	r3
 800a042:	462e      	mov	r6, r5
 800a044:	6825      	ldr	r5, [r4, #0]
 800a046:	f015 0510 	ands.w	r5, r5, #16
 800a04a:	d159      	bne.n	800a100 <_scanf_float+0x414>
 800a04c:	7035      	strb	r5, [r6, #0]
 800a04e:	6823      	ldr	r3, [r4, #0]
 800a050:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a054:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a058:	d11b      	bne.n	800a092 <_scanf_float+0x3a6>
 800a05a:	9b01      	ldr	r3, [sp, #4]
 800a05c:	454b      	cmp	r3, r9
 800a05e:	eba3 0209 	sub.w	r2, r3, r9
 800a062:	d123      	bne.n	800a0ac <_scanf_float+0x3c0>
 800a064:	2200      	movs	r2, #0
 800a066:	4659      	mov	r1, fp
 800a068:	4640      	mov	r0, r8
 800a06a:	f000 fe97 	bl	800ad9c <_strtod_r>
 800a06e:	6822      	ldr	r2, [r4, #0]
 800a070:	9b03      	ldr	r3, [sp, #12]
 800a072:	f012 0f02 	tst.w	r2, #2
 800a076:	ec57 6b10 	vmov	r6, r7, d0
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	d021      	beq.n	800a0c2 <_scanf_float+0x3d6>
 800a07e:	9903      	ldr	r1, [sp, #12]
 800a080:	1d1a      	adds	r2, r3, #4
 800a082:	600a      	str	r2, [r1, #0]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	e9c3 6700 	strd	r6, r7, [r3]
 800a08a:	68e3      	ldr	r3, [r4, #12]
 800a08c:	3301      	adds	r3, #1
 800a08e:	60e3      	str	r3, [r4, #12]
 800a090:	e66d      	b.n	8009d6e <_scanf_float+0x82>
 800a092:	9b04      	ldr	r3, [sp, #16]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d0e5      	beq.n	800a064 <_scanf_float+0x378>
 800a098:	9905      	ldr	r1, [sp, #20]
 800a09a:	230a      	movs	r3, #10
 800a09c:	462a      	mov	r2, r5
 800a09e:	3101      	adds	r1, #1
 800a0a0:	4640      	mov	r0, r8
 800a0a2:	f000 ff03 	bl	800aeac <_strtol_r>
 800a0a6:	9b04      	ldr	r3, [sp, #16]
 800a0a8:	9e05      	ldr	r6, [sp, #20]
 800a0aa:	1ac2      	subs	r2, r0, r3
 800a0ac:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800a0b0:	429e      	cmp	r6, r3
 800a0b2:	bf28      	it	cs
 800a0b4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800a0b8:	4912      	ldr	r1, [pc, #72]	; (800a104 <_scanf_float+0x418>)
 800a0ba:	4630      	mov	r0, r6
 800a0bc:	f000 f82c 	bl	800a118 <siprintf>
 800a0c0:	e7d0      	b.n	800a064 <_scanf_float+0x378>
 800a0c2:	9903      	ldr	r1, [sp, #12]
 800a0c4:	f012 0f04 	tst.w	r2, #4
 800a0c8:	f103 0204 	add.w	r2, r3, #4
 800a0cc:	600a      	str	r2, [r1, #0]
 800a0ce:	d1d9      	bne.n	800a084 <_scanf_float+0x398>
 800a0d0:	f8d3 8000 	ldr.w	r8, [r3]
 800a0d4:	ee10 2a10 	vmov	r2, s0
 800a0d8:	ee10 0a10 	vmov	r0, s0
 800a0dc:	463b      	mov	r3, r7
 800a0de:	4639      	mov	r1, r7
 800a0e0:	f7f6 fd24 	bl	8000b2c <__aeabi_dcmpun>
 800a0e4:	b128      	cbz	r0, 800a0f2 <_scanf_float+0x406>
 800a0e6:	4808      	ldr	r0, [pc, #32]	; (800a108 <_scanf_float+0x41c>)
 800a0e8:	f000 f810 	bl	800a10c <nanf>
 800a0ec:	ed88 0a00 	vstr	s0, [r8]
 800a0f0:	e7cb      	b.n	800a08a <_scanf_float+0x39e>
 800a0f2:	4630      	mov	r0, r6
 800a0f4:	4639      	mov	r1, r7
 800a0f6:	f7f6 fd77 	bl	8000be8 <__aeabi_d2f>
 800a0fa:	f8c8 0000 	str.w	r0, [r8]
 800a0fe:	e7c4      	b.n	800a08a <_scanf_float+0x39e>
 800a100:	2500      	movs	r5, #0
 800a102:	e634      	b.n	8009d6e <_scanf_float+0x82>
 800a104:	0800de94 	.word	0x0800de94
 800a108:	0800df2b 	.word	0x0800df2b

0800a10c <nanf>:
 800a10c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a114 <nanf+0x8>
 800a110:	4770      	bx	lr
 800a112:	bf00      	nop
 800a114:	7fc00000 	.word	0x7fc00000

0800a118 <siprintf>:
 800a118:	b40e      	push	{r1, r2, r3}
 800a11a:	b500      	push	{lr}
 800a11c:	b09c      	sub	sp, #112	; 0x70
 800a11e:	ab1d      	add	r3, sp, #116	; 0x74
 800a120:	9002      	str	r0, [sp, #8]
 800a122:	9006      	str	r0, [sp, #24]
 800a124:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a128:	4809      	ldr	r0, [pc, #36]	; (800a150 <siprintf+0x38>)
 800a12a:	9107      	str	r1, [sp, #28]
 800a12c:	9104      	str	r1, [sp, #16]
 800a12e:	4909      	ldr	r1, [pc, #36]	; (800a154 <siprintf+0x3c>)
 800a130:	f853 2b04 	ldr.w	r2, [r3], #4
 800a134:	9105      	str	r1, [sp, #20]
 800a136:	6800      	ldr	r0, [r0, #0]
 800a138:	9301      	str	r3, [sp, #4]
 800a13a:	a902      	add	r1, sp, #8
 800a13c:	f003 f9e4 	bl	800d508 <_svfiprintf_r>
 800a140:	9b02      	ldr	r3, [sp, #8]
 800a142:	2200      	movs	r2, #0
 800a144:	701a      	strb	r2, [r3, #0]
 800a146:	b01c      	add	sp, #112	; 0x70
 800a148:	f85d eb04 	ldr.w	lr, [sp], #4
 800a14c:	b003      	add	sp, #12
 800a14e:	4770      	bx	lr
 800a150:	20000030 	.word	0x20000030
 800a154:	ffff0208 	.word	0xffff0208

0800a158 <sulp>:
 800a158:	b570      	push	{r4, r5, r6, lr}
 800a15a:	4604      	mov	r4, r0
 800a15c:	460d      	mov	r5, r1
 800a15e:	ec45 4b10 	vmov	d0, r4, r5
 800a162:	4616      	mov	r6, r2
 800a164:	f002 ff2e 	bl	800cfc4 <__ulp>
 800a168:	ec51 0b10 	vmov	r0, r1, d0
 800a16c:	b17e      	cbz	r6, 800a18e <sulp+0x36>
 800a16e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a172:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a176:	2b00      	cmp	r3, #0
 800a178:	dd09      	ble.n	800a18e <sulp+0x36>
 800a17a:	051b      	lsls	r3, r3, #20
 800a17c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a180:	2400      	movs	r4, #0
 800a182:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a186:	4622      	mov	r2, r4
 800a188:	462b      	mov	r3, r5
 800a18a:	f7f6 fa35 	bl	80005f8 <__aeabi_dmul>
 800a18e:	bd70      	pop	{r4, r5, r6, pc}

0800a190 <_strtod_l>:
 800a190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a194:	ed2d 8b02 	vpush	{d8}
 800a198:	b09d      	sub	sp, #116	; 0x74
 800a19a:	461f      	mov	r7, r3
 800a19c:	2300      	movs	r3, #0
 800a19e:	9318      	str	r3, [sp, #96]	; 0x60
 800a1a0:	4ba2      	ldr	r3, [pc, #648]	; (800a42c <_strtod_l+0x29c>)
 800a1a2:	9213      	str	r2, [sp, #76]	; 0x4c
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	9305      	str	r3, [sp, #20]
 800a1a8:	4604      	mov	r4, r0
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	4688      	mov	r8, r1
 800a1ae:	f7f6 f80f 	bl	80001d0 <strlen>
 800a1b2:	f04f 0a00 	mov.w	sl, #0
 800a1b6:	4605      	mov	r5, r0
 800a1b8:	f04f 0b00 	mov.w	fp, #0
 800a1bc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a1c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a1c2:	781a      	ldrb	r2, [r3, #0]
 800a1c4:	2a2b      	cmp	r2, #43	; 0x2b
 800a1c6:	d04e      	beq.n	800a266 <_strtod_l+0xd6>
 800a1c8:	d83b      	bhi.n	800a242 <_strtod_l+0xb2>
 800a1ca:	2a0d      	cmp	r2, #13
 800a1cc:	d834      	bhi.n	800a238 <_strtod_l+0xa8>
 800a1ce:	2a08      	cmp	r2, #8
 800a1d0:	d834      	bhi.n	800a23c <_strtod_l+0xac>
 800a1d2:	2a00      	cmp	r2, #0
 800a1d4:	d03e      	beq.n	800a254 <_strtod_l+0xc4>
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	930a      	str	r3, [sp, #40]	; 0x28
 800a1da:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800a1dc:	7833      	ldrb	r3, [r6, #0]
 800a1de:	2b30      	cmp	r3, #48	; 0x30
 800a1e0:	f040 80b0 	bne.w	800a344 <_strtod_l+0x1b4>
 800a1e4:	7873      	ldrb	r3, [r6, #1]
 800a1e6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a1ea:	2b58      	cmp	r3, #88	; 0x58
 800a1ec:	d168      	bne.n	800a2c0 <_strtod_l+0x130>
 800a1ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1f0:	9301      	str	r3, [sp, #4]
 800a1f2:	ab18      	add	r3, sp, #96	; 0x60
 800a1f4:	9702      	str	r7, [sp, #8]
 800a1f6:	9300      	str	r3, [sp, #0]
 800a1f8:	4a8d      	ldr	r2, [pc, #564]	; (800a430 <_strtod_l+0x2a0>)
 800a1fa:	ab19      	add	r3, sp, #100	; 0x64
 800a1fc:	a917      	add	r1, sp, #92	; 0x5c
 800a1fe:	4620      	mov	r0, r4
 800a200:	f001 ffe0 	bl	800c1c4 <__gethex>
 800a204:	f010 0707 	ands.w	r7, r0, #7
 800a208:	4605      	mov	r5, r0
 800a20a:	d005      	beq.n	800a218 <_strtod_l+0x88>
 800a20c:	2f06      	cmp	r7, #6
 800a20e:	d12c      	bne.n	800a26a <_strtod_l+0xda>
 800a210:	3601      	adds	r6, #1
 800a212:	2300      	movs	r3, #0
 800a214:	9617      	str	r6, [sp, #92]	; 0x5c
 800a216:	930a      	str	r3, [sp, #40]	; 0x28
 800a218:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	f040 8590 	bne.w	800ad40 <_strtod_l+0xbb0>
 800a220:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a222:	b1eb      	cbz	r3, 800a260 <_strtod_l+0xd0>
 800a224:	4652      	mov	r2, sl
 800a226:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a22a:	ec43 2b10 	vmov	d0, r2, r3
 800a22e:	b01d      	add	sp, #116	; 0x74
 800a230:	ecbd 8b02 	vpop	{d8}
 800a234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a238:	2a20      	cmp	r2, #32
 800a23a:	d1cc      	bne.n	800a1d6 <_strtod_l+0x46>
 800a23c:	3301      	adds	r3, #1
 800a23e:	9317      	str	r3, [sp, #92]	; 0x5c
 800a240:	e7be      	b.n	800a1c0 <_strtod_l+0x30>
 800a242:	2a2d      	cmp	r2, #45	; 0x2d
 800a244:	d1c7      	bne.n	800a1d6 <_strtod_l+0x46>
 800a246:	2201      	movs	r2, #1
 800a248:	920a      	str	r2, [sp, #40]	; 0x28
 800a24a:	1c5a      	adds	r2, r3, #1
 800a24c:	9217      	str	r2, [sp, #92]	; 0x5c
 800a24e:	785b      	ldrb	r3, [r3, #1]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d1c2      	bne.n	800a1da <_strtod_l+0x4a>
 800a254:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a256:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	f040 856e 	bne.w	800ad3c <_strtod_l+0xbac>
 800a260:	4652      	mov	r2, sl
 800a262:	465b      	mov	r3, fp
 800a264:	e7e1      	b.n	800a22a <_strtod_l+0x9a>
 800a266:	2200      	movs	r2, #0
 800a268:	e7ee      	b.n	800a248 <_strtod_l+0xb8>
 800a26a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a26c:	b13a      	cbz	r2, 800a27e <_strtod_l+0xee>
 800a26e:	2135      	movs	r1, #53	; 0x35
 800a270:	a81a      	add	r0, sp, #104	; 0x68
 800a272:	f002 ffb2 	bl	800d1da <__copybits>
 800a276:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a278:	4620      	mov	r0, r4
 800a27a:	f002 fb71 	bl	800c960 <_Bfree>
 800a27e:	3f01      	subs	r7, #1
 800a280:	2f04      	cmp	r7, #4
 800a282:	d806      	bhi.n	800a292 <_strtod_l+0x102>
 800a284:	e8df f007 	tbb	[pc, r7]
 800a288:	1714030a 	.word	0x1714030a
 800a28c:	0a          	.byte	0x0a
 800a28d:	00          	.byte	0x00
 800a28e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800a292:	0728      	lsls	r0, r5, #28
 800a294:	d5c0      	bpl.n	800a218 <_strtod_l+0x88>
 800a296:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a29a:	e7bd      	b.n	800a218 <_strtod_l+0x88>
 800a29c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800a2a0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a2a2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a2a6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a2aa:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a2ae:	e7f0      	b.n	800a292 <_strtod_l+0x102>
 800a2b0:	f8df b180 	ldr.w	fp, [pc, #384]	; 800a434 <_strtod_l+0x2a4>
 800a2b4:	e7ed      	b.n	800a292 <_strtod_l+0x102>
 800a2b6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a2ba:	f04f 3aff 	mov.w	sl, #4294967295
 800a2be:	e7e8      	b.n	800a292 <_strtod_l+0x102>
 800a2c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a2c2:	1c5a      	adds	r2, r3, #1
 800a2c4:	9217      	str	r2, [sp, #92]	; 0x5c
 800a2c6:	785b      	ldrb	r3, [r3, #1]
 800a2c8:	2b30      	cmp	r3, #48	; 0x30
 800a2ca:	d0f9      	beq.n	800a2c0 <_strtod_l+0x130>
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d0a3      	beq.n	800a218 <_strtod_l+0x88>
 800a2d0:	2301      	movs	r3, #1
 800a2d2:	f04f 0900 	mov.w	r9, #0
 800a2d6:	9304      	str	r3, [sp, #16]
 800a2d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a2da:	9308      	str	r3, [sp, #32]
 800a2dc:	f8cd 901c 	str.w	r9, [sp, #28]
 800a2e0:	464f      	mov	r7, r9
 800a2e2:	220a      	movs	r2, #10
 800a2e4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a2e6:	7806      	ldrb	r6, [r0, #0]
 800a2e8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a2ec:	b2d9      	uxtb	r1, r3
 800a2ee:	2909      	cmp	r1, #9
 800a2f0:	d92a      	bls.n	800a348 <_strtod_l+0x1b8>
 800a2f2:	9905      	ldr	r1, [sp, #20]
 800a2f4:	462a      	mov	r2, r5
 800a2f6:	f003 fbbe 	bl	800da76 <strncmp>
 800a2fa:	b398      	cbz	r0, 800a364 <_strtod_l+0x1d4>
 800a2fc:	2000      	movs	r0, #0
 800a2fe:	4632      	mov	r2, r6
 800a300:	463d      	mov	r5, r7
 800a302:	9005      	str	r0, [sp, #20]
 800a304:	4603      	mov	r3, r0
 800a306:	2a65      	cmp	r2, #101	; 0x65
 800a308:	d001      	beq.n	800a30e <_strtod_l+0x17e>
 800a30a:	2a45      	cmp	r2, #69	; 0x45
 800a30c:	d118      	bne.n	800a340 <_strtod_l+0x1b0>
 800a30e:	b91d      	cbnz	r5, 800a318 <_strtod_l+0x188>
 800a310:	9a04      	ldr	r2, [sp, #16]
 800a312:	4302      	orrs	r2, r0
 800a314:	d09e      	beq.n	800a254 <_strtod_l+0xc4>
 800a316:	2500      	movs	r5, #0
 800a318:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800a31c:	f108 0201 	add.w	r2, r8, #1
 800a320:	9217      	str	r2, [sp, #92]	; 0x5c
 800a322:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a326:	2a2b      	cmp	r2, #43	; 0x2b
 800a328:	d075      	beq.n	800a416 <_strtod_l+0x286>
 800a32a:	2a2d      	cmp	r2, #45	; 0x2d
 800a32c:	d07b      	beq.n	800a426 <_strtod_l+0x296>
 800a32e:	f04f 0c00 	mov.w	ip, #0
 800a332:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a336:	2909      	cmp	r1, #9
 800a338:	f240 8082 	bls.w	800a440 <_strtod_l+0x2b0>
 800a33c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a340:	2600      	movs	r6, #0
 800a342:	e09d      	b.n	800a480 <_strtod_l+0x2f0>
 800a344:	2300      	movs	r3, #0
 800a346:	e7c4      	b.n	800a2d2 <_strtod_l+0x142>
 800a348:	2f08      	cmp	r7, #8
 800a34a:	bfd8      	it	le
 800a34c:	9907      	ldrle	r1, [sp, #28]
 800a34e:	f100 0001 	add.w	r0, r0, #1
 800a352:	bfda      	itte	le
 800a354:	fb02 3301 	mlale	r3, r2, r1, r3
 800a358:	9307      	strle	r3, [sp, #28]
 800a35a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800a35e:	3701      	adds	r7, #1
 800a360:	9017      	str	r0, [sp, #92]	; 0x5c
 800a362:	e7bf      	b.n	800a2e4 <_strtod_l+0x154>
 800a364:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a366:	195a      	adds	r2, r3, r5
 800a368:	9217      	str	r2, [sp, #92]	; 0x5c
 800a36a:	5d5a      	ldrb	r2, [r3, r5]
 800a36c:	2f00      	cmp	r7, #0
 800a36e:	d037      	beq.n	800a3e0 <_strtod_l+0x250>
 800a370:	9005      	str	r0, [sp, #20]
 800a372:	463d      	mov	r5, r7
 800a374:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a378:	2b09      	cmp	r3, #9
 800a37a:	d912      	bls.n	800a3a2 <_strtod_l+0x212>
 800a37c:	2301      	movs	r3, #1
 800a37e:	e7c2      	b.n	800a306 <_strtod_l+0x176>
 800a380:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a382:	1c5a      	adds	r2, r3, #1
 800a384:	9217      	str	r2, [sp, #92]	; 0x5c
 800a386:	785a      	ldrb	r2, [r3, #1]
 800a388:	3001      	adds	r0, #1
 800a38a:	2a30      	cmp	r2, #48	; 0x30
 800a38c:	d0f8      	beq.n	800a380 <_strtod_l+0x1f0>
 800a38e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a392:	2b08      	cmp	r3, #8
 800a394:	f200 84d9 	bhi.w	800ad4a <_strtod_l+0xbba>
 800a398:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a39a:	9005      	str	r0, [sp, #20]
 800a39c:	2000      	movs	r0, #0
 800a39e:	9308      	str	r3, [sp, #32]
 800a3a0:	4605      	mov	r5, r0
 800a3a2:	3a30      	subs	r2, #48	; 0x30
 800a3a4:	f100 0301 	add.w	r3, r0, #1
 800a3a8:	d014      	beq.n	800a3d4 <_strtod_l+0x244>
 800a3aa:	9905      	ldr	r1, [sp, #20]
 800a3ac:	4419      	add	r1, r3
 800a3ae:	9105      	str	r1, [sp, #20]
 800a3b0:	462b      	mov	r3, r5
 800a3b2:	eb00 0e05 	add.w	lr, r0, r5
 800a3b6:	210a      	movs	r1, #10
 800a3b8:	4573      	cmp	r3, lr
 800a3ba:	d113      	bne.n	800a3e4 <_strtod_l+0x254>
 800a3bc:	182b      	adds	r3, r5, r0
 800a3be:	2b08      	cmp	r3, #8
 800a3c0:	f105 0501 	add.w	r5, r5, #1
 800a3c4:	4405      	add	r5, r0
 800a3c6:	dc1c      	bgt.n	800a402 <_strtod_l+0x272>
 800a3c8:	9907      	ldr	r1, [sp, #28]
 800a3ca:	230a      	movs	r3, #10
 800a3cc:	fb03 2301 	mla	r3, r3, r1, r2
 800a3d0:	9307      	str	r3, [sp, #28]
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a3d6:	1c51      	adds	r1, r2, #1
 800a3d8:	9117      	str	r1, [sp, #92]	; 0x5c
 800a3da:	7852      	ldrb	r2, [r2, #1]
 800a3dc:	4618      	mov	r0, r3
 800a3de:	e7c9      	b.n	800a374 <_strtod_l+0x1e4>
 800a3e0:	4638      	mov	r0, r7
 800a3e2:	e7d2      	b.n	800a38a <_strtod_l+0x1fa>
 800a3e4:	2b08      	cmp	r3, #8
 800a3e6:	dc04      	bgt.n	800a3f2 <_strtod_l+0x262>
 800a3e8:	9e07      	ldr	r6, [sp, #28]
 800a3ea:	434e      	muls	r6, r1
 800a3ec:	9607      	str	r6, [sp, #28]
 800a3ee:	3301      	adds	r3, #1
 800a3f0:	e7e2      	b.n	800a3b8 <_strtod_l+0x228>
 800a3f2:	f103 0c01 	add.w	ip, r3, #1
 800a3f6:	f1bc 0f10 	cmp.w	ip, #16
 800a3fa:	bfd8      	it	le
 800a3fc:	fb01 f909 	mulle.w	r9, r1, r9
 800a400:	e7f5      	b.n	800a3ee <_strtod_l+0x25e>
 800a402:	2d10      	cmp	r5, #16
 800a404:	bfdc      	itt	le
 800a406:	230a      	movle	r3, #10
 800a408:	fb03 2909 	mlale	r9, r3, r9, r2
 800a40c:	e7e1      	b.n	800a3d2 <_strtod_l+0x242>
 800a40e:	2300      	movs	r3, #0
 800a410:	9305      	str	r3, [sp, #20]
 800a412:	2301      	movs	r3, #1
 800a414:	e77c      	b.n	800a310 <_strtod_l+0x180>
 800a416:	f04f 0c00 	mov.w	ip, #0
 800a41a:	f108 0202 	add.w	r2, r8, #2
 800a41e:	9217      	str	r2, [sp, #92]	; 0x5c
 800a420:	f898 2002 	ldrb.w	r2, [r8, #2]
 800a424:	e785      	b.n	800a332 <_strtod_l+0x1a2>
 800a426:	f04f 0c01 	mov.w	ip, #1
 800a42a:	e7f6      	b.n	800a41a <_strtod_l+0x28a>
 800a42c:	0800e188 	.word	0x0800e188
 800a430:	0800de9c 	.word	0x0800de9c
 800a434:	7ff00000 	.word	0x7ff00000
 800a438:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a43a:	1c51      	adds	r1, r2, #1
 800a43c:	9117      	str	r1, [sp, #92]	; 0x5c
 800a43e:	7852      	ldrb	r2, [r2, #1]
 800a440:	2a30      	cmp	r2, #48	; 0x30
 800a442:	d0f9      	beq.n	800a438 <_strtod_l+0x2a8>
 800a444:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a448:	2908      	cmp	r1, #8
 800a44a:	f63f af79 	bhi.w	800a340 <_strtod_l+0x1b0>
 800a44e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800a452:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a454:	9206      	str	r2, [sp, #24]
 800a456:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a458:	1c51      	adds	r1, r2, #1
 800a45a:	9117      	str	r1, [sp, #92]	; 0x5c
 800a45c:	7852      	ldrb	r2, [r2, #1]
 800a45e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800a462:	2e09      	cmp	r6, #9
 800a464:	d937      	bls.n	800a4d6 <_strtod_l+0x346>
 800a466:	9e06      	ldr	r6, [sp, #24]
 800a468:	1b89      	subs	r1, r1, r6
 800a46a:	2908      	cmp	r1, #8
 800a46c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800a470:	dc02      	bgt.n	800a478 <_strtod_l+0x2e8>
 800a472:	4576      	cmp	r6, lr
 800a474:	bfa8      	it	ge
 800a476:	4676      	movge	r6, lr
 800a478:	f1bc 0f00 	cmp.w	ip, #0
 800a47c:	d000      	beq.n	800a480 <_strtod_l+0x2f0>
 800a47e:	4276      	negs	r6, r6
 800a480:	2d00      	cmp	r5, #0
 800a482:	d14d      	bne.n	800a520 <_strtod_l+0x390>
 800a484:	9904      	ldr	r1, [sp, #16]
 800a486:	4301      	orrs	r1, r0
 800a488:	f47f aec6 	bne.w	800a218 <_strtod_l+0x88>
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	f47f aee1 	bne.w	800a254 <_strtod_l+0xc4>
 800a492:	2a69      	cmp	r2, #105	; 0x69
 800a494:	d027      	beq.n	800a4e6 <_strtod_l+0x356>
 800a496:	dc24      	bgt.n	800a4e2 <_strtod_l+0x352>
 800a498:	2a49      	cmp	r2, #73	; 0x49
 800a49a:	d024      	beq.n	800a4e6 <_strtod_l+0x356>
 800a49c:	2a4e      	cmp	r2, #78	; 0x4e
 800a49e:	f47f aed9 	bne.w	800a254 <_strtod_l+0xc4>
 800a4a2:	499f      	ldr	r1, [pc, #636]	; (800a720 <_strtod_l+0x590>)
 800a4a4:	a817      	add	r0, sp, #92	; 0x5c
 800a4a6:	f002 f8e5 	bl	800c674 <__match>
 800a4aa:	2800      	cmp	r0, #0
 800a4ac:	f43f aed2 	beq.w	800a254 <_strtod_l+0xc4>
 800a4b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a4b2:	781b      	ldrb	r3, [r3, #0]
 800a4b4:	2b28      	cmp	r3, #40	; 0x28
 800a4b6:	d12d      	bne.n	800a514 <_strtod_l+0x384>
 800a4b8:	499a      	ldr	r1, [pc, #616]	; (800a724 <_strtod_l+0x594>)
 800a4ba:	aa1a      	add	r2, sp, #104	; 0x68
 800a4bc:	a817      	add	r0, sp, #92	; 0x5c
 800a4be:	f002 f8ed 	bl	800c69c <__hexnan>
 800a4c2:	2805      	cmp	r0, #5
 800a4c4:	d126      	bne.n	800a514 <_strtod_l+0x384>
 800a4c6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a4c8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800a4cc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800a4d0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800a4d4:	e6a0      	b.n	800a218 <_strtod_l+0x88>
 800a4d6:	210a      	movs	r1, #10
 800a4d8:	fb01 2e0e 	mla	lr, r1, lr, r2
 800a4dc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800a4e0:	e7b9      	b.n	800a456 <_strtod_l+0x2c6>
 800a4e2:	2a6e      	cmp	r2, #110	; 0x6e
 800a4e4:	e7db      	b.n	800a49e <_strtod_l+0x30e>
 800a4e6:	4990      	ldr	r1, [pc, #576]	; (800a728 <_strtod_l+0x598>)
 800a4e8:	a817      	add	r0, sp, #92	; 0x5c
 800a4ea:	f002 f8c3 	bl	800c674 <__match>
 800a4ee:	2800      	cmp	r0, #0
 800a4f0:	f43f aeb0 	beq.w	800a254 <_strtod_l+0xc4>
 800a4f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a4f6:	498d      	ldr	r1, [pc, #564]	; (800a72c <_strtod_l+0x59c>)
 800a4f8:	3b01      	subs	r3, #1
 800a4fa:	a817      	add	r0, sp, #92	; 0x5c
 800a4fc:	9317      	str	r3, [sp, #92]	; 0x5c
 800a4fe:	f002 f8b9 	bl	800c674 <__match>
 800a502:	b910      	cbnz	r0, 800a50a <_strtod_l+0x37a>
 800a504:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a506:	3301      	adds	r3, #1
 800a508:	9317      	str	r3, [sp, #92]	; 0x5c
 800a50a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800a73c <_strtod_l+0x5ac>
 800a50e:	f04f 0a00 	mov.w	sl, #0
 800a512:	e681      	b.n	800a218 <_strtod_l+0x88>
 800a514:	4886      	ldr	r0, [pc, #536]	; (800a730 <_strtod_l+0x5a0>)
 800a516:	f003 fa53 	bl	800d9c0 <nan>
 800a51a:	ec5b ab10 	vmov	sl, fp, d0
 800a51e:	e67b      	b.n	800a218 <_strtod_l+0x88>
 800a520:	9b05      	ldr	r3, [sp, #20]
 800a522:	9807      	ldr	r0, [sp, #28]
 800a524:	1af3      	subs	r3, r6, r3
 800a526:	2f00      	cmp	r7, #0
 800a528:	bf08      	it	eq
 800a52a:	462f      	moveq	r7, r5
 800a52c:	2d10      	cmp	r5, #16
 800a52e:	9306      	str	r3, [sp, #24]
 800a530:	46a8      	mov	r8, r5
 800a532:	bfa8      	it	ge
 800a534:	f04f 0810 	movge.w	r8, #16
 800a538:	f7f5 ffe4 	bl	8000504 <__aeabi_ui2d>
 800a53c:	2d09      	cmp	r5, #9
 800a53e:	4682      	mov	sl, r0
 800a540:	468b      	mov	fp, r1
 800a542:	dd13      	ble.n	800a56c <_strtod_l+0x3dc>
 800a544:	4b7b      	ldr	r3, [pc, #492]	; (800a734 <_strtod_l+0x5a4>)
 800a546:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a54a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a54e:	f7f6 f853 	bl	80005f8 <__aeabi_dmul>
 800a552:	4682      	mov	sl, r0
 800a554:	4648      	mov	r0, r9
 800a556:	468b      	mov	fp, r1
 800a558:	f7f5 ffd4 	bl	8000504 <__aeabi_ui2d>
 800a55c:	4602      	mov	r2, r0
 800a55e:	460b      	mov	r3, r1
 800a560:	4650      	mov	r0, sl
 800a562:	4659      	mov	r1, fp
 800a564:	f7f5 fe92 	bl	800028c <__adddf3>
 800a568:	4682      	mov	sl, r0
 800a56a:	468b      	mov	fp, r1
 800a56c:	2d0f      	cmp	r5, #15
 800a56e:	dc38      	bgt.n	800a5e2 <_strtod_l+0x452>
 800a570:	9b06      	ldr	r3, [sp, #24]
 800a572:	2b00      	cmp	r3, #0
 800a574:	f43f ae50 	beq.w	800a218 <_strtod_l+0x88>
 800a578:	dd24      	ble.n	800a5c4 <_strtod_l+0x434>
 800a57a:	2b16      	cmp	r3, #22
 800a57c:	dc0b      	bgt.n	800a596 <_strtod_l+0x406>
 800a57e:	496d      	ldr	r1, [pc, #436]	; (800a734 <_strtod_l+0x5a4>)
 800a580:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a584:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a588:	4652      	mov	r2, sl
 800a58a:	465b      	mov	r3, fp
 800a58c:	f7f6 f834 	bl	80005f8 <__aeabi_dmul>
 800a590:	4682      	mov	sl, r0
 800a592:	468b      	mov	fp, r1
 800a594:	e640      	b.n	800a218 <_strtod_l+0x88>
 800a596:	9a06      	ldr	r2, [sp, #24]
 800a598:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800a59c:	4293      	cmp	r3, r2
 800a59e:	db20      	blt.n	800a5e2 <_strtod_l+0x452>
 800a5a0:	4c64      	ldr	r4, [pc, #400]	; (800a734 <_strtod_l+0x5a4>)
 800a5a2:	f1c5 050f 	rsb	r5, r5, #15
 800a5a6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a5aa:	4652      	mov	r2, sl
 800a5ac:	465b      	mov	r3, fp
 800a5ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a5b2:	f7f6 f821 	bl	80005f8 <__aeabi_dmul>
 800a5b6:	9b06      	ldr	r3, [sp, #24]
 800a5b8:	1b5d      	subs	r5, r3, r5
 800a5ba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a5be:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a5c2:	e7e3      	b.n	800a58c <_strtod_l+0x3fc>
 800a5c4:	9b06      	ldr	r3, [sp, #24]
 800a5c6:	3316      	adds	r3, #22
 800a5c8:	db0b      	blt.n	800a5e2 <_strtod_l+0x452>
 800a5ca:	9b05      	ldr	r3, [sp, #20]
 800a5cc:	1b9e      	subs	r6, r3, r6
 800a5ce:	4b59      	ldr	r3, [pc, #356]	; (800a734 <_strtod_l+0x5a4>)
 800a5d0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800a5d4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a5d8:	4650      	mov	r0, sl
 800a5da:	4659      	mov	r1, fp
 800a5dc:	f7f6 f936 	bl	800084c <__aeabi_ddiv>
 800a5e0:	e7d6      	b.n	800a590 <_strtod_l+0x400>
 800a5e2:	9b06      	ldr	r3, [sp, #24]
 800a5e4:	eba5 0808 	sub.w	r8, r5, r8
 800a5e8:	4498      	add	r8, r3
 800a5ea:	f1b8 0f00 	cmp.w	r8, #0
 800a5ee:	dd74      	ble.n	800a6da <_strtod_l+0x54a>
 800a5f0:	f018 030f 	ands.w	r3, r8, #15
 800a5f4:	d00a      	beq.n	800a60c <_strtod_l+0x47c>
 800a5f6:	494f      	ldr	r1, [pc, #316]	; (800a734 <_strtod_l+0x5a4>)
 800a5f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a5fc:	4652      	mov	r2, sl
 800a5fe:	465b      	mov	r3, fp
 800a600:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a604:	f7f5 fff8 	bl	80005f8 <__aeabi_dmul>
 800a608:	4682      	mov	sl, r0
 800a60a:	468b      	mov	fp, r1
 800a60c:	f038 080f 	bics.w	r8, r8, #15
 800a610:	d04f      	beq.n	800a6b2 <_strtod_l+0x522>
 800a612:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800a616:	dd22      	ble.n	800a65e <_strtod_l+0x4ce>
 800a618:	2500      	movs	r5, #0
 800a61a:	462e      	mov	r6, r5
 800a61c:	9507      	str	r5, [sp, #28]
 800a61e:	9505      	str	r5, [sp, #20]
 800a620:	2322      	movs	r3, #34	; 0x22
 800a622:	f8df b118 	ldr.w	fp, [pc, #280]	; 800a73c <_strtod_l+0x5ac>
 800a626:	6023      	str	r3, [r4, #0]
 800a628:	f04f 0a00 	mov.w	sl, #0
 800a62c:	9b07      	ldr	r3, [sp, #28]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	f43f adf2 	beq.w	800a218 <_strtod_l+0x88>
 800a634:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a636:	4620      	mov	r0, r4
 800a638:	f002 f992 	bl	800c960 <_Bfree>
 800a63c:	9905      	ldr	r1, [sp, #20]
 800a63e:	4620      	mov	r0, r4
 800a640:	f002 f98e 	bl	800c960 <_Bfree>
 800a644:	4631      	mov	r1, r6
 800a646:	4620      	mov	r0, r4
 800a648:	f002 f98a 	bl	800c960 <_Bfree>
 800a64c:	9907      	ldr	r1, [sp, #28]
 800a64e:	4620      	mov	r0, r4
 800a650:	f002 f986 	bl	800c960 <_Bfree>
 800a654:	4629      	mov	r1, r5
 800a656:	4620      	mov	r0, r4
 800a658:	f002 f982 	bl	800c960 <_Bfree>
 800a65c:	e5dc      	b.n	800a218 <_strtod_l+0x88>
 800a65e:	4b36      	ldr	r3, [pc, #216]	; (800a738 <_strtod_l+0x5a8>)
 800a660:	9304      	str	r3, [sp, #16]
 800a662:	2300      	movs	r3, #0
 800a664:	ea4f 1828 	mov.w	r8, r8, asr #4
 800a668:	4650      	mov	r0, sl
 800a66a:	4659      	mov	r1, fp
 800a66c:	4699      	mov	r9, r3
 800a66e:	f1b8 0f01 	cmp.w	r8, #1
 800a672:	dc21      	bgt.n	800a6b8 <_strtod_l+0x528>
 800a674:	b10b      	cbz	r3, 800a67a <_strtod_l+0x4ea>
 800a676:	4682      	mov	sl, r0
 800a678:	468b      	mov	fp, r1
 800a67a:	4b2f      	ldr	r3, [pc, #188]	; (800a738 <_strtod_l+0x5a8>)
 800a67c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a680:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800a684:	4652      	mov	r2, sl
 800a686:	465b      	mov	r3, fp
 800a688:	e9d9 0100 	ldrd	r0, r1, [r9]
 800a68c:	f7f5 ffb4 	bl	80005f8 <__aeabi_dmul>
 800a690:	4b2a      	ldr	r3, [pc, #168]	; (800a73c <_strtod_l+0x5ac>)
 800a692:	460a      	mov	r2, r1
 800a694:	400b      	ands	r3, r1
 800a696:	492a      	ldr	r1, [pc, #168]	; (800a740 <_strtod_l+0x5b0>)
 800a698:	428b      	cmp	r3, r1
 800a69a:	4682      	mov	sl, r0
 800a69c:	d8bc      	bhi.n	800a618 <_strtod_l+0x488>
 800a69e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a6a2:	428b      	cmp	r3, r1
 800a6a4:	bf86      	itte	hi
 800a6a6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800a744 <_strtod_l+0x5b4>
 800a6aa:	f04f 3aff 	movhi.w	sl, #4294967295
 800a6ae:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	9304      	str	r3, [sp, #16]
 800a6b6:	e084      	b.n	800a7c2 <_strtod_l+0x632>
 800a6b8:	f018 0f01 	tst.w	r8, #1
 800a6bc:	d005      	beq.n	800a6ca <_strtod_l+0x53a>
 800a6be:	9b04      	ldr	r3, [sp, #16]
 800a6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6c4:	f7f5 ff98 	bl	80005f8 <__aeabi_dmul>
 800a6c8:	2301      	movs	r3, #1
 800a6ca:	9a04      	ldr	r2, [sp, #16]
 800a6cc:	3208      	adds	r2, #8
 800a6ce:	f109 0901 	add.w	r9, r9, #1
 800a6d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a6d6:	9204      	str	r2, [sp, #16]
 800a6d8:	e7c9      	b.n	800a66e <_strtod_l+0x4de>
 800a6da:	d0ea      	beq.n	800a6b2 <_strtod_l+0x522>
 800a6dc:	f1c8 0800 	rsb	r8, r8, #0
 800a6e0:	f018 020f 	ands.w	r2, r8, #15
 800a6e4:	d00a      	beq.n	800a6fc <_strtod_l+0x56c>
 800a6e6:	4b13      	ldr	r3, [pc, #76]	; (800a734 <_strtod_l+0x5a4>)
 800a6e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6ec:	4650      	mov	r0, sl
 800a6ee:	4659      	mov	r1, fp
 800a6f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6f4:	f7f6 f8aa 	bl	800084c <__aeabi_ddiv>
 800a6f8:	4682      	mov	sl, r0
 800a6fa:	468b      	mov	fp, r1
 800a6fc:	ea5f 1828 	movs.w	r8, r8, asr #4
 800a700:	d0d7      	beq.n	800a6b2 <_strtod_l+0x522>
 800a702:	f1b8 0f1f 	cmp.w	r8, #31
 800a706:	dd1f      	ble.n	800a748 <_strtod_l+0x5b8>
 800a708:	2500      	movs	r5, #0
 800a70a:	462e      	mov	r6, r5
 800a70c:	9507      	str	r5, [sp, #28]
 800a70e:	9505      	str	r5, [sp, #20]
 800a710:	2322      	movs	r3, #34	; 0x22
 800a712:	f04f 0a00 	mov.w	sl, #0
 800a716:	f04f 0b00 	mov.w	fp, #0
 800a71a:	6023      	str	r3, [r4, #0]
 800a71c:	e786      	b.n	800a62c <_strtod_l+0x49c>
 800a71e:	bf00      	nop
 800a720:	0800de6d 	.word	0x0800de6d
 800a724:	0800deb0 	.word	0x0800deb0
 800a728:	0800de65 	.word	0x0800de65
 800a72c:	0800e030 	.word	0x0800e030
 800a730:	0800df2b 	.word	0x0800df2b
 800a734:	0800e220 	.word	0x0800e220
 800a738:	0800e1f8 	.word	0x0800e1f8
 800a73c:	7ff00000 	.word	0x7ff00000
 800a740:	7ca00000 	.word	0x7ca00000
 800a744:	7fefffff 	.word	0x7fefffff
 800a748:	f018 0310 	ands.w	r3, r8, #16
 800a74c:	bf18      	it	ne
 800a74e:	236a      	movne	r3, #106	; 0x6a
 800a750:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800ab00 <_strtod_l+0x970>
 800a754:	9304      	str	r3, [sp, #16]
 800a756:	4650      	mov	r0, sl
 800a758:	4659      	mov	r1, fp
 800a75a:	2300      	movs	r3, #0
 800a75c:	f018 0f01 	tst.w	r8, #1
 800a760:	d004      	beq.n	800a76c <_strtod_l+0x5dc>
 800a762:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a766:	f7f5 ff47 	bl	80005f8 <__aeabi_dmul>
 800a76a:	2301      	movs	r3, #1
 800a76c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800a770:	f109 0908 	add.w	r9, r9, #8
 800a774:	d1f2      	bne.n	800a75c <_strtod_l+0x5cc>
 800a776:	b10b      	cbz	r3, 800a77c <_strtod_l+0x5ec>
 800a778:	4682      	mov	sl, r0
 800a77a:	468b      	mov	fp, r1
 800a77c:	9b04      	ldr	r3, [sp, #16]
 800a77e:	b1c3      	cbz	r3, 800a7b2 <_strtod_l+0x622>
 800a780:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a784:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a788:	2b00      	cmp	r3, #0
 800a78a:	4659      	mov	r1, fp
 800a78c:	dd11      	ble.n	800a7b2 <_strtod_l+0x622>
 800a78e:	2b1f      	cmp	r3, #31
 800a790:	f340 8124 	ble.w	800a9dc <_strtod_l+0x84c>
 800a794:	2b34      	cmp	r3, #52	; 0x34
 800a796:	bfde      	ittt	le
 800a798:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800a79c:	f04f 33ff 	movle.w	r3, #4294967295
 800a7a0:	fa03 f202 	lslle.w	r2, r3, r2
 800a7a4:	f04f 0a00 	mov.w	sl, #0
 800a7a8:	bfcc      	ite	gt
 800a7aa:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800a7ae:	ea02 0b01 	andle.w	fp, r2, r1
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	4650      	mov	r0, sl
 800a7b8:	4659      	mov	r1, fp
 800a7ba:	f7f6 f985 	bl	8000ac8 <__aeabi_dcmpeq>
 800a7be:	2800      	cmp	r0, #0
 800a7c0:	d1a2      	bne.n	800a708 <_strtod_l+0x578>
 800a7c2:	9b07      	ldr	r3, [sp, #28]
 800a7c4:	9300      	str	r3, [sp, #0]
 800a7c6:	9908      	ldr	r1, [sp, #32]
 800a7c8:	462b      	mov	r3, r5
 800a7ca:	463a      	mov	r2, r7
 800a7cc:	4620      	mov	r0, r4
 800a7ce:	f002 f92f 	bl	800ca30 <__s2b>
 800a7d2:	9007      	str	r0, [sp, #28]
 800a7d4:	2800      	cmp	r0, #0
 800a7d6:	f43f af1f 	beq.w	800a618 <_strtod_l+0x488>
 800a7da:	9b05      	ldr	r3, [sp, #20]
 800a7dc:	1b9e      	subs	r6, r3, r6
 800a7de:	9b06      	ldr	r3, [sp, #24]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	bfb4      	ite	lt
 800a7e4:	4633      	movlt	r3, r6
 800a7e6:	2300      	movge	r3, #0
 800a7e8:	930c      	str	r3, [sp, #48]	; 0x30
 800a7ea:	9b06      	ldr	r3, [sp, #24]
 800a7ec:	2500      	movs	r5, #0
 800a7ee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a7f2:	9312      	str	r3, [sp, #72]	; 0x48
 800a7f4:	462e      	mov	r6, r5
 800a7f6:	9b07      	ldr	r3, [sp, #28]
 800a7f8:	4620      	mov	r0, r4
 800a7fa:	6859      	ldr	r1, [r3, #4]
 800a7fc:	f002 f870 	bl	800c8e0 <_Balloc>
 800a800:	9005      	str	r0, [sp, #20]
 800a802:	2800      	cmp	r0, #0
 800a804:	f43f af0c 	beq.w	800a620 <_strtod_l+0x490>
 800a808:	9b07      	ldr	r3, [sp, #28]
 800a80a:	691a      	ldr	r2, [r3, #16]
 800a80c:	3202      	adds	r2, #2
 800a80e:	f103 010c 	add.w	r1, r3, #12
 800a812:	0092      	lsls	r2, r2, #2
 800a814:	300c      	adds	r0, #12
 800a816:	f7fe fde9 	bl	80093ec <memcpy>
 800a81a:	ec4b ab10 	vmov	d0, sl, fp
 800a81e:	aa1a      	add	r2, sp, #104	; 0x68
 800a820:	a919      	add	r1, sp, #100	; 0x64
 800a822:	4620      	mov	r0, r4
 800a824:	f002 fc4a 	bl	800d0bc <__d2b>
 800a828:	ec4b ab18 	vmov	d8, sl, fp
 800a82c:	9018      	str	r0, [sp, #96]	; 0x60
 800a82e:	2800      	cmp	r0, #0
 800a830:	f43f aef6 	beq.w	800a620 <_strtod_l+0x490>
 800a834:	2101      	movs	r1, #1
 800a836:	4620      	mov	r0, r4
 800a838:	f002 f994 	bl	800cb64 <__i2b>
 800a83c:	4606      	mov	r6, r0
 800a83e:	2800      	cmp	r0, #0
 800a840:	f43f aeee 	beq.w	800a620 <_strtod_l+0x490>
 800a844:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a846:	9904      	ldr	r1, [sp, #16]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	bfab      	itete	ge
 800a84c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800a84e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800a850:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800a852:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800a856:	bfac      	ite	ge
 800a858:	eb03 0902 	addge.w	r9, r3, r2
 800a85c:	1ad7      	sublt	r7, r2, r3
 800a85e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a860:	eba3 0801 	sub.w	r8, r3, r1
 800a864:	4490      	add	r8, r2
 800a866:	4ba1      	ldr	r3, [pc, #644]	; (800aaec <_strtod_l+0x95c>)
 800a868:	f108 38ff 	add.w	r8, r8, #4294967295
 800a86c:	4598      	cmp	r8, r3
 800a86e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a872:	f280 80c7 	bge.w	800aa04 <_strtod_l+0x874>
 800a876:	eba3 0308 	sub.w	r3, r3, r8
 800a87a:	2b1f      	cmp	r3, #31
 800a87c:	eba2 0203 	sub.w	r2, r2, r3
 800a880:	f04f 0101 	mov.w	r1, #1
 800a884:	f300 80b1 	bgt.w	800a9ea <_strtod_l+0x85a>
 800a888:	fa01 f303 	lsl.w	r3, r1, r3
 800a88c:	930d      	str	r3, [sp, #52]	; 0x34
 800a88e:	2300      	movs	r3, #0
 800a890:	9308      	str	r3, [sp, #32]
 800a892:	eb09 0802 	add.w	r8, r9, r2
 800a896:	9b04      	ldr	r3, [sp, #16]
 800a898:	45c1      	cmp	r9, r8
 800a89a:	4417      	add	r7, r2
 800a89c:	441f      	add	r7, r3
 800a89e:	464b      	mov	r3, r9
 800a8a0:	bfa8      	it	ge
 800a8a2:	4643      	movge	r3, r8
 800a8a4:	42bb      	cmp	r3, r7
 800a8a6:	bfa8      	it	ge
 800a8a8:	463b      	movge	r3, r7
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	bfc2      	ittt	gt
 800a8ae:	eba8 0803 	subgt.w	r8, r8, r3
 800a8b2:	1aff      	subgt	r7, r7, r3
 800a8b4:	eba9 0903 	subgt.w	r9, r9, r3
 800a8b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	dd17      	ble.n	800a8ee <_strtod_l+0x75e>
 800a8be:	4631      	mov	r1, r6
 800a8c0:	461a      	mov	r2, r3
 800a8c2:	4620      	mov	r0, r4
 800a8c4:	f002 fa0e 	bl	800cce4 <__pow5mult>
 800a8c8:	4606      	mov	r6, r0
 800a8ca:	2800      	cmp	r0, #0
 800a8cc:	f43f aea8 	beq.w	800a620 <_strtod_l+0x490>
 800a8d0:	4601      	mov	r1, r0
 800a8d2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a8d4:	4620      	mov	r0, r4
 800a8d6:	f002 f95b 	bl	800cb90 <__multiply>
 800a8da:	900b      	str	r0, [sp, #44]	; 0x2c
 800a8dc:	2800      	cmp	r0, #0
 800a8de:	f43f ae9f 	beq.w	800a620 <_strtod_l+0x490>
 800a8e2:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a8e4:	4620      	mov	r0, r4
 800a8e6:	f002 f83b 	bl	800c960 <_Bfree>
 800a8ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8ec:	9318      	str	r3, [sp, #96]	; 0x60
 800a8ee:	f1b8 0f00 	cmp.w	r8, #0
 800a8f2:	f300 808c 	bgt.w	800aa0e <_strtod_l+0x87e>
 800a8f6:	9b06      	ldr	r3, [sp, #24]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	dd08      	ble.n	800a90e <_strtod_l+0x77e>
 800a8fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a8fe:	9905      	ldr	r1, [sp, #20]
 800a900:	4620      	mov	r0, r4
 800a902:	f002 f9ef 	bl	800cce4 <__pow5mult>
 800a906:	9005      	str	r0, [sp, #20]
 800a908:	2800      	cmp	r0, #0
 800a90a:	f43f ae89 	beq.w	800a620 <_strtod_l+0x490>
 800a90e:	2f00      	cmp	r7, #0
 800a910:	dd08      	ble.n	800a924 <_strtod_l+0x794>
 800a912:	9905      	ldr	r1, [sp, #20]
 800a914:	463a      	mov	r2, r7
 800a916:	4620      	mov	r0, r4
 800a918:	f002 fa3e 	bl	800cd98 <__lshift>
 800a91c:	9005      	str	r0, [sp, #20]
 800a91e:	2800      	cmp	r0, #0
 800a920:	f43f ae7e 	beq.w	800a620 <_strtod_l+0x490>
 800a924:	f1b9 0f00 	cmp.w	r9, #0
 800a928:	dd08      	ble.n	800a93c <_strtod_l+0x7ac>
 800a92a:	4631      	mov	r1, r6
 800a92c:	464a      	mov	r2, r9
 800a92e:	4620      	mov	r0, r4
 800a930:	f002 fa32 	bl	800cd98 <__lshift>
 800a934:	4606      	mov	r6, r0
 800a936:	2800      	cmp	r0, #0
 800a938:	f43f ae72 	beq.w	800a620 <_strtod_l+0x490>
 800a93c:	9a05      	ldr	r2, [sp, #20]
 800a93e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a940:	4620      	mov	r0, r4
 800a942:	f002 fab5 	bl	800ceb0 <__mdiff>
 800a946:	4605      	mov	r5, r0
 800a948:	2800      	cmp	r0, #0
 800a94a:	f43f ae69 	beq.w	800a620 <_strtod_l+0x490>
 800a94e:	68c3      	ldr	r3, [r0, #12]
 800a950:	930b      	str	r3, [sp, #44]	; 0x2c
 800a952:	2300      	movs	r3, #0
 800a954:	60c3      	str	r3, [r0, #12]
 800a956:	4631      	mov	r1, r6
 800a958:	f002 fa8e 	bl	800ce78 <__mcmp>
 800a95c:	2800      	cmp	r0, #0
 800a95e:	da60      	bge.n	800aa22 <_strtod_l+0x892>
 800a960:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a962:	ea53 030a 	orrs.w	r3, r3, sl
 800a966:	f040 8082 	bne.w	800aa6e <_strtod_l+0x8de>
 800a96a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d17d      	bne.n	800aa6e <_strtod_l+0x8de>
 800a972:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a976:	0d1b      	lsrs	r3, r3, #20
 800a978:	051b      	lsls	r3, r3, #20
 800a97a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a97e:	d976      	bls.n	800aa6e <_strtod_l+0x8de>
 800a980:	696b      	ldr	r3, [r5, #20]
 800a982:	b913      	cbnz	r3, 800a98a <_strtod_l+0x7fa>
 800a984:	692b      	ldr	r3, [r5, #16]
 800a986:	2b01      	cmp	r3, #1
 800a988:	dd71      	ble.n	800aa6e <_strtod_l+0x8de>
 800a98a:	4629      	mov	r1, r5
 800a98c:	2201      	movs	r2, #1
 800a98e:	4620      	mov	r0, r4
 800a990:	f002 fa02 	bl	800cd98 <__lshift>
 800a994:	4631      	mov	r1, r6
 800a996:	4605      	mov	r5, r0
 800a998:	f002 fa6e 	bl	800ce78 <__mcmp>
 800a99c:	2800      	cmp	r0, #0
 800a99e:	dd66      	ble.n	800aa6e <_strtod_l+0x8de>
 800a9a0:	9904      	ldr	r1, [sp, #16]
 800a9a2:	4a53      	ldr	r2, [pc, #332]	; (800aaf0 <_strtod_l+0x960>)
 800a9a4:	465b      	mov	r3, fp
 800a9a6:	2900      	cmp	r1, #0
 800a9a8:	f000 8081 	beq.w	800aaae <_strtod_l+0x91e>
 800a9ac:	ea02 010b 	and.w	r1, r2, fp
 800a9b0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a9b4:	dc7b      	bgt.n	800aaae <_strtod_l+0x91e>
 800a9b6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a9ba:	f77f aea9 	ble.w	800a710 <_strtod_l+0x580>
 800a9be:	4b4d      	ldr	r3, [pc, #308]	; (800aaf4 <_strtod_l+0x964>)
 800a9c0:	4650      	mov	r0, sl
 800a9c2:	4659      	mov	r1, fp
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	f7f5 fe17 	bl	80005f8 <__aeabi_dmul>
 800a9ca:	460b      	mov	r3, r1
 800a9cc:	4303      	orrs	r3, r0
 800a9ce:	bf08      	it	eq
 800a9d0:	2322      	moveq	r3, #34	; 0x22
 800a9d2:	4682      	mov	sl, r0
 800a9d4:	468b      	mov	fp, r1
 800a9d6:	bf08      	it	eq
 800a9d8:	6023      	streq	r3, [r4, #0]
 800a9da:	e62b      	b.n	800a634 <_strtod_l+0x4a4>
 800a9dc:	f04f 32ff 	mov.w	r2, #4294967295
 800a9e0:	fa02 f303 	lsl.w	r3, r2, r3
 800a9e4:	ea03 0a0a 	and.w	sl, r3, sl
 800a9e8:	e6e3      	b.n	800a7b2 <_strtod_l+0x622>
 800a9ea:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800a9ee:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800a9f2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800a9f6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800a9fa:	fa01 f308 	lsl.w	r3, r1, r8
 800a9fe:	9308      	str	r3, [sp, #32]
 800aa00:	910d      	str	r1, [sp, #52]	; 0x34
 800aa02:	e746      	b.n	800a892 <_strtod_l+0x702>
 800aa04:	2300      	movs	r3, #0
 800aa06:	9308      	str	r3, [sp, #32]
 800aa08:	2301      	movs	r3, #1
 800aa0a:	930d      	str	r3, [sp, #52]	; 0x34
 800aa0c:	e741      	b.n	800a892 <_strtod_l+0x702>
 800aa0e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800aa10:	4642      	mov	r2, r8
 800aa12:	4620      	mov	r0, r4
 800aa14:	f002 f9c0 	bl	800cd98 <__lshift>
 800aa18:	9018      	str	r0, [sp, #96]	; 0x60
 800aa1a:	2800      	cmp	r0, #0
 800aa1c:	f47f af6b 	bne.w	800a8f6 <_strtod_l+0x766>
 800aa20:	e5fe      	b.n	800a620 <_strtod_l+0x490>
 800aa22:	465f      	mov	r7, fp
 800aa24:	d16e      	bne.n	800ab04 <_strtod_l+0x974>
 800aa26:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aa28:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aa2c:	b342      	cbz	r2, 800aa80 <_strtod_l+0x8f0>
 800aa2e:	4a32      	ldr	r2, [pc, #200]	; (800aaf8 <_strtod_l+0x968>)
 800aa30:	4293      	cmp	r3, r2
 800aa32:	d128      	bne.n	800aa86 <_strtod_l+0x8f6>
 800aa34:	9b04      	ldr	r3, [sp, #16]
 800aa36:	4651      	mov	r1, sl
 800aa38:	b1eb      	cbz	r3, 800aa76 <_strtod_l+0x8e6>
 800aa3a:	4b2d      	ldr	r3, [pc, #180]	; (800aaf0 <_strtod_l+0x960>)
 800aa3c:	403b      	ands	r3, r7
 800aa3e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800aa42:	f04f 32ff 	mov.w	r2, #4294967295
 800aa46:	d819      	bhi.n	800aa7c <_strtod_l+0x8ec>
 800aa48:	0d1b      	lsrs	r3, r3, #20
 800aa4a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800aa4e:	fa02 f303 	lsl.w	r3, r2, r3
 800aa52:	4299      	cmp	r1, r3
 800aa54:	d117      	bne.n	800aa86 <_strtod_l+0x8f6>
 800aa56:	4b29      	ldr	r3, [pc, #164]	; (800aafc <_strtod_l+0x96c>)
 800aa58:	429f      	cmp	r7, r3
 800aa5a:	d102      	bne.n	800aa62 <_strtod_l+0x8d2>
 800aa5c:	3101      	adds	r1, #1
 800aa5e:	f43f addf 	beq.w	800a620 <_strtod_l+0x490>
 800aa62:	4b23      	ldr	r3, [pc, #140]	; (800aaf0 <_strtod_l+0x960>)
 800aa64:	403b      	ands	r3, r7
 800aa66:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800aa6a:	f04f 0a00 	mov.w	sl, #0
 800aa6e:	9b04      	ldr	r3, [sp, #16]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d1a4      	bne.n	800a9be <_strtod_l+0x82e>
 800aa74:	e5de      	b.n	800a634 <_strtod_l+0x4a4>
 800aa76:	f04f 33ff 	mov.w	r3, #4294967295
 800aa7a:	e7ea      	b.n	800aa52 <_strtod_l+0x8c2>
 800aa7c:	4613      	mov	r3, r2
 800aa7e:	e7e8      	b.n	800aa52 <_strtod_l+0x8c2>
 800aa80:	ea53 030a 	orrs.w	r3, r3, sl
 800aa84:	d08c      	beq.n	800a9a0 <_strtod_l+0x810>
 800aa86:	9b08      	ldr	r3, [sp, #32]
 800aa88:	b1db      	cbz	r3, 800aac2 <_strtod_l+0x932>
 800aa8a:	423b      	tst	r3, r7
 800aa8c:	d0ef      	beq.n	800aa6e <_strtod_l+0x8de>
 800aa8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa90:	9a04      	ldr	r2, [sp, #16]
 800aa92:	4650      	mov	r0, sl
 800aa94:	4659      	mov	r1, fp
 800aa96:	b1c3      	cbz	r3, 800aaca <_strtod_l+0x93a>
 800aa98:	f7ff fb5e 	bl	800a158 <sulp>
 800aa9c:	4602      	mov	r2, r0
 800aa9e:	460b      	mov	r3, r1
 800aaa0:	ec51 0b18 	vmov	r0, r1, d8
 800aaa4:	f7f5 fbf2 	bl	800028c <__adddf3>
 800aaa8:	4682      	mov	sl, r0
 800aaaa:	468b      	mov	fp, r1
 800aaac:	e7df      	b.n	800aa6e <_strtod_l+0x8de>
 800aaae:	4013      	ands	r3, r2
 800aab0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800aab4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800aab8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800aabc:	f04f 3aff 	mov.w	sl, #4294967295
 800aac0:	e7d5      	b.n	800aa6e <_strtod_l+0x8de>
 800aac2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aac4:	ea13 0f0a 	tst.w	r3, sl
 800aac8:	e7e0      	b.n	800aa8c <_strtod_l+0x8fc>
 800aaca:	f7ff fb45 	bl	800a158 <sulp>
 800aace:	4602      	mov	r2, r0
 800aad0:	460b      	mov	r3, r1
 800aad2:	ec51 0b18 	vmov	r0, r1, d8
 800aad6:	f7f5 fbd7 	bl	8000288 <__aeabi_dsub>
 800aada:	2200      	movs	r2, #0
 800aadc:	2300      	movs	r3, #0
 800aade:	4682      	mov	sl, r0
 800aae0:	468b      	mov	fp, r1
 800aae2:	f7f5 fff1 	bl	8000ac8 <__aeabi_dcmpeq>
 800aae6:	2800      	cmp	r0, #0
 800aae8:	d0c1      	beq.n	800aa6e <_strtod_l+0x8de>
 800aaea:	e611      	b.n	800a710 <_strtod_l+0x580>
 800aaec:	fffffc02 	.word	0xfffffc02
 800aaf0:	7ff00000 	.word	0x7ff00000
 800aaf4:	39500000 	.word	0x39500000
 800aaf8:	000fffff 	.word	0x000fffff
 800aafc:	7fefffff 	.word	0x7fefffff
 800ab00:	0800dec8 	.word	0x0800dec8
 800ab04:	4631      	mov	r1, r6
 800ab06:	4628      	mov	r0, r5
 800ab08:	f002 fb34 	bl	800d174 <__ratio>
 800ab0c:	ec59 8b10 	vmov	r8, r9, d0
 800ab10:	ee10 0a10 	vmov	r0, s0
 800ab14:	2200      	movs	r2, #0
 800ab16:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ab1a:	4649      	mov	r1, r9
 800ab1c:	f7f5 ffe8 	bl	8000af0 <__aeabi_dcmple>
 800ab20:	2800      	cmp	r0, #0
 800ab22:	d07a      	beq.n	800ac1a <_strtod_l+0xa8a>
 800ab24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d04a      	beq.n	800abc0 <_strtod_l+0xa30>
 800ab2a:	4b95      	ldr	r3, [pc, #596]	; (800ad80 <_strtod_l+0xbf0>)
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ab32:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800ad80 <_strtod_l+0xbf0>
 800ab36:	f04f 0800 	mov.w	r8, #0
 800ab3a:	4b92      	ldr	r3, [pc, #584]	; (800ad84 <_strtod_l+0xbf4>)
 800ab3c:	403b      	ands	r3, r7
 800ab3e:	930d      	str	r3, [sp, #52]	; 0x34
 800ab40:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ab42:	4b91      	ldr	r3, [pc, #580]	; (800ad88 <_strtod_l+0xbf8>)
 800ab44:	429a      	cmp	r2, r3
 800ab46:	f040 80b0 	bne.w	800acaa <_strtod_l+0xb1a>
 800ab4a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ab4e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800ab52:	ec4b ab10 	vmov	d0, sl, fp
 800ab56:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ab5a:	f002 fa33 	bl	800cfc4 <__ulp>
 800ab5e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ab62:	ec53 2b10 	vmov	r2, r3, d0
 800ab66:	f7f5 fd47 	bl	80005f8 <__aeabi_dmul>
 800ab6a:	4652      	mov	r2, sl
 800ab6c:	465b      	mov	r3, fp
 800ab6e:	f7f5 fb8d 	bl	800028c <__adddf3>
 800ab72:	460b      	mov	r3, r1
 800ab74:	4983      	ldr	r1, [pc, #524]	; (800ad84 <_strtod_l+0xbf4>)
 800ab76:	4a85      	ldr	r2, [pc, #532]	; (800ad8c <_strtod_l+0xbfc>)
 800ab78:	4019      	ands	r1, r3
 800ab7a:	4291      	cmp	r1, r2
 800ab7c:	4682      	mov	sl, r0
 800ab7e:	d960      	bls.n	800ac42 <_strtod_l+0xab2>
 800ab80:	ee18 3a90 	vmov	r3, s17
 800ab84:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800ab88:	4293      	cmp	r3, r2
 800ab8a:	d104      	bne.n	800ab96 <_strtod_l+0xa06>
 800ab8c:	ee18 3a10 	vmov	r3, s16
 800ab90:	3301      	adds	r3, #1
 800ab92:	f43f ad45 	beq.w	800a620 <_strtod_l+0x490>
 800ab96:	f8df b200 	ldr.w	fp, [pc, #512]	; 800ad98 <_strtod_l+0xc08>
 800ab9a:	f04f 3aff 	mov.w	sl, #4294967295
 800ab9e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800aba0:	4620      	mov	r0, r4
 800aba2:	f001 fedd 	bl	800c960 <_Bfree>
 800aba6:	9905      	ldr	r1, [sp, #20]
 800aba8:	4620      	mov	r0, r4
 800abaa:	f001 fed9 	bl	800c960 <_Bfree>
 800abae:	4631      	mov	r1, r6
 800abb0:	4620      	mov	r0, r4
 800abb2:	f001 fed5 	bl	800c960 <_Bfree>
 800abb6:	4629      	mov	r1, r5
 800abb8:	4620      	mov	r0, r4
 800abba:	f001 fed1 	bl	800c960 <_Bfree>
 800abbe:	e61a      	b.n	800a7f6 <_strtod_l+0x666>
 800abc0:	f1ba 0f00 	cmp.w	sl, #0
 800abc4:	d11b      	bne.n	800abfe <_strtod_l+0xa6e>
 800abc6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800abca:	b9f3      	cbnz	r3, 800ac0a <_strtod_l+0xa7a>
 800abcc:	4b6c      	ldr	r3, [pc, #432]	; (800ad80 <_strtod_l+0xbf0>)
 800abce:	2200      	movs	r2, #0
 800abd0:	4640      	mov	r0, r8
 800abd2:	4649      	mov	r1, r9
 800abd4:	f7f5 ff82 	bl	8000adc <__aeabi_dcmplt>
 800abd8:	b9d0      	cbnz	r0, 800ac10 <_strtod_l+0xa80>
 800abda:	4640      	mov	r0, r8
 800abdc:	4649      	mov	r1, r9
 800abde:	4b6c      	ldr	r3, [pc, #432]	; (800ad90 <_strtod_l+0xc00>)
 800abe0:	2200      	movs	r2, #0
 800abe2:	f7f5 fd09 	bl	80005f8 <__aeabi_dmul>
 800abe6:	4680      	mov	r8, r0
 800abe8:	4689      	mov	r9, r1
 800abea:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800abee:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800abf2:	9315      	str	r3, [sp, #84]	; 0x54
 800abf4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800abf8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800abfc:	e79d      	b.n	800ab3a <_strtod_l+0x9aa>
 800abfe:	f1ba 0f01 	cmp.w	sl, #1
 800ac02:	d102      	bne.n	800ac0a <_strtod_l+0xa7a>
 800ac04:	2f00      	cmp	r7, #0
 800ac06:	f43f ad83 	beq.w	800a710 <_strtod_l+0x580>
 800ac0a:	4b62      	ldr	r3, [pc, #392]	; (800ad94 <_strtod_l+0xc04>)
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	e78e      	b.n	800ab2e <_strtod_l+0x99e>
 800ac10:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800ad90 <_strtod_l+0xc00>
 800ac14:	f04f 0800 	mov.w	r8, #0
 800ac18:	e7e7      	b.n	800abea <_strtod_l+0xa5a>
 800ac1a:	4b5d      	ldr	r3, [pc, #372]	; (800ad90 <_strtod_l+0xc00>)
 800ac1c:	4640      	mov	r0, r8
 800ac1e:	4649      	mov	r1, r9
 800ac20:	2200      	movs	r2, #0
 800ac22:	f7f5 fce9 	bl	80005f8 <__aeabi_dmul>
 800ac26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac28:	4680      	mov	r8, r0
 800ac2a:	4689      	mov	r9, r1
 800ac2c:	b933      	cbnz	r3, 800ac3c <_strtod_l+0xaac>
 800ac2e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ac32:	900e      	str	r0, [sp, #56]	; 0x38
 800ac34:	930f      	str	r3, [sp, #60]	; 0x3c
 800ac36:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800ac3a:	e7dd      	b.n	800abf8 <_strtod_l+0xa68>
 800ac3c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800ac40:	e7f9      	b.n	800ac36 <_strtod_l+0xaa6>
 800ac42:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800ac46:	9b04      	ldr	r3, [sp, #16]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d1a8      	bne.n	800ab9e <_strtod_l+0xa0e>
 800ac4c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ac50:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ac52:	0d1b      	lsrs	r3, r3, #20
 800ac54:	051b      	lsls	r3, r3, #20
 800ac56:	429a      	cmp	r2, r3
 800ac58:	d1a1      	bne.n	800ab9e <_strtod_l+0xa0e>
 800ac5a:	4640      	mov	r0, r8
 800ac5c:	4649      	mov	r1, r9
 800ac5e:	f7f6 f82b 	bl	8000cb8 <__aeabi_d2lz>
 800ac62:	f7f5 fc9b 	bl	800059c <__aeabi_l2d>
 800ac66:	4602      	mov	r2, r0
 800ac68:	460b      	mov	r3, r1
 800ac6a:	4640      	mov	r0, r8
 800ac6c:	4649      	mov	r1, r9
 800ac6e:	f7f5 fb0b 	bl	8000288 <__aeabi_dsub>
 800ac72:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ac74:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ac78:	ea43 030a 	orr.w	r3, r3, sl
 800ac7c:	4313      	orrs	r3, r2
 800ac7e:	4680      	mov	r8, r0
 800ac80:	4689      	mov	r9, r1
 800ac82:	d055      	beq.n	800ad30 <_strtod_l+0xba0>
 800ac84:	a336      	add	r3, pc, #216	; (adr r3, 800ad60 <_strtod_l+0xbd0>)
 800ac86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac8a:	f7f5 ff27 	bl	8000adc <__aeabi_dcmplt>
 800ac8e:	2800      	cmp	r0, #0
 800ac90:	f47f acd0 	bne.w	800a634 <_strtod_l+0x4a4>
 800ac94:	a334      	add	r3, pc, #208	; (adr r3, 800ad68 <_strtod_l+0xbd8>)
 800ac96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac9a:	4640      	mov	r0, r8
 800ac9c:	4649      	mov	r1, r9
 800ac9e:	f7f5 ff3b 	bl	8000b18 <__aeabi_dcmpgt>
 800aca2:	2800      	cmp	r0, #0
 800aca4:	f43f af7b 	beq.w	800ab9e <_strtod_l+0xa0e>
 800aca8:	e4c4      	b.n	800a634 <_strtod_l+0x4a4>
 800acaa:	9b04      	ldr	r3, [sp, #16]
 800acac:	b333      	cbz	r3, 800acfc <_strtod_l+0xb6c>
 800acae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800acb0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800acb4:	d822      	bhi.n	800acfc <_strtod_l+0xb6c>
 800acb6:	a32e      	add	r3, pc, #184	; (adr r3, 800ad70 <_strtod_l+0xbe0>)
 800acb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acbc:	4640      	mov	r0, r8
 800acbe:	4649      	mov	r1, r9
 800acc0:	f7f5 ff16 	bl	8000af0 <__aeabi_dcmple>
 800acc4:	b1a0      	cbz	r0, 800acf0 <_strtod_l+0xb60>
 800acc6:	4649      	mov	r1, r9
 800acc8:	4640      	mov	r0, r8
 800acca:	f7f5 ff6d 	bl	8000ba8 <__aeabi_d2uiz>
 800acce:	2801      	cmp	r0, #1
 800acd0:	bf38      	it	cc
 800acd2:	2001      	movcc	r0, #1
 800acd4:	f7f5 fc16 	bl	8000504 <__aeabi_ui2d>
 800acd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800acda:	4680      	mov	r8, r0
 800acdc:	4689      	mov	r9, r1
 800acde:	bb23      	cbnz	r3, 800ad2a <_strtod_l+0xb9a>
 800ace0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ace4:	9010      	str	r0, [sp, #64]	; 0x40
 800ace6:	9311      	str	r3, [sp, #68]	; 0x44
 800ace8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800acec:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800acf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acf2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800acf4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800acf8:	1a9b      	subs	r3, r3, r2
 800acfa:	9309      	str	r3, [sp, #36]	; 0x24
 800acfc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ad00:	eeb0 0a48 	vmov.f32	s0, s16
 800ad04:	eef0 0a68 	vmov.f32	s1, s17
 800ad08:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ad0c:	f002 f95a 	bl	800cfc4 <__ulp>
 800ad10:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ad14:	ec53 2b10 	vmov	r2, r3, d0
 800ad18:	f7f5 fc6e 	bl	80005f8 <__aeabi_dmul>
 800ad1c:	ec53 2b18 	vmov	r2, r3, d8
 800ad20:	f7f5 fab4 	bl	800028c <__adddf3>
 800ad24:	4682      	mov	sl, r0
 800ad26:	468b      	mov	fp, r1
 800ad28:	e78d      	b.n	800ac46 <_strtod_l+0xab6>
 800ad2a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800ad2e:	e7db      	b.n	800ace8 <_strtod_l+0xb58>
 800ad30:	a311      	add	r3, pc, #68	; (adr r3, 800ad78 <_strtod_l+0xbe8>)
 800ad32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad36:	f7f5 fed1 	bl	8000adc <__aeabi_dcmplt>
 800ad3a:	e7b2      	b.n	800aca2 <_strtod_l+0xb12>
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	930a      	str	r3, [sp, #40]	; 0x28
 800ad40:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ad42:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ad44:	6013      	str	r3, [r2, #0]
 800ad46:	f7ff ba6b 	b.w	800a220 <_strtod_l+0x90>
 800ad4a:	2a65      	cmp	r2, #101	; 0x65
 800ad4c:	f43f ab5f 	beq.w	800a40e <_strtod_l+0x27e>
 800ad50:	2a45      	cmp	r2, #69	; 0x45
 800ad52:	f43f ab5c 	beq.w	800a40e <_strtod_l+0x27e>
 800ad56:	2301      	movs	r3, #1
 800ad58:	f7ff bb94 	b.w	800a484 <_strtod_l+0x2f4>
 800ad5c:	f3af 8000 	nop.w
 800ad60:	94a03595 	.word	0x94a03595
 800ad64:	3fdfffff 	.word	0x3fdfffff
 800ad68:	35afe535 	.word	0x35afe535
 800ad6c:	3fe00000 	.word	0x3fe00000
 800ad70:	ffc00000 	.word	0xffc00000
 800ad74:	41dfffff 	.word	0x41dfffff
 800ad78:	94a03595 	.word	0x94a03595
 800ad7c:	3fcfffff 	.word	0x3fcfffff
 800ad80:	3ff00000 	.word	0x3ff00000
 800ad84:	7ff00000 	.word	0x7ff00000
 800ad88:	7fe00000 	.word	0x7fe00000
 800ad8c:	7c9fffff 	.word	0x7c9fffff
 800ad90:	3fe00000 	.word	0x3fe00000
 800ad94:	bff00000 	.word	0xbff00000
 800ad98:	7fefffff 	.word	0x7fefffff

0800ad9c <_strtod_r>:
 800ad9c:	4b01      	ldr	r3, [pc, #4]	; (800ada4 <_strtod_r+0x8>)
 800ad9e:	f7ff b9f7 	b.w	800a190 <_strtod_l>
 800ada2:	bf00      	nop
 800ada4:	20000098 	.word	0x20000098

0800ada8 <_strtol_l.constprop.0>:
 800ada8:	2b01      	cmp	r3, #1
 800adaa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800adae:	d001      	beq.n	800adb4 <_strtol_l.constprop.0+0xc>
 800adb0:	2b24      	cmp	r3, #36	; 0x24
 800adb2:	d906      	bls.n	800adc2 <_strtol_l.constprop.0+0x1a>
 800adb4:	f7fe faf0 	bl	8009398 <__errno>
 800adb8:	2316      	movs	r3, #22
 800adba:	6003      	str	r3, [r0, #0]
 800adbc:	2000      	movs	r0, #0
 800adbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adc2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800aea8 <_strtol_l.constprop.0+0x100>
 800adc6:	460d      	mov	r5, r1
 800adc8:	462e      	mov	r6, r5
 800adca:	f815 4b01 	ldrb.w	r4, [r5], #1
 800adce:	f814 700c 	ldrb.w	r7, [r4, ip]
 800add2:	f017 0708 	ands.w	r7, r7, #8
 800add6:	d1f7      	bne.n	800adc8 <_strtol_l.constprop.0+0x20>
 800add8:	2c2d      	cmp	r4, #45	; 0x2d
 800adda:	d132      	bne.n	800ae42 <_strtol_l.constprop.0+0x9a>
 800addc:	782c      	ldrb	r4, [r5, #0]
 800adde:	2701      	movs	r7, #1
 800ade0:	1cb5      	adds	r5, r6, #2
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d05b      	beq.n	800ae9e <_strtol_l.constprop.0+0xf6>
 800ade6:	2b10      	cmp	r3, #16
 800ade8:	d109      	bne.n	800adfe <_strtol_l.constprop.0+0x56>
 800adea:	2c30      	cmp	r4, #48	; 0x30
 800adec:	d107      	bne.n	800adfe <_strtol_l.constprop.0+0x56>
 800adee:	782c      	ldrb	r4, [r5, #0]
 800adf0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800adf4:	2c58      	cmp	r4, #88	; 0x58
 800adf6:	d14d      	bne.n	800ae94 <_strtol_l.constprop.0+0xec>
 800adf8:	786c      	ldrb	r4, [r5, #1]
 800adfa:	2310      	movs	r3, #16
 800adfc:	3502      	adds	r5, #2
 800adfe:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ae02:	f108 38ff 	add.w	r8, r8, #4294967295
 800ae06:	f04f 0c00 	mov.w	ip, #0
 800ae0a:	fbb8 f9f3 	udiv	r9, r8, r3
 800ae0e:	4666      	mov	r6, ip
 800ae10:	fb03 8a19 	mls	sl, r3, r9, r8
 800ae14:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800ae18:	f1be 0f09 	cmp.w	lr, #9
 800ae1c:	d816      	bhi.n	800ae4c <_strtol_l.constprop.0+0xa4>
 800ae1e:	4674      	mov	r4, lr
 800ae20:	42a3      	cmp	r3, r4
 800ae22:	dd24      	ble.n	800ae6e <_strtol_l.constprop.0+0xc6>
 800ae24:	f1bc 0f00 	cmp.w	ip, #0
 800ae28:	db1e      	blt.n	800ae68 <_strtol_l.constprop.0+0xc0>
 800ae2a:	45b1      	cmp	r9, r6
 800ae2c:	d31c      	bcc.n	800ae68 <_strtol_l.constprop.0+0xc0>
 800ae2e:	d101      	bne.n	800ae34 <_strtol_l.constprop.0+0x8c>
 800ae30:	45a2      	cmp	sl, r4
 800ae32:	db19      	blt.n	800ae68 <_strtol_l.constprop.0+0xc0>
 800ae34:	fb06 4603 	mla	r6, r6, r3, r4
 800ae38:	f04f 0c01 	mov.w	ip, #1
 800ae3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ae40:	e7e8      	b.n	800ae14 <_strtol_l.constprop.0+0x6c>
 800ae42:	2c2b      	cmp	r4, #43	; 0x2b
 800ae44:	bf04      	itt	eq
 800ae46:	782c      	ldrbeq	r4, [r5, #0]
 800ae48:	1cb5      	addeq	r5, r6, #2
 800ae4a:	e7ca      	b.n	800ade2 <_strtol_l.constprop.0+0x3a>
 800ae4c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800ae50:	f1be 0f19 	cmp.w	lr, #25
 800ae54:	d801      	bhi.n	800ae5a <_strtol_l.constprop.0+0xb2>
 800ae56:	3c37      	subs	r4, #55	; 0x37
 800ae58:	e7e2      	b.n	800ae20 <_strtol_l.constprop.0+0x78>
 800ae5a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800ae5e:	f1be 0f19 	cmp.w	lr, #25
 800ae62:	d804      	bhi.n	800ae6e <_strtol_l.constprop.0+0xc6>
 800ae64:	3c57      	subs	r4, #87	; 0x57
 800ae66:	e7db      	b.n	800ae20 <_strtol_l.constprop.0+0x78>
 800ae68:	f04f 3cff 	mov.w	ip, #4294967295
 800ae6c:	e7e6      	b.n	800ae3c <_strtol_l.constprop.0+0x94>
 800ae6e:	f1bc 0f00 	cmp.w	ip, #0
 800ae72:	da05      	bge.n	800ae80 <_strtol_l.constprop.0+0xd8>
 800ae74:	2322      	movs	r3, #34	; 0x22
 800ae76:	6003      	str	r3, [r0, #0]
 800ae78:	4646      	mov	r6, r8
 800ae7a:	b942      	cbnz	r2, 800ae8e <_strtol_l.constprop.0+0xe6>
 800ae7c:	4630      	mov	r0, r6
 800ae7e:	e79e      	b.n	800adbe <_strtol_l.constprop.0+0x16>
 800ae80:	b107      	cbz	r7, 800ae84 <_strtol_l.constprop.0+0xdc>
 800ae82:	4276      	negs	r6, r6
 800ae84:	2a00      	cmp	r2, #0
 800ae86:	d0f9      	beq.n	800ae7c <_strtol_l.constprop.0+0xd4>
 800ae88:	f1bc 0f00 	cmp.w	ip, #0
 800ae8c:	d000      	beq.n	800ae90 <_strtol_l.constprop.0+0xe8>
 800ae8e:	1e69      	subs	r1, r5, #1
 800ae90:	6011      	str	r1, [r2, #0]
 800ae92:	e7f3      	b.n	800ae7c <_strtol_l.constprop.0+0xd4>
 800ae94:	2430      	movs	r4, #48	; 0x30
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d1b1      	bne.n	800adfe <_strtol_l.constprop.0+0x56>
 800ae9a:	2308      	movs	r3, #8
 800ae9c:	e7af      	b.n	800adfe <_strtol_l.constprop.0+0x56>
 800ae9e:	2c30      	cmp	r4, #48	; 0x30
 800aea0:	d0a5      	beq.n	800adee <_strtol_l.constprop.0+0x46>
 800aea2:	230a      	movs	r3, #10
 800aea4:	e7ab      	b.n	800adfe <_strtol_l.constprop.0+0x56>
 800aea6:	bf00      	nop
 800aea8:	0800df2d 	.word	0x0800df2d

0800aeac <_strtol_r>:
 800aeac:	f7ff bf7c 	b.w	800ada8 <_strtol_l.constprop.0>

0800aeb0 <__swbuf_r>:
 800aeb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeb2:	460e      	mov	r6, r1
 800aeb4:	4614      	mov	r4, r2
 800aeb6:	4605      	mov	r5, r0
 800aeb8:	b118      	cbz	r0, 800aec2 <__swbuf_r+0x12>
 800aeba:	6983      	ldr	r3, [r0, #24]
 800aebc:	b90b      	cbnz	r3, 800aec2 <__swbuf_r+0x12>
 800aebe:	f001 f86b 	bl	800bf98 <__sinit>
 800aec2:	4b21      	ldr	r3, [pc, #132]	; (800af48 <__swbuf_r+0x98>)
 800aec4:	429c      	cmp	r4, r3
 800aec6:	d12b      	bne.n	800af20 <__swbuf_r+0x70>
 800aec8:	686c      	ldr	r4, [r5, #4]
 800aeca:	69a3      	ldr	r3, [r4, #24]
 800aecc:	60a3      	str	r3, [r4, #8]
 800aece:	89a3      	ldrh	r3, [r4, #12]
 800aed0:	071a      	lsls	r2, r3, #28
 800aed2:	d52f      	bpl.n	800af34 <__swbuf_r+0x84>
 800aed4:	6923      	ldr	r3, [r4, #16]
 800aed6:	b36b      	cbz	r3, 800af34 <__swbuf_r+0x84>
 800aed8:	6923      	ldr	r3, [r4, #16]
 800aeda:	6820      	ldr	r0, [r4, #0]
 800aedc:	1ac0      	subs	r0, r0, r3
 800aede:	6963      	ldr	r3, [r4, #20]
 800aee0:	b2f6      	uxtb	r6, r6
 800aee2:	4283      	cmp	r3, r0
 800aee4:	4637      	mov	r7, r6
 800aee6:	dc04      	bgt.n	800aef2 <__swbuf_r+0x42>
 800aee8:	4621      	mov	r1, r4
 800aeea:	4628      	mov	r0, r5
 800aeec:	f000 ffc0 	bl	800be70 <_fflush_r>
 800aef0:	bb30      	cbnz	r0, 800af40 <__swbuf_r+0x90>
 800aef2:	68a3      	ldr	r3, [r4, #8]
 800aef4:	3b01      	subs	r3, #1
 800aef6:	60a3      	str	r3, [r4, #8]
 800aef8:	6823      	ldr	r3, [r4, #0]
 800aefa:	1c5a      	adds	r2, r3, #1
 800aefc:	6022      	str	r2, [r4, #0]
 800aefe:	701e      	strb	r6, [r3, #0]
 800af00:	6963      	ldr	r3, [r4, #20]
 800af02:	3001      	adds	r0, #1
 800af04:	4283      	cmp	r3, r0
 800af06:	d004      	beq.n	800af12 <__swbuf_r+0x62>
 800af08:	89a3      	ldrh	r3, [r4, #12]
 800af0a:	07db      	lsls	r3, r3, #31
 800af0c:	d506      	bpl.n	800af1c <__swbuf_r+0x6c>
 800af0e:	2e0a      	cmp	r6, #10
 800af10:	d104      	bne.n	800af1c <__swbuf_r+0x6c>
 800af12:	4621      	mov	r1, r4
 800af14:	4628      	mov	r0, r5
 800af16:	f000 ffab 	bl	800be70 <_fflush_r>
 800af1a:	b988      	cbnz	r0, 800af40 <__swbuf_r+0x90>
 800af1c:	4638      	mov	r0, r7
 800af1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af20:	4b0a      	ldr	r3, [pc, #40]	; (800af4c <__swbuf_r+0x9c>)
 800af22:	429c      	cmp	r4, r3
 800af24:	d101      	bne.n	800af2a <__swbuf_r+0x7a>
 800af26:	68ac      	ldr	r4, [r5, #8]
 800af28:	e7cf      	b.n	800aeca <__swbuf_r+0x1a>
 800af2a:	4b09      	ldr	r3, [pc, #36]	; (800af50 <__swbuf_r+0xa0>)
 800af2c:	429c      	cmp	r4, r3
 800af2e:	bf08      	it	eq
 800af30:	68ec      	ldreq	r4, [r5, #12]
 800af32:	e7ca      	b.n	800aeca <__swbuf_r+0x1a>
 800af34:	4621      	mov	r1, r4
 800af36:	4628      	mov	r0, r5
 800af38:	f000 f80c 	bl	800af54 <__swsetup_r>
 800af3c:	2800      	cmp	r0, #0
 800af3e:	d0cb      	beq.n	800aed8 <__swbuf_r+0x28>
 800af40:	f04f 37ff 	mov.w	r7, #4294967295
 800af44:	e7ea      	b.n	800af1c <__swbuf_r+0x6c>
 800af46:	bf00      	nop
 800af48:	0800e0e0 	.word	0x0800e0e0
 800af4c:	0800e100 	.word	0x0800e100
 800af50:	0800e0c0 	.word	0x0800e0c0

0800af54 <__swsetup_r>:
 800af54:	4b32      	ldr	r3, [pc, #200]	; (800b020 <__swsetup_r+0xcc>)
 800af56:	b570      	push	{r4, r5, r6, lr}
 800af58:	681d      	ldr	r5, [r3, #0]
 800af5a:	4606      	mov	r6, r0
 800af5c:	460c      	mov	r4, r1
 800af5e:	b125      	cbz	r5, 800af6a <__swsetup_r+0x16>
 800af60:	69ab      	ldr	r3, [r5, #24]
 800af62:	b913      	cbnz	r3, 800af6a <__swsetup_r+0x16>
 800af64:	4628      	mov	r0, r5
 800af66:	f001 f817 	bl	800bf98 <__sinit>
 800af6a:	4b2e      	ldr	r3, [pc, #184]	; (800b024 <__swsetup_r+0xd0>)
 800af6c:	429c      	cmp	r4, r3
 800af6e:	d10f      	bne.n	800af90 <__swsetup_r+0x3c>
 800af70:	686c      	ldr	r4, [r5, #4]
 800af72:	89a3      	ldrh	r3, [r4, #12]
 800af74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800af78:	0719      	lsls	r1, r3, #28
 800af7a:	d42c      	bmi.n	800afd6 <__swsetup_r+0x82>
 800af7c:	06dd      	lsls	r5, r3, #27
 800af7e:	d411      	bmi.n	800afa4 <__swsetup_r+0x50>
 800af80:	2309      	movs	r3, #9
 800af82:	6033      	str	r3, [r6, #0]
 800af84:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800af88:	81a3      	strh	r3, [r4, #12]
 800af8a:	f04f 30ff 	mov.w	r0, #4294967295
 800af8e:	e03e      	b.n	800b00e <__swsetup_r+0xba>
 800af90:	4b25      	ldr	r3, [pc, #148]	; (800b028 <__swsetup_r+0xd4>)
 800af92:	429c      	cmp	r4, r3
 800af94:	d101      	bne.n	800af9a <__swsetup_r+0x46>
 800af96:	68ac      	ldr	r4, [r5, #8]
 800af98:	e7eb      	b.n	800af72 <__swsetup_r+0x1e>
 800af9a:	4b24      	ldr	r3, [pc, #144]	; (800b02c <__swsetup_r+0xd8>)
 800af9c:	429c      	cmp	r4, r3
 800af9e:	bf08      	it	eq
 800afa0:	68ec      	ldreq	r4, [r5, #12]
 800afa2:	e7e6      	b.n	800af72 <__swsetup_r+0x1e>
 800afa4:	0758      	lsls	r0, r3, #29
 800afa6:	d512      	bpl.n	800afce <__swsetup_r+0x7a>
 800afa8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800afaa:	b141      	cbz	r1, 800afbe <__swsetup_r+0x6a>
 800afac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800afb0:	4299      	cmp	r1, r3
 800afb2:	d002      	beq.n	800afba <__swsetup_r+0x66>
 800afb4:	4630      	mov	r0, r6
 800afb6:	f002 f96b 	bl	800d290 <_free_r>
 800afba:	2300      	movs	r3, #0
 800afbc:	6363      	str	r3, [r4, #52]	; 0x34
 800afbe:	89a3      	ldrh	r3, [r4, #12]
 800afc0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800afc4:	81a3      	strh	r3, [r4, #12]
 800afc6:	2300      	movs	r3, #0
 800afc8:	6063      	str	r3, [r4, #4]
 800afca:	6923      	ldr	r3, [r4, #16]
 800afcc:	6023      	str	r3, [r4, #0]
 800afce:	89a3      	ldrh	r3, [r4, #12]
 800afd0:	f043 0308 	orr.w	r3, r3, #8
 800afd4:	81a3      	strh	r3, [r4, #12]
 800afd6:	6923      	ldr	r3, [r4, #16]
 800afd8:	b94b      	cbnz	r3, 800afee <__swsetup_r+0x9a>
 800afda:	89a3      	ldrh	r3, [r4, #12]
 800afdc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800afe0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800afe4:	d003      	beq.n	800afee <__swsetup_r+0x9a>
 800afe6:	4621      	mov	r1, r4
 800afe8:	4630      	mov	r0, r6
 800afea:	f001 fc1f 	bl	800c82c <__smakebuf_r>
 800afee:	89a0      	ldrh	r0, [r4, #12]
 800aff0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aff4:	f010 0301 	ands.w	r3, r0, #1
 800aff8:	d00a      	beq.n	800b010 <__swsetup_r+0xbc>
 800affa:	2300      	movs	r3, #0
 800affc:	60a3      	str	r3, [r4, #8]
 800affe:	6963      	ldr	r3, [r4, #20]
 800b000:	425b      	negs	r3, r3
 800b002:	61a3      	str	r3, [r4, #24]
 800b004:	6923      	ldr	r3, [r4, #16]
 800b006:	b943      	cbnz	r3, 800b01a <__swsetup_r+0xc6>
 800b008:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b00c:	d1ba      	bne.n	800af84 <__swsetup_r+0x30>
 800b00e:	bd70      	pop	{r4, r5, r6, pc}
 800b010:	0781      	lsls	r1, r0, #30
 800b012:	bf58      	it	pl
 800b014:	6963      	ldrpl	r3, [r4, #20]
 800b016:	60a3      	str	r3, [r4, #8]
 800b018:	e7f4      	b.n	800b004 <__swsetup_r+0xb0>
 800b01a:	2000      	movs	r0, #0
 800b01c:	e7f7      	b.n	800b00e <__swsetup_r+0xba>
 800b01e:	bf00      	nop
 800b020:	20000030 	.word	0x20000030
 800b024:	0800e0e0 	.word	0x0800e0e0
 800b028:	0800e100 	.word	0x0800e100
 800b02c:	0800e0c0 	.word	0x0800e0c0

0800b030 <__assert_func>:
 800b030:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b032:	4614      	mov	r4, r2
 800b034:	461a      	mov	r2, r3
 800b036:	4b09      	ldr	r3, [pc, #36]	; (800b05c <__assert_func+0x2c>)
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	4605      	mov	r5, r0
 800b03c:	68d8      	ldr	r0, [r3, #12]
 800b03e:	b14c      	cbz	r4, 800b054 <__assert_func+0x24>
 800b040:	4b07      	ldr	r3, [pc, #28]	; (800b060 <__assert_func+0x30>)
 800b042:	9100      	str	r1, [sp, #0]
 800b044:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b048:	4906      	ldr	r1, [pc, #24]	; (800b064 <__assert_func+0x34>)
 800b04a:	462b      	mov	r3, r5
 800b04c:	f001 f822 	bl	800c094 <fiprintf>
 800b050:	f002 fd44 	bl	800dadc <abort>
 800b054:	4b04      	ldr	r3, [pc, #16]	; (800b068 <__assert_func+0x38>)
 800b056:	461c      	mov	r4, r3
 800b058:	e7f3      	b.n	800b042 <__assert_func+0x12>
 800b05a:	bf00      	nop
 800b05c:	20000030 	.word	0x20000030
 800b060:	0800def0 	.word	0x0800def0
 800b064:	0800defd 	.word	0x0800defd
 800b068:	0800df2b 	.word	0x0800df2b

0800b06c <quorem>:
 800b06c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b070:	6903      	ldr	r3, [r0, #16]
 800b072:	690c      	ldr	r4, [r1, #16]
 800b074:	42a3      	cmp	r3, r4
 800b076:	4607      	mov	r7, r0
 800b078:	f2c0 8081 	blt.w	800b17e <quorem+0x112>
 800b07c:	3c01      	subs	r4, #1
 800b07e:	f101 0814 	add.w	r8, r1, #20
 800b082:	f100 0514 	add.w	r5, r0, #20
 800b086:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b08a:	9301      	str	r3, [sp, #4]
 800b08c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b090:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b094:	3301      	adds	r3, #1
 800b096:	429a      	cmp	r2, r3
 800b098:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b09c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b0a0:	fbb2 f6f3 	udiv	r6, r2, r3
 800b0a4:	d331      	bcc.n	800b10a <quorem+0x9e>
 800b0a6:	f04f 0e00 	mov.w	lr, #0
 800b0aa:	4640      	mov	r0, r8
 800b0ac:	46ac      	mov	ip, r5
 800b0ae:	46f2      	mov	sl, lr
 800b0b0:	f850 2b04 	ldr.w	r2, [r0], #4
 800b0b4:	b293      	uxth	r3, r2
 800b0b6:	fb06 e303 	mla	r3, r6, r3, lr
 800b0ba:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b0be:	b29b      	uxth	r3, r3
 800b0c0:	ebaa 0303 	sub.w	r3, sl, r3
 800b0c4:	f8dc a000 	ldr.w	sl, [ip]
 800b0c8:	0c12      	lsrs	r2, r2, #16
 800b0ca:	fa13 f38a 	uxtah	r3, r3, sl
 800b0ce:	fb06 e202 	mla	r2, r6, r2, lr
 800b0d2:	9300      	str	r3, [sp, #0]
 800b0d4:	9b00      	ldr	r3, [sp, #0]
 800b0d6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b0da:	b292      	uxth	r2, r2
 800b0dc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b0e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b0e4:	f8bd 3000 	ldrh.w	r3, [sp]
 800b0e8:	4581      	cmp	r9, r0
 800b0ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b0ee:	f84c 3b04 	str.w	r3, [ip], #4
 800b0f2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b0f6:	d2db      	bcs.n	800b0b0 <quorem+0x44>
 800b0f8:	f855 300b 	ldr.w	r3, [r5, fp]
 800b0fc:	b92b      	cbnz	r3, 800b10a <quorem+0x9e>
 800b0fe:	9b01      	ldr	r3, [sp, #4]
 800b100:	3b04      	subs	r3, #4
 800b102:	429d      	cmp	r5, r3
 800b104:	461a      	mov	r2, r3
 800b106:	d32e      	bcc.n	800b166 <quorem+0xfa>
 800b108:	613c      	str	r4, [r7, #16]
 800b10a:	4638      	mov	r0, r7
 800b10c:	f001 feb4 	bl	800ce78 <__mcmp>
 800b110:	2800      	cmp	r0, #0
 800b112:	db24      	blt.n	800b15e <quorem+0xf2>
 800b114:	3601      	adds	r6, #1
 800b116:	4628      	mov	r0, r5
 800b118:	f04f 0c00 	mov.w	ip, #0
 800b11c:	f858 2b04 	ldr.w	r2, [r8], #4
 800b120:	f8d0 e000 	ldr.w	lr, [r0]
 800b124:	b293      	uxth	r3, r2
 800b126:	ebac 0303 	sub.w	r3, ip, r3
 800b12a:	0c12      	lsrs	r2, r2, #16
 800b12c:	fa13 f38e 	uxtah	r3, r3, lr
 800b130:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b134:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b138:	b29b      	uxth	r3, r3
 800b13a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b13e:	45c1      	cmp	r9, r8
 800b140:	f840 3b04 	str.w	r3, [r0], #4
 800b144:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b148:	d2e8      	bcs.n	800b11c <quorem+0xb0>
 800b14a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b14e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b152:	b922      	cbnz	r2, 800b15e <quorem+0xf2>
 800b154:	3b04      	subs	r3, #4
 800b156:	429d      	cmp	r5, r3
 800b158:	461a      	mov	r2, r3
 800b15a:	d30a      	bcc.n	800b172 <quorem+0x106>
 800b15c:	613c      	str	r4, [r7, #16]
 800b15e:	4630      	mov	r0, r6
 800b160:	b003      	add	sp, #12
 800b162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b166:	6812      	ldr	r2, [r2, #0]
 800b168:	3b04      	subs	r3, #4
 800b16a:	2a00      	cmp	r2, #0
 800b16c:	d1cc      	bne.n	800b108 <quorem+0x9c>
 800b16e:	3c01      	subs	r4, #1
 800b170:	e7c7      	b.n	800b102 <quorem+0x96>
 800b172:	6812      	ldr	r2, [r2, #0]
 800b174:	3b04      	subs	r3, #4
 800b176:	2a00      	cmp	r2, #0
 800b178:	d1f0      	bne.n	800b15c <quorem+0xf0>
 800b17a:	3c01      	subs	r4, #1
 800b17c:	e7eb      	b.n	800b156 <quorem+0xea>
 800b17e:	2000      	movs	r0, #0
 800b180:	e7ee      	b.n	800b160 <quorem+0xf4>
 800b182:	0000      	movs	r0, r0
 800b184:	0000      	movs	r0, r0
	...

0800b188 <_dtoa_r>:
 800b188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b18c:	ed2d 8b04 	vpush	{d8-d9}
 800b190:	ec57 6b10 	vmov	r6, r7, d0
 800b194:	b093      	sub	sp, #76	; 0x4c
 800b196:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b198:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b19c:	9106      	str	r1, [sp, #24]
 800b19e:	ee10 aa10 	vmov	sl, s0
 800b1a2:	4604      	mov	r4, r0
 800b1a4:	9209      	str	r2, [sp, #36]	; 0x24
 800b1a6:	930c      	str	r3, [sp, #48]	; 0x30
 800b1a8:	46bb      	mov	fp, r7
 800b1aa:	b975      	cbnz	r5, 800b1ca <_dtoa_r+0x42>
 800b1ac:	2010      	movs	r0, #16
 800b1ae:	f001 fb7d 	bl	800c8ac <malloc>
 800b1b2:	4602      	mov	r2, r0
 800b1b4:	6260      	str	r0, [r4, #36]	; 0x24
 800b1b6:	b920      	cbnz	r0, 800b1c2 <_dtoa_r+0x3a>
 800b1b8:	4ba7      	ldr	r3, [pc, #668]	; (800b458 <_dtoa_r+0x2d0>)
 800b1ba:	21ea      	movs	r1, #234	; 0xea
 800b1bc:	48a7      	ldr	r0, [pc, #668]	; (800b45c <_dtoa_r+0x2d4>)
 800b1be:	f7ff ff37 	bl	800b030 <__assert_func>
 800b1c2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b1c6:	6005      	str	r5, [r0, #0]
 800b1c8:	60c5      	str	r5, [r0, #12]
 800b1ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1cc:	6819      	ldr	r1, [r3, #0]
 800b1ce:	b151      	cbz	r1, 800b1e6 <_dtoa_r+0x5e>
 800b1d0:	685a      	ldr	r2, [r3, #4]
 800b1d2:	604a      	str	r2, [r1, #4]
 800b1d4:	2301      	movs	r3, #1
 800b1d6:	4093      	lsls	r3, r2
 800b1d8:	608b      	str	r3, [r1, #8]
 800b1da:	4620      	mov	r0, r4
 800b1dc:	f001 fbc0 	bl	800c960 <_Bfree>
 800b1e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	601a      	str	r2, [r3, #0]
 800b1e6:	1e3b      	subs	r3, r7, #0
 800b1e8:	bfaa      	itet	ge
 800b1ea:	2300      	movge	r3, #0
 800b1ec:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b1f0:	f8c8 3000 	strge.w	r3, [r8]
 800b1f4:	4b9a      	ldr	r3, [pc, #616]	; (800b460 <_dtoa_r+0x2d8>)
 800b1f6:	bfbc      	itt	lt
 800b1f8:	2201      	movlt	r2, #1
 800b1fa:	f8c8 2000 	strlt.w	r2, [r8]
 800b1fe:	ea33 030b 	bics.w	r3, r3, fp
 800b202:	d11b      	bne.n	800b23c <_dtoa_r+0xb4>
 800b204:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b206:	f242 730f 	movw	r3, #9999	; 0x270f
 800b20a:	6013      	str	r3, [r2, #0]
 800b20c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b210:	4333      	orrs	r3, r6
 800b212:	f000 8592 	beq.w	800bd3a <_dtoa_r+0xbb2>
 800b216:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b218:	b963      	cbnz	r3, 800b234 <_dtoa_r+0xac>
 800b21a:	4b92      	ldr	r3, [pc, #584]	; (800b464 <_dtoa_r+0x2dc>)
 800b21c:	e022      	b.n	800b264 <_dtoa_r+0xdc>
 800b21e:	4b92      	ldr	r3, [pc, #584]	; (800b468 <_dtoa_r+0x2e0>)
 800b220:	9301      	str	r3, [sp, #4]
 800b222:	3308      	adds	r3, #8
 800b224:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b226:	6013      	str	r3, [r2, #0]
 800b228:	9801      	ldr	r0, [sp, #4]
 800b22a:	b013      	add	sp, #76	; 0x4c
 800b22c:	ecbd 8b04 	vpop	{d8-d9}
 800b230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b234:	4b8b      	ldr	r3, [pc, #556]	; (800b464 <_dtoa_r+0x2dc>)
 800b236:	9301      	str	r3, [sp, #4]
 800b238:	3303      	adds	r3, #3
 800b23a:	e7f3      	b.n	800b224 <_dtoa_r+0x9c>
 800b23c:	2200      	movs	r2, #0
 800b23e:	2300      	movs	r3, #0
 800b240:	4650      	mov	r0, sl
 800b242:	4659      	mov	r1, fp
 800b244:	f7f5 fc40 	bl	8000ac8 <__aeabi_dcmpeq>
 800b248:	ec4b ab19 	vmov	d9, sl, fp
 800b24c:	4680      	mov	r8, r0
 800b24e:	b158      	cbz	r0, 800b268 <_dtoa_r+0xe0>
 800b250:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b252:	2301      	movs	r3, #1
 800b254:	6013      	str	r3, [r2, #0]
 800b256:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b258:	2b00      	cmp	r3, #0
 800b25a:	f000 856b 	beq.w	800bd34 <_dtoa_r+0xbac>
 800b25e:	4883      	ldr	r0, [pc, #524]	; (800b46c <_dtoa_r+0x2e4>)
 800b260:	6018      	str	r0, [r3, #0]
 800b262:	1e43      	subs	r3, r0, #1
 800b264:	9301      	str	r3, [sp, #4]
 800b266:	e7df      	b.n	800b228 <_dtoa_r+0xa0>
 800b268:	ec4b ab10 	vmov	d0, sl, fp
 800b26c:	aa10      	add	r2, sp, #64	; 0x40
 800b26e:	a911      	add	r1, sp, #68	; 0x44
 800b270:	4620      	mov	r0, r4
 800b272:	f001 ff23 	bl	800d0bc <__d2b>
 800b276:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800b27a:	ee08 0a10 	vmov	s16, r0
 800b27e:	2d00      	cmp	r5, #0
 800b280:	f000 8084 	beq.w	800b38c <_dtoa_r+0x204>
 800b284:	ee19 3a90 	vmov	r3, s19
 800b288:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b28c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b290:	4656      	mov	r6, sl
 800b292:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b296:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b29a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800b29e:	4b74      	ldr	r3, [pc, #464]	; (800b470 <_dtoa_r+0x2e8>)
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	4630      	mov	r0, r6
 800b2a4:	4639      	mov	r1, r7
 800b2a6:	f7f4 ffef 	bl	8000288 <__aeabi_dsub>
 800b2aa:	a365      	add	r3, pc, #404	; (adr r3, 800b440 <_dtoa_r+0x2b8>)
 800b2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b0:	f7f5 f9a2 	bl	80005f8 <__aeabi_dmul>
 800b2b4:	a364      	add	r3, pc, #400	; (adr r3, 800b448 <_dtoa_r+0x2c0>)
 800b2b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ba:	f7f4 ffe7 	bl	800028c <__adddf3>
 800b2be:	4606      	mov	r6, r0
 800b2c0:	4628      	mov	r0, r5
 800b2c2:	460f      	mov	r7, r1
 800b2c4:	f7f5 f92e 	bl	8000524 <__aeabi_i2d>
 800b2c8:	a361      	add	r3, pc, #388	; (adr r3, 800b450 <_dtoa_r+0x2c8>)
 800b2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ce:	f7f5 f993 	bl	80005f8 <__aeabi_dmul>
 800b2d2:	4602      	mov	r2, r0
 800b2d4:	460b      	mov	r3, r1
 800b2d6:	4630      	mov	r0, r6
 800b2d8:	4639      	mov	r1, r7
 800b2da:	f7f4 ffd7 	bl	800028c <__adddf3>
 800b2de:	4606      	mov	r6, r0
 800b2e0:	460f      	mov	r7, r1
 800b2e2:	f7f5 fc39 	bl	8000b58 <__aeabi_d2iz>
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	9000      	str	r0, [sp, #0]
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	4630      	mov	r0, r6
 800b2ee:	4639      	mov	r1, r7
 800b2f0:	f7f5 fbf4 	bl	8000adc <__aeabi_dcmplt>
 800b2f4:	b150      	cbz	r0, 800b30c <_dtoa_r+0x184>
 800b2f6:	9800      	ldr	r0, [sp, #0]
 800b2f8:	f7f5 f914 	bl	8000524 <__aeabi_i2d>
 800b2fc:	4632      	mov	r2, r6
 800b2fe:	463b      	mov	r3, r7
 800b300:	f7f5 fbe2 	bl	8000ac8 <__aeabi_dcmpeq>
 800b304:	b910      	cbnz	r0, 800b30c <_dtoa_r+0x184>
 800b306:	9b00      	ldr	r3, [sp, #0]
 800b308:	3b01      	subs	r3, #1
 800b30a:	9300      	str	r3, [sp, #0]
 800b30c:	9b00      	ldr	r3, [sp, #0]
 800b30e:	2b16      	cmp	r3, #22
 800b310:	d85a      	bhi.n	800b3c8 <_dtoa_r+0x240>
 800b312:	9a00      	ldr	r2, [sp, #0]
 800b314:	4b57      	ldr	r3, [pc, #348]	; (800b474 <_dtoa_r+0x2ec>)
 800b316:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b31e:	ec51 0b19 	vmov	r0, r1, d9
 800b322:	f7f5 fbdb 	bl	8000adc <__aeabi_dcmplt>
 800b326:	2800      	cmp	r0, #0
 800b328:	d050      	beq.n	800b3cc <_dtoa_r+0x244>
 800b32a:	9b00      	ldr	r3, [sp, #0]
 800b32c:	3b01      	subs	r3, #1
 800b32e:	9300      	str	r3, [sp, #0]
 800b330:	2300      	movs	r3, #0
 800b332:	930b      	str	r3, [sp, #44]	; 0x2c
 800b334:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b336:	1b5d      	subs	r5, r3, r5
 800b338:	1e6b      	subs	r3, r5, #1
 800b33a:	9305      	str	r3, [sp, #20]
 800b33c:	bf45      	ittet	mi
 800b33e:	f1c5 0301 	rsbmi	r3, r5, #1
 800b342:	9304      	strmi	r3, [sp, #16]
 800b344:	2300      	movpl	r3, #0
 800b346:	2300      	movmi	r3, #0
 800b348:	bf4c      	ite	mi
 800b34a:	9305      	strmi	r3, [sp, #20]
 800b34c:	9304      	strpl	r3, [sp, #16]
 800b34e:	9b00      	ldr	r3, [sp, #0]
 800b350:	2b00      	cmp	r3, #0
 800b352:	db3d      	blt.n	800b3d0 <_dtoa_r+0x248>
 800b354:	9b05      	ldr	r3, [sp, #20]
 800b356:	9a00      	ldr	r2, [sp, #0]
 800b358:	920a      	str	r2, [sp, #40]	; 0x28
 800b35a:	4413      	add	r3, r2
 800b35c:	9305      	str	r3, [sp, #20]
 800b35e:	2300      	movs	r3, #0
 800b360:	9307      	str	r3, [sp, #28]
 800b362:	9b06      	ldr	r3, [sp, #24]
 800b364:	2b09      	cmp	r3, #9
 800b366:	f200 8089 	bhi.w	800b47c <_dtoa_r+0x2f4>
 800b36a:	2b05      	cmp	r3, #5
 800b36c:	bfc4      	itt	gt
 800b36e:	3b04      	subgt	r3, #4
 800b370:	9306      	strgt	r3, [sp, #24]
 800b372:	9b06      	ldr	r3, [sp, #24]
 800b374:	f1a3 0302 	sub.w	r3, r3, #2
 800b378:	bfcc      	ite	gt
 800b37a:	2500      	movgt	r5, #0
 800b37c:	2501      	movle	r5, #1
 800b37e:	2b03      	cmp	r3, #3
 800b380:	f200 8087 	bhi.w	800b492 <_dtoa_r+0x30a>
 800b384:	e8df f003 	tbb	[pc, r3]
 800b388:	59383a2d 	.word	0x59383a2d
 800b38c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b390:	441d      	add	r5, r3
 800b392:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b396:	2b20      	cmp	r3, #32
 800b398:	bfc1      	itttt	gt
 800b39a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b39e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b3a2:	fa0b f303 	lslgt.w	r3, fp, r3
 800b3a6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b3aa:	bfda      	itte	le
 800b3ac:	f1c3 0320 	rsble	r3, r3, #32
 800b3b0:	fa06 f003 	lslle.w	r0, r6, r3
 800b3b4:	4318      	orrgt	r0, r3
 800b3b6:	f7f5 f8a5 	bl	8000504 <__aeabi_ui2d>
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	4606      	mov	r6, r0
 800b3be:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b3c2:	3d01      	subs	r5, #1
 800b3c4:	930e      	str	r3, [sp, #56]	; 0x38
 800b3c6:	e76a      	b.n	800b29e <_dtoa_r+0x116>
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	e7b2      	b.n	800b332 <_dtoa_r+0x1aa>
 800b3cc:	900b      	str	r0, [sp, #44]	; 0x2c
 800b3ce:	e7b1      	b.n	800b334 <_dtoa_r+0x1ac>
 800b3d0:	9b04      	ldr	r3, [sp, #16]
 800b3d2:	9a00      	ldr	r2, [sp, #0]
 800b3d4:	1a9b      	subs	r3, r3, r2
 800b3d6:	9304      	str	r3, [sp, #16]
 800b3d8:	4253      	negs	r3, r2
 800b3da:	9307      	str	r3, [sp, #28]
 800b3dc:	2300      	movs	r3, #0
 800b3de:	930a      	str	r3, [sp, #40]	; 0x28
 800b3e0:	e7bf      	b.n	800b362 <_dtoa_r+0x1da>
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	9308      	str	r3, [sp, #32]
 800b3e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	dc55      	bgt.n	800b498 <_dtoa_r+0x310>
 800b3ec:	2301      	movs	r3, #1
 800b3ee:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b3f2:	461a      	mov	r2, r3
 800b3f4:	9209      	str	r2, [sp, #36]	; 0x24
 800b3f6:	e00c      	b.n	800b412 <_dtoa_r+0x28a>
 800b3f8:	2301      	movs	r3, #1
 800b3fa:	e7f3      	b.n	800b3e4 <_dtoa_r+0x25c>
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b400:	9308      	str	r3, [sp, #32]
 800b402:	9b00      	ldr	r3, [sp, #0]
 800b404:	4413      	add	r3, r2
 800b406:	9302      	str	r3, [sp, #8]
 800b408:	3301      	adds	r3, #1
 800b40a:	2b01      	cmp	r3, #1
 800b40c:	9303      	str	r3, [sp, #12]
 800b40e:	bfb8      	it	lt
 800b410:	2301      	movlt	r3, #1
 800b412:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b414:	2200      	movs	r2, #0
 800b416:	6042      	str	r2, [r0, #4]
 800b418:	2204      	movs	r2, #4
 800b41a:	f102 0614 	add.w	r6, r2, #20
 800b41e:	429e      	cmp	r6, r3
 800b420:	6841      	ldr	r1, [r0, #4]
 800b422:	d93d      	bls.n	800b4a0 <_dtoa_r+0x318>
 800b424:	4620      	mov	r0, r4
 800b426:	f001 fa5b 	bl	800c8e0 <_Balloc>
 800b42a:	9001      	str	r0, [sp, #4]
 800b42c:	2800      	cmp	r0, #0
 800b42e:	d13b      	bne.n	800b4a8 <_dtoa_r+0x320>
 800b430:	4b11      	ldr	r3, [pc, #68]	; (800b478 <_dtoa_r+0x2f0>)
 800b432:	4602      	mov	r2, r0
 800b434:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b438:	e6c0      	b.n	800b1bc <_dtoa_r+0x34>
 800b43a:	2301      	movs	r3, #1
 800b43c:	e7df      	b.n	800b3fe <_dtoa_r+0x276>
 800b43e:	bf00      	nop
 800b440:	636f4361 	.word	0x636f4361
 800b444:	3fd287a7 	.word	0x3fd287a7
 800b448:	8b60c8b3 	.word	0x8b60c8b3
 800b44c:	3fc68a28 	.word	0x3fc68a28
 800b450:	509f79fb 	.word	0x509f79fb
 800b454:	3fd34413 	.word	0x3fd34413
 800b458:	0800e03a 	.word	0x0800e03a
 800b45c:	0800e051 	.word	0x0800e051
 800b460:	7ff00000 	.word	0x7ff00000
 800b464:	0800e036 	.word	0x0800e036
 800b468:	0800e02d 	.word	0x0800e02d
 800b46c:	0800de71 	.word	0x0800de71
 800b470:	3ff80000 	.word	0x3ff80000
 800b474:	0800e220 	.word	0x0800e220
 800b478:	0800e0ac 	.word	0x0800e0ac
 800b47c:	2501      	movs	r5, #1
 800b47e:	2300      	movs	r3, #0
 800b480:	9306      	str	r3, [sp, #24]
 800b482:	9508      	str	r5, [sp, #32]
 800b484:	f04f 33ff 	mov.w	r3, #4294967295
 800b488:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b48c:	2200      	movs	r2, #0
 800b48e:	2312      	movs	r3, #18
 800b490:	e7b0      	b.n	800b3f4 <_dtoa_r+0x26c>
 800b492:	2301      	movs	r3, #1
 800b494:	9308      	str	r3, [sp, #32]
 800b496:	e7f5      	b.n	800b484 <_dtoa_r+0x2fc>
 800b498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b49a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b49e:	e7b8      	b.n	800b412 <_dtoa_r+0x28a>
 800b4a0:	3101      	adds	r1, #1
 800b4a2:	6041      	str	r1, [r0, #4]
 800b4a4:	0052      	lsls	r2, r2, #1
 800b4a6:	e7b8      	b.n	800b41a <_dtoa_r+0x292>
 800b4a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b4aa:	9a01      	ldr	r2, [sp, #4]
 800b4ac:	601a      	str	r2, [r3, #0]
 800b4ae:	9b03      	ldr	r3, [sp, #12]
 800b4b0:	2b0e      	cmp	r3, #14
 800b4b2:	f200 809d 	bhi.w	800b5f0 <_dtoa_r+0x468>
 800b4b6:	2d00      	cmp	r5, #0
 800b4b8:	f000 809a 	beq.w	800b5f0 <_dtoa_r+0x468>
 800b4bc:	9b00      	ldr	r3, [sp, #0]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	dd32      	ble.n	800b528 <_dtoa_r+0x3a0>
 800b4c2:	4ab7      	ldr	r2, [pc, #732]	; (800b7a0 <_dtoa_r+0x618>)
 800b4c4:	f003 030f 	and.w	r3, r3, #15
 800b4c8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b4cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b4d0:	9b00      	ldr	r3, [sp, #0]
 800b4d2:	05d8      	lsls	r0, r3, #23
 800b4d4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800b4d8:	d516      	bpl.n	800b508 <_dtoa_r+0x380>
 800b4da:	4bb2      	ldr	r3, [pc, #712]	; (800b7a4 <_dtoa_r+0x61c>)
 800b4dc:	ec51 0b19 	vmov	r0, r1, d9
 800b4e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b4e4:	f7f5 f9b2 	bl	800084c <__aeabi_ddiv>
 800b4e8:	f007 070f 	and.w	r7, r7, #15
 800b4ec:	4682      	mov	sl, r0
 800b4ee:	468b      	mov	fp, r1
 800b4f0:	2503      	movs	r5, #3
 800b4f2:	4eac      	ldr	r6, [pc, #688]	; (800b7a4 <_dtoa_r+0x61c>)
 800b4f4:	b957      	cbnz	r7, 800b50c <_dtoa_r+0x384>
 800b4f6:	4642      	mov	r2, r8
 800b4f8:	464b      	mov	r3, r9
 800b4fa:	4650      	mov	r0, sl
 800b4fc:	4659      	mov	r1, fp
 800b4fe:	f7f5 f9a5 	bl	800084c <__aeabi_ddiv>
 800b502:	4682      	mov	sl, r0
 800b504:	468b      	mov	fp, r1
 800b506:	e028      	b.n	800b55a <_dtoa_r+0x3d2>
 800b508:	2502      	movs	r5, #2
 800b50a:	e7f2      	b.n	800b4f2 <_dtoa_r+0x36a>
 800b50c:	07f9      	lsls	r1, r7, #31
 800b50e:	d508      	bpl.n	800b522 <_dtoa_r+0x39a>
 800b510:	4640      	mov	r0, r8
 800b512:	4649      	mov	r1, r9
 800b514:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b518:	f7f5 f86e 	bl	80005f8 <__aeabi_dmul>
 800b51c:	3501      	adds	r5, #1
 800b51e:	4680      	mov	r8, r0
 800b520:	4689      	mov	r9, r1
 800b522:	107f      	asrs	r7, r7, #1
 800b524:	3608      	adds	r6, #8
 800b526:	e7e5      	b.n	800b4f4 <_dtoa_r+0x36c>
 800b528:	f000 809b 	beq.w	800b662 <_dtoa_r+0x4da>
 800b52c:	9b00      	ldr	r3, [sp, #0]
 800b52e:	4f9d      	ldr	r7, [pc, #628]	; (800b7a4 <_dtoa_r+0x61c>)
 800b530:	425e      	negs	r6, r3
 800b532:	4b9b      	ldr	r3, [pc, #620]	; (800b7a0 <_dtoa_r+0x618>)
 800b534:	f006 020f 	and.w	r2, r6, #15
 800b538:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b53c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b540:	ec51 0b19 	vmov	r0, r1, d9
 800b544:	f7f5 f858 	bl	80005f8 <__aeabi_dmul>
 800b548:	1136      	asrs	r6, r6, #4
 800b54a:	4682      	mov	sl, r0
 800b54c:	468b      	mov	fp, r1
 800b54e:	2300      	movs	r3, #0
 800b550:	2502      	movs	r5, #2
 800b552:	2e00      	cmp	r6, #0
 800b554:	d17a      	bne.n	800b64c <_dtoa_r+0x4c4>
 800b556:	2b00      	cmp	r3, #0
 800b558:	d1d3      	bne.n	800b502 <_dtoa_r+0x37a>
 800b55a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	f000 8082 	beq.w	800b666 <_dtoa_r+0x4de>
 800b562:	4b91      	ldr	r3, [pc, #580]	; (800b7a8 <_dtoa_r+0x620>)
 800b564:	2200      	movs	r2, #0
 800b566:	4650      	mov	r0, sl
 800b568:	4659      	mov	r1, fp
 800b56a:	f7f5 fab7 	bl	8000adc <__aeabi_dcmplt>
 800b56e:	2800      	cmp	r0, #0
 800b570:	d079      	beq.n	800b666 <_dtoa_r+0x4de>
 800b572:	9b03      	ldr	r3, [sp, #12]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d076      	beq.n	800b666 <_dtoa_r+0x4de>
 800b578:	9b02      	ldr	r3, [sp, #8]
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	dd36      	ble.n	800b5ec <_dtoa_r+0x464>
 800b57e:	9b00      	ldr	r3, [sp, #0]
 800b580:	4650      	mov	r0, sl
 800b582:	4659      	mov	r1, fp
 800b584:	1e5f      	subs	r7, r3, #1
 800b586:	2200      	movs	r2, #0
 800b588:	4b88      	ldr	r3, [pc, #544]	; (800b7ac <_dtoa_r+0x624>)
 800b58a:	f7f5 f835 	bl	80005f8 <__aeabi_dmul>
 800b58e:	9e02      	ldr	r6, [sp, #8]
 800b590:	4682      	mov	sl, r0
 800b592:	468b      	mov	fp, r1
 800b594:	3501      	adds	r5, #1
 800b596:	4628      	mov	r0, r5
 800b598:	f7f4 ffc4 	bl	8000524 <__aeabi_i2d>
 800b59c:	4652      	mov	r2, sl
 800b59e:	465b      	mov	r3, fp
 800b5a0:	f7f5 f82a 	bl	80005f8 <__aeabi_dmul>
 800b5a4:	4b82      	ldr	r3, [pc, #520]	; (800b7b0 <_dtoa_r+0x628>)
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	f7f4 fe70 	bl	800028c <__adddf3>
 800b5ac:	46d0      	mov	r8, sl
 800b5ae:	46d9      	mov	r9, fp
 800b5b0:	4682      	mov	sl, r0
 800b5b2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800b5b6:	2e00      	cmp	r6, #0
 800b5b8:	d158      	bne.n	800b66c <_dtoa_r+0x4e4>
 800b5ba:	4b7e      	ldr	r3, [pc, #504]	; (800b7b4 <_dtoa_r+0x62c>)
 800b5bc:	2200      	movs	r2, #0
 800b5be:	4640      	mov	r0, r8
 800b5c0:	4649      	mov	r1, r9
 800b5c2:	f7f4 fe61 	bl	8000288 <__aeabi_dsub>
 800b5c6:	4652      	mov	r2, sl
 800b5c8:	465b      	mov	r3, fp
 800b5ca:	4680      	mov	r8, r0
 800b5cc:	4689      	mov	r9, r1
 800b5ce:	f7f5 faa3 	bl	8000b18 <__aeabi_dcmpgt>
 800b5d2:	2800      	cmp	r0, #0
 800b5d4:	f040 8295 	bne.w	800bb02 <_dtoa_r+0x97a>
 800b5d8:	4652      	mov	r2, sl
 800b5da:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b5de:	4640      	mov	r0, r8
 800b5e0:	4649      	mov	r1, r9
 800b5e2:	f7f5 fa7b 	bl	8000adc <__aeabi_dcmplt>
 800b5e6:	2800      	cmp	r0, #0
 800b5e8:	f040 8289 	bne.w	800bafe <_dtoa_r+0x976>
 800b5ec:	ec5b ab19 	vmov	sl, fp, d9
 800b5f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	f2c0 8148 	blt.w	800b888 <_dtoa_r+0x700>
 800b5f8:	9a00      	ldr	r2, [sp, #0]
 800b5fa:	2a0e      	cmp	r2, #14
 800b5fc:	f300 8144 	bgt.w	800b888 <_dtoa_r+0x700>
 800b600:	4b67      	ldr	r3, [pc, #412]	; (800b7a0 <_dtoa_r+0x618>)
 800b602:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b606:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b60a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	f280 80d5 	bge.w	800b7bc <_dtoa_r+0x634>
 800b612:	9b03      	ldr	r3, [sp, #12]
 800b614:	2b00      	cmp	r3, #0
 800b616:	f300 80d1 	bgt.w	800b7bc <_dtoa_r+0x634>
 800b61a:	f040 826f 	bne.w	800bafc <_dtoa_r+0x974>
 800b61e:	4b65      	ldr	r3, [pc, #404]	; (800b7b4 <_dtoa_r+0x62c>)
 800b620:	2200      	movs	r2, #0
 800b622:	4640      	mov	r0, r8
 800b624:	4649      	mov	r1, r9
 800b626:	f7f4 ffe7 	bl	80005f8 <__aeabi_dmul>
 800b62a:	4652      	mov	r2, sl
 800b62c:	465b      	mov	r3, fp
 800b62e:	f7f5 fa69 	bl	8000b04 <__aeabi_dcmpge>
 800b632:	9e03      	ldr	r6, [sp, #12]
 800b634:	4637      	mov	r7, r6
 800b636:	2800      	cmp	r0, #0
 800b638:	f040 8245 	bne.w	800bac6 <_dtoa_r+0x93e>
 800b63c:	9d01      	ldr	r5, [sp, #4]
 800b63e:	2331      	movs	r3, #49	; 0x31
 800b640:	f805 3b01 	strb.w	r3, [r5], #1
 800b644:	9b00      	ldr	r3, [sp, #0]
 800b646:	3301      	adds	r3, #1
 800b648:	9300      	str	r3, [sp, #0]
 800b64a:	e240      	b.n	800bace <_dtoa_r+0x946>
 800b64c:	07f2      	lsls	r2, r6, #31
 800b64e:	d505      	bpl.n	800b65c <_dtoa_r+0x4d4>
 800b650:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b654:	f7f4 ffd0 	bl	80005f8 <__aeabi_dmul>
 800b658:	3501      	adds	r5, #1
 800b65a:	2301      	movs	r3, #1
 800b65c:	1076      	asrs	r6, r6, #1
 800b65e:	3708      	adds	r7, #8
 800b660:	e777      	b.n	800b552 <_dtoa_r+0x3ca>
 800b662:	2502      	movs	r5, #2
 800b664:	e779      	b.n	800b55a <_dtoa_r+0x3d2>
 800b666:	9f00      	ldr	r7, [sp, #0]
 800b668:	9e03      	ldr	r6, [sp, #12]
 800b66a:	e794      	b.n	800b596 <_dtoa_r+0x40e>
 800b66c:	9901      	ldr	r1, [sp, #4]
 800b66e:	4b4c      	ldr	r3, [pc, #304]	; (800b7a0 <_dtoa_r+0x618>)
 800b670:	4431      	add	r1, r6
 800b672:	910d      	str	r1, [sp, #52]	; 0x34
 800b674:	9908      	ldr	r1, [sp, #32]
 800b676:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b67a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b67e:	2900      	cmp	r1, #0
 800b680:	d043      	beq.n	800b70a <_dtoa_r+0x582>
 800b682:	494d      	ldr	r1, [pc, #308]	; (800b7b8 <_dtoa_r+0x630>)
 800b684:	2000      	movs	r0, #0
 800b686:	f7f5 f8e1 	bl	800084c <__aeabi_ddiv>
 800b68a:	4652      	mov	r2, sl
 800b68c:	465b      	mov	r3, fp
 800b68e:	f7f4 fdfb 	bl	8000288 <__aeabi_dsub>
 800b692:	9d01      	ldr	r5, [sp, #4]
 800b694:	4682      	mov	sl, r0
 800b696:	468b      	mov	fp, r1
 800b698:	4649      	mov	r1, r9
 800b69a:	4640      	mov	r0, r8
 800b69c:	f7f5 fa5c 	bl	8000b58 <__aeabi_d2iz>
 800b6a0:	4606      	mov	r6, r0
 800b6a2:	f7f4 ff3f 	bl	8000524 <__aeabi_i2d>
 800b6a6:	4602      	mov	r2, r0
 800b6a8:	460b      	mov	r3, r1
 800b6aa:	4640      	mov	r0, r8
 800b6ac:	4649      	mov	r1, r9
 800b6ae:	f7f4 fdeb 	bl	8000288 <__aeabi_dsub>
 800b6b2:	3630      	adds	r6, #48	; 0x30
 800b6b4:	f805 6b01 	strb.w	r6, [r5], #1
 800b6b8:	4652      	mov	r2, sl
 800b6ba:	465b      	mov	r3, fp
 800b6bc:	4680      	mov	r8, r0
 800b6be:	4689      	mov	r9, r1
 800b6c0:	f7f5 fa0c 	bl	8000adc <__aeabi_dcmplt>
 800b6c4:	2800      	cmp	r0, #0
 800b6c6:	d163      	bne.n	800b790 <_dtoa_r+0x608>
 800b6c8:	4642      	mov	r2, r8
 800b6ca:	464b      	mov	r3, r9
 800b6cc:	4936      	ldr	r1, [pc, #216]	; (800b7a8 <_dtoa_r+0x620>)
 800b6ce:	2000      	movs	r0, #0
 800b6d0:	f7f4 fdda 	bl	8000288 <__aeabi_dsub>
 800b6d4:	4652      	mov	r2, sl
 800b6d6:	465b      	mov	r3, fp
 800b6d8:	f7f5 fa00 	bl	8000adc <__aeabi_dcmplt>
 800b6dc:	2800      	cmp	r0, #0
 800b6de:	f040 80b5 	bne.w	800b84c <_dtoa_r+0x6c4>
 800b6e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b6e4:	429d      	cmp	r5, r3
 800b6e6:	d081      	beq.n	800b5ec <_dtoa_r+0x464>
 800b6e8:	4b30      	ldr	r3, [pc, #192]	; (800b7ac <_dtoa_r+0x624>)
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	4650      	mov	r0, sl
 800b6ee:	4659      	mov	r1, fp
 800b6f0:	f7f4 ff82 	bl	80005f8 <__aeabi_dmul>
 800b6f4:	4b2d      	ldr	r3, [pc, #180]	; (800b7ac <_dtoa_r+0x624>)
 800b6f6:	4682      	mov	sl, r0
 800b6f8:	468b      	mov	fp, r1
 800b6fa:	4640      	mov	r0, r8
 800b6fc:	4649      	mov	r1, r9
 800b6fe:	2200      	movs	r2, #0
 800b700:	f7f4 ff7a 	bl	80005f8 <__aeabi_dmul>
 800b704:	4680      	mov	r8, r0
 800b706:	4689      	mov	r9, r1
 800b708:	e7c6      	b.n	800b698 <_dtoa_r+0x510>
 800b70a:	4650      	mov	r0, sl
 800b70c:	4659      	mov	r1, fp
 800b70e:	f7f4 ff73 	bl	80005f8 <__aeabi_dmul>
 800b712:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b714:	9d01      	ldr	r5, [sp, #4]
 800b716:	930f      	str	r3, [sp, #60]	; 0x3c
 800b718:	4682      	mov	sl, r0
 800b71a:	468b      	mov	fp, r1
 800b71c:	4649      	mov	r1, r9
 800b71e:	4640      	mov	r0, r8
 800b720:	f7f5 fa1a 	bl	8000b58 <__aeabi_d2iz>
 800b724:	4606      	mov	r6, r0
 800b726:	f7f4 fefd 	bl	8000524 <__aeabi_i2d>
 800b72a:	3630      	adds	r6, #48	; 0x30
 800b72c:	4602      	mov	r2, r0
 800b72e:	460b      	mov	r3, r1
 800b730:	4640      	mov	r0, r8
 800b732:	4649      	mov	r1, r9
 800b734:	f7f4 fda8 	bl	8000288 <__aeabi_dsub>
 800b738:	f805 6b01 	strb.w	r6, [r5], #1
 800b73c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b73e:	429d      	cmp	r5, r3
 800b740:	4680      	mov	r8, r0
 800b742:	4689      	mov	r9, r1
 800b744:	f04f 0200 	mov.w	r2, #0
 800b748:	d124      	bne.n	800b794 <_dtoa_r+0x60c>
 800b74a:	4b1b      	ldr	r3, [pc, #108]	; (800b7b8 <_dtoa_r+0x630>)
 800b74c:	4650      	mov	r0, sl
 800b74e:	4659      	mov	r1, fp
 800b750:	f7f4 fd9c 	bl	800028c <__adddf3>
 800b754:	4602      	mov	r2, r0
 800b756:	460b      	mov	r3, r1
 800b758:	4640      	mov	r0, r8
 800b75a:	4649      	mov	r1, r9
 800b75c:	f7f5 f9dc 	bl	8000b18 <__aeabi_dcmpgt>
 800b760:	2800      	cmp	r0, #0
 800b762:	d173      	bne.n	800b84c <_dtoa_r+0x6c4>
 800b764:	4652      	mov	r2, sl
 800b766:	465b      	mov	r3, fp
 800b768:	4913      	ldr	r1, [pc, #76]	; (800b7b8 <_dtoa_r+0x630>)
 800b76a:	2000      	movs	r0, #0
 800b76c:	f7f4 fd8c 	bl	8000288 <__aeabi_dsub>
 800b770:	4602      	mov	r2, r0
 800b772:	460b      	mov	r3, r1
 800b774:	4640      	mov	r0, r8
 800b776:	4649      	mov	r1, r9
 800b778:	f7f5 f9b0 	bl	8000adc <__aeabi_dcmplt>
 800b77c:	2800      	cmp	r0, #0
 800b77e:	f43f af35 	beq.w	800b5ec <_dtoa_r+0x464>
 800b782:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b784:	1e6b      	subs	r3, r5, #1
 800b786:	930f      	str	r3, [sp, #60]	; 0x3c
 800b788:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b78c:	2b30      	cmp	r3, #48	; 0x30
 800b78e:	d0f8      	beq.n	800b782 <_dtoa_r+0x5fa>
 800b790:	9700      	str	r7, [sp, #0]
 800b792:	e049      	b.n	800b828 <_dtoa_r+0x6a0>
 800b794:	4b05      	ldr	r3, [pc, #20]	; (800b7ac <_dtoa_r+0x624>)
 800b796:	f7f4 ff2f 	bl	80005f8 <__aeabi_dmul>
 800b79a:	4680      	mov	r8, r0
 800b79c:	4689      	mov	r9, r1
 800b79e:	e7bd      	b.n	800b71c <_dtoa_r+0x594>
 800b7a0:	0800e220 	.word	0x0800e220
 800b7a4:	0800e1f8 	.word	0x0800e1f8
 800b7a8:	3ff00000 	.word	0x3ff00000
 800b7ac:	40240000 	.word	0x40240000
 800b7b0:	401c0000 	.word	0x401c0000
 800b7b4:	40140000 	.word	0x40140000
 800b7b8:	3fe00000 	.word	0x3fe00000
 800b7bc:	9d01      	ldr	r5, [sp, #4]
 800b7be:	4656      	mov	r6, sl
 800b7c0:	465f      	mov	r7, fp
 800b7c2:	4642      	mov	r2, r8
 800b7c4:	464b      	mov	r3, r9
 800b7c6:	4630      	mov	r0, r6
 800b7c8:	4639      	mov	r1, r7
 800b7ca:	f7f5 f83f 	bl	800084c <__aeabi_ddiv>
 800b7ce:	f7f5 f9c3 	bl	8000b58 <__aeabi_d2iz>
 800b7d2:	4682      	mov	sl, r0
 800b7d4:	f7f4 fea6 	bl	8000524 <__aeabi_i2d>
 800b7d8:	4642      	mov	r2, r8
 800b7da:	464b      	mov	r3, r9
 800b7dc:	f7f4 ff0c 	bl	80005f8 <__aeabi_dmul>
 800b7e0:	4602      	mov	r2, r0
 800b7e2:	460b      	mov	r3, r1
 800b7e4:	4630      	mov	r0, r6
 800b7e6:	4639      	mov	r1, r7
 800b7e8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b7ec:	f7f4 fd4c 	bl	8000288 <__aeabi_dsub>
 800b7f0:	f805 6b01 	strb.w	r6, [r5], #1
 800b7f4:	9e01      	ldr	r6, [sp, #4]
 800b7f6:	9f03      	ldr	r7, [sp, #12]
 800b7f8:	1bae      	subs	r6, r5, r6
 800b7fa:	42b7      	cmp	r7, r6
 800b7fc:	4602      	mov	r2, r0
 800b7fe:	460b      	mov	r3, r1
 800b800:	d135      	bne.n	800b86e <_dtoa_r+0x6e6>
 800b802:	f7f4 fd43 	bl	800028c <__adddf3>
 800b806:	4642      	mov	r2, r8
 800b808:	464b      	mov	r3, r9
 800b80a:	4606      	mov	r6, r0
 800b80c:	460f      	mov	r7, r1
 800b80e:	f7f5 f983 	bl	8000b18 <__aeabi_dcmpgt>
 800b812:	b9d0      	cbnz	r0, 800b84a <_dtoa_r+0x6c2>
 800b814:	4642      	mov	r2, r8
 800b816:	464b      	mov	r3, r9
 800b818:	4630      	mov	r0, r6
 800b81a:	4639      	mov	r1, r7
 800b81c:	f7f5 f954 	bl	8000ac8 <__aeabi_dcmpeq>
 800b820:	b110      	cbz	r0, 800b828 <_dtoa_r+0x6a0>
 800b822:	f01a 0f01 	tst.w	sl, #1
 800b826:	d110      	bne.n	800b84a <_dtoa_r+0x6c2>
 800b828:	4620      	mov	r0, r4
 800b82a:	ee18 1a10 	vmov	r1, s16
 800b82e:	f001 f897 	bl	800c960 <_Bfree>
 800b832:	2300      	movs	r3, #0
 800b834:	9800      	ldr	r0, [sp, #0]
 800b836:	702b      	strb	r3, [r5, #0]
 800b838:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b83a:	3001      	adds	r0, #1
 800b83c:	6018      	str	r0, [r3, #0]
 800b83e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b840:	2b00      	cmp	r3, #0
 800b842:	f43f acf1 	beq.w	800b228 <_dtoa_r+0xa0>
 800b846:	601d      	str	r5, [r3, #0]
 800b848:	e4ee      	b.n	800b228 <_dtoa_r+0xa0>
 800b84a:	9f00      	ldr	r7, [sp, #0]
 800b84c:	462b      	mov	r3, r5
 800b84e:	461d      	mov	r5, r3
 800b850:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b854:	2a39      	cmp	r2, #57	; 0x39
 800b856:	d106      	bne.n	800b866 <_dtoa_r+0x6de>
 800b858:	9a01      	ldr	r2, [sp, #4]
 800b85a:	429a      	cmp	r2, r3
 800b85c:	d1f7      	bne.n	800b84e <_dtoa_r+0x6c6>
 800b85e:	9901      	ldr	r1, [sp, #4]
 800b860:	2230      	movs	r2, #48	; 0x30
 800b862:	3701      	adds	r7, #1
 800b864:	700a      	strb	r2, [r1, #0]
 800b866:	781a      	ldrb	r2, [r3, #0]
 800b868:	3201      	adds	r2, #1
 800b86a:	701a      	strb	r2, [r3, #0]
 800b86c:	e790      	b.n	800b790 <_dtoa_r+0x608>
 800b86e:	4ba6      	ldr	r3, [pc, #664]	; (800bb08 <_dtoa_r+0x980>)
 800b870:	2200      	movs	r2, #0
 800b872:	f7f4 fec1 	bl	80005f8 <__aeabi_dmul>
 800b876:	2200      	movs	r2, #0
 800b878:	2300      	movs	r3, #0
 800b87a:	4606      	mov	r6, r0
 800b87c:	460f      	mov	r7, r1
 800b87e:	f7f5 f923 	bl	8000ac8 <__aeabi_dcmpeq>
 800b882:	2800      	cmp	r0, #0
 800b884:	d09d      	beq.n	800b7c2 <_dtoa_r+0x63a>
 800b886:	e7cf      	b.n	800b828 <_dtoa_r+0x6a0>
 800b888:	9a08      	ldr	r2, [sp, #32]
 800b88a:	2a00      	cmp	r2, #0
 800b88c:	f000 80d7 	beq.w	800ba3e <_dtoa_r+0x8b6>
 800b890:	9a06      	ldr	r2, [sp, #24]
 800b892:	2a01      	cmp	r2, #1
 800b894:	f300 80ba 	bgt.w	800ba0c <_dtoa_r+0x884>
 800b898:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b89a:	2a00      	cmp	r2, #0
 800b89c:	f000 80b2 	beq.w	800ba04 <_dtoa_r+0x87c>
 800b8a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b8a4:	9e07      	ldr	r6, [sp, #28]
 800b8a6:	9d04      	ldr	r5, [sp, #16]
 800b8a8:	9a04      	ldr	r2, [sp, #16]
 800b8aa:	441a      	add	r2, r3
 800b8ac:	9204      	str	r2, [sp, #16]
 800b8ae:	9a05      	ldr	r2, [sp, #20]
 800b8b0:	2101      	movs	r1, #1
 800b8b2:	441a      	add	r2, r3
 800b8b4:	4620      	mov	r0, r4
 800b8b6:	9205      	str	r2, [sp, #20]
 800b8b8:	f001 f954 	bl	800cb64 <__i2b>
 800b8bc:	4607      	mov	r7, r0
 800b8be:	2d00      	cmp	r5, #0
 800b8c0:	dd0c      	ble.n	800b8dc <_dtoa_r+0x754>
 800b8c2:	9b05      	ldr	r3, [sp, #20]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	dd09      	ble.n	800b8dc <_dtoa_r+0x754>
 800b8c8:	42ab      	cmp	r3, r5
 800b8ca:	9a04      	ldr	r2, [sp, #16]
 800b8cc:	bfa8      	it	ge
 800b8ce:	462b      	movge	r3, r5
 800b8d0:	1ad2      	subs	r2, r2, r3
 800b8d2:	9204      	str	r2, [sp, #16]
 800b8d4:	9a05      	ldr	r2, [sp, #20]
 800b8d6:	1aed      	subs	r5, r5, r3
 800b8d8:	1ad3      	subs	r3, r2, r3
 800b8da:	9305      	str	r3, [sp, #20]
 800b8dc:	9b07      	ldr	r3, [sp, #28]
 800b8de:	b31b      	cbz	r3, 800b928 <_dtoa_r+0x7a0>
 800b8e0:	9b08      	ldr	r3, [sp, #32]
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	f000 80af 	beq.w	800ba46 <_dtoa_r+0x8be>
 800b8e8:	2e00      	cmp	r6, #0
 800b8ea:	dd13      	ble.n	800b914 <_dtoa_r+0x78c>
 800b8ec:	4639      	mov	r1, r7
 800b8ee:	4632      	mov	r2, r6
 800b8f0:	4620      	mov	r0, r4
 800b8f2:	f001 f9f7 	bl	800cce4 <__pow5mult>
 800b8f6:	ee18 2a10 	vmov	r2, s16
 800b8fa:	4601      	mov	r1, r0
 800b8fc:	4607      	mov	r7, r0
 800b8fe:	4620      	mov	r0, r4
 800b900:	f001 f946 	bl	800cb90 <__multiply>
 800b904:	ee18 1a10 	vmov	r1, s16
 800b908:	4680      	mov	r8, r0
 800b90a:	4620      	mov	r0, r4
 800b90c:	f001 f828 	bl	800c960 <_Bfree>
 800b910:	ee08 8a10 	vmov	s16, r8
 800b914:	9b07      	ldr	r3, [sp, #28]
 800b916:	1b9a      	subs	r2, r3, r6
 800b918:	d006      	beq.n	800b928 <_dtoa_r+0x7a0>
 800b91a:	ee18 1a10 	vmov	r1, s16
 800b91e:	4620      	mov	r0, r4
 800b920:	f001 f9e0 	bl	800cce4 <__pow5mult>
 800b924:	ee08 0a10 	vmov	s16, r0
 800b928:	2101      	movs	r1, #1
 800b92a:	4620      	mov	r0, r4
 800b92c:	f001 f91a 	bl	800cb64 <__i2b>
 800b930:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b932:	2b00      	cmp	r3, #0
 800b934:	4606      	mov	r6, r0
 800b936:	f340 8088 	ble.w	800ba4a <_dtoa_r+0x8c2>
 800b93a:	461a      	mov	r2, r3
 800b93c:	4601      	mov	r1, r0
 800b93e:	4620      	mov	r0, r4
 800b940:	f001 f9d0 	bl	800cce4 <__pow5mult>
 800b944:	9b06      	ldr	r3, [sp, #24]
 800b946:	2b01      	cmp	r3, #1
 800b948:	4606      	mov	r6, r0
 800b94a:	f340 8081 	ble.w	800ba50 <_dtoa_r+0x8c8>
 800b94e:	f04f 0800 	mov.w	r8, #0
 800b952:	6933      	ldr	r3, [r6, #16]
 800b954:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b958:	6918      	ldr	r0, [r3, #16]
 800b95a:	f001 f8b3 	bl	800cac4 <__hi0bits>
 800b95e:	f1c0 0020 	rsb	r0, r0, #32
 800b962:	9b05      	ldr	r3, [sp, #20]
 800b964:	4418      	add	r0, r3
 800b966:	f010 001f 	ands.w	r0, r0, #31
 800b96a:	f000 8092 	beq.w	800ba92 <_dtoa_r+0x90a>
 800b96e:	f1c0 0320 	rsb	r3, r0, #32
 800b972:	2b04      	cmp	r3, #4
 800b974:	f340 808a 	ble.w	800ba8c <_dtoa_r+0x904>
 800b978:	f1c0 001c 	rsb	r0, r0, #28
 800b97c:	9b04      	ldr	r3, [sp, #16]
 800b97e:	4403      	add	r3, r0
 800b980:	9304      	str	r3, [sp, #16]
 800b982:	9b05      	ldr	r3, [sp, #20]
 800b984:	4403      	add	r3, r0
 800b986:	4405      	add	r5, r0
 800b988:	9305      	str	r3, [sp, #20]
 800b98a:	9b04      	ldr	r3, [sp, #16]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	dd07      	ble.n	800b9a0 <_dtoa_r+0x818>
 800b990:	ee18 1a10 	vmov	r1, s16
 800b994:	461a      	mov	r2, r3
 800b996:	4620      	mov	r0, r4
 800b998:	f001 f9fe 	bl	800cd98 <__lshift>
 800b99c:	ee08 0a10 	vmov	s16, r0
 800b9a0:	9b05      	ldr	r3, [sp, #20]
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	dd05      	ble.n	800b9b2 <_dtoa_r+0x82a>
 800b9a6:	4631      	mov	r1, r6
 800b9a8:	461a      	mov	r2, r3
 800b9aa:	4620      	mov	r0, r4
 800b9ac:	f001 f9f4 	bl	800cd98 <__lshift>
 800b9b0:	4606      	mov	r6, r0
 800b9b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d06e      	beq.n	800ba96 <_dtoa_r+0x90e>
 800b9b8:	ee18 0a10 	vmov	r0, s16
 800b9bc:	4631      	mov	r1, r6
 800b9be:	f001 fa5b 	bl	800ce78 <__mcmp>
 800b9c2:	2800      	cmp	r0, #0
 800b9c4:	da67      	bge.n	800ba96 <_dtoa_r+0x90e>
 800b9c6:	9b00      	ldr	r3, [sp, #0]
 800b9c8:	3b01      	subs	r3, #1
 800b9ca:	ee18 1a10 	vmov	r1, s16
 800b9ce:	9300      	str	r3, [sp, #0]
 800b9d0:	220a      	movs	r2, #10
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	4620      	mov	r0, r4
 800b9d6:	f000 ffe5 	bl	800c9a4 <__multadd>
 800b9da:	9b08      	ldr	r3, [sp, #32]
 800b9dc:	ee08 0a10 	vmov	s16, r0
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	f000 81b1 	beq.w	800bd48 <_dtoa_r+0xbc0>
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	4639      	mov	r1, r7
 800b9ea:	220a      	movs	r2, #10
 800b9ec:	4620      	mov	r0, r4
 800b9ee:	f000 ffd9 	bl	800c9a4 <__multadd>
 800b9f2:	9b02      	ldr	r3, [sp, #8]
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	4607      	mov	r7, r0
 800b9f8:	f300 808e 	bgt.w	800bb18 <_dtoa_r+0x990>
 800b9fc:	9b06      	ldr	r3, [sp, #24]
 800b9fe:	2b02      	cmp	r3, #2
 800ba00:	dc51      	bgt.n	800baa6 <_dtoa_r+0x91e>
 800ba02:	e089      	b.n	800bb18 <_dtoa_r+0x990>
 800ba04:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ba06:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ba0a:	e74b      	b.n	800b8a4 <_dtoa_r+0x71c>
 800ba0c:	9b03      	ldr	r3, [sp, #12]
 800ba0e:	1e5e      	subs	r6, r3, #1
 800ba10:	9b07      	ldr	r3, [sp, #28]
 800ba12:	42b3      	cmp	r3, r6
 800ba14:	bfbf      	itttt	lt
 800ba16:	9b07      	ldrlt	r3, [sp, #28]
 800ba18:	9607      	strlt	r6, [sp, #28]
 800ba1a:	1af2      	sublt	r2, r6, r3
 800ba1c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ba1e:	bfb6      	itet	lt
 800ba20:	189b      	addlt	r3, r3, r2
 800ba22:	1b9e      	subge	r6, r3, r6
 800ba24:	930a      	strlt	r3, [sp, #40]	; 0x28
 800ba26:	9b03      	ldr	r3, [sp, #12]
 800ba28:	bfb8      	it	lt
 800ba2a:	2600      	movlt	r6, #0
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	bfb7      	itett	lt
 800ba30:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800ba34:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800ba38:	1a9d      	sublt	r5, r3, r2
 800ba3a:	2300      	movlt	r3, #0
 800ba3c:	e734      	b.n	800b8a8 <_dtoa_r+0x720>
 800ba3e:	9e07      	ldr	r6, [sp, #28]
 800ba40:	9d04      	ldr	r5, [sp, #16]
 800ba42:	9f08      	ldr	r7, [sp, #32]
 800ba44:	e73b      	b.n	800b8be <_dtoa_r+0x736>
 800ba46:	9a07      	ldr	r2, [sp, #28]
 800ba48:	e767      	b.n	800b91a <_dtoa_r+0x792>
 800ba4a:	9b06      	ldr	r3, [sp, #24]
 800ba4c:	2b01      	cmp	r3, #1
 800ba4e:	dc18      	bgt.n	800ba82 <_dtoa_r+0x8fa>
 800ba50:	f1ba 0f00 	cmp.w	sl, #0
 800ba54:	d115      	bne.n	800ba82 <_dtoa_r+0x8fa>
 800ba56:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ba5a:	b993      	cbnz	r3, 800ba82 <_dtoa_r+0x8fa>
 800ba5c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ba60:	0d1b      	lsrs	r3, r3, #20
 800ba62:	051b      	lsls	r3, r3, #20
 800ba64:	b183      	cbz	r3, 800ba88 <_dtoa_r+0x900>
 800ba66:	9b04      	ldr	r3, [sp, #16]
 800ba68:	3301      	adds	r3, #1
 800ba6a:	9304      	str	r3, [sp, #16]
 800ba6c:	9b05      	ldr	r3, [sp, #20]
 800ba6e:	3301      	adds	r3, #1
 800ba70:	9305      	str	r3, [sp, #20]
 800ba72:	f04f 0801 	mov.w	r8, #1
 800ba76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	f47f af6a 	bne.w	800b952 <_dtoa_r+0x7ca>
 800ba7e:	2001      	movs	r0, #1
 800ba80:	e76f      	b.n	800b962 <_dtoa_r+0x7da>
 800ba82:	f04f 0800 	mov.w	r8, #0
 800ba86:	e7f6      	b.n	800ba76 <_dtoa_r+0x8ee>
 800ba88:	4698      	mov	r8, r3
 800ba8a:	e7f4      	b.n	800ba76 <_dtoa_r+0x8ee>
 800ba8c:	f43f af7d 	beq.w	800b98a <_dtoa_r+0x802>
 800ba90:	4618      	mov	r0, r3
 800ba92:	301c      	adds	r0, #28
 800ba94:	e772      	b.n	800b97c <_dtoa_r+0x7f4>
 800ba96:	9b03      	ldr	r3, [sp, #12]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	dc37      	bgt.n	800bb0c <_dtoa_r+0x984>
 800ba9c:	9b06      	ldr	r3, [sp, #24]
 800ba9e:	2b02      	cmp	r3, #2
 800baa0:	dd34      	ble.n	800bb0c <_dtoa_r+0x984>
 800baa2:	9b03      	ldr	r3, [sp, #12]
 800baa4:	9302      	str	r3, [sp, #8]
 800baa6:	9b02      	ldr	r3, [sp, #8]
 800baa8:	b96b      	cbnz	r3, 800bac6 <_dtoa_r+0x93e>
 800baaa:	4631      	mov	r1, r6
 800baac:	2205      	movs	r2, #5
 800baae:	4620      	mov	r0, r4
 800bab0:	f000 ff78 	bl	800c9a4 <__multadd>
 800bab4:	4601      	mov	r1, r0
 800bab6:	4606      	mov	r6, r0
 800bab8:	ee18 0a10 	vmov	r0, s16
 800babc:	f001 f9dc 	bl	800ce78 <__mcmp>
 800bac0:	2800      	cmp	r0, #0
 800bac2:	f73f adbb 	bgt.w	800b63c <_dtoa_r+0x4b4>
 800bac6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bac8:	9d01      	ldr	r5, [sp, #4]
 800baca:	43db      	mvns	r3, r3
 800bacc:	9300      	str	r3, [sp, #0]
 800bace:	f04f 0800 	mov.w	r8, #0
 800bad2:	4631      	mov	r1, r6
 800bad4:	4620      	mov	r0, r4
 800bad6:	f000 ff43 	bl	800c960 <_Bfree>
 800bada:	2f00      	cmp	r7, #0
 800badc:	f43f aea4 	beq.w	800b828 <_dtoa_r+0x6a0>
 800bae0:	f1b8 0f00 	cmp.w	r8, #0
 800bae4:	d005      	beq.n	800baf2 <_dtoa_r+0x96a>
 800bae6:	45b8      	cmp	r8, r7
 800bae8:	d003      	beq.n	800baf2 <_dtoa_r+0x96a>
 800baea:	4641      	mov	r1, r8
 800baec:	4620      	mov	r0, r4
 800baee:	f000 ff37 	bl	800c960 <_Bfree>
 800baf2:	4639      	mov	r1, r7
 800baf4:	4620      	mov	r0, r4
 800baf6:	f000 ff33 	bl	800c960 <_Bfree>
 800bafa:	e695      	b.n	800b828 <_dtoa_r+0x6a0>
 800bafc:	2600      	movs	r6, #0
 800bafe:	4637      	mov	r7, r6
 800bb00:	e7e1      	b.n	800bac6 <_dtoa_r+0x93e>
 800bb02:	9700      	str	r7, [sp, #0]
 800bb04:	4637      	mov	r7, r6
 800bb06:	e599      	b.n	800b63c <_dtoa_r+0x4b4>
 800bb08:	40240000 	.word	0x40240000
 800bb0c:	9b08      	ldr	r3, [sp, #32]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	f000 80ca 	beq.w	800bca8 <_dtoa_r+0xb20>
 800bb14:	9b03      	ldr	r3, [sp, #12]
 800bb16:	9302      	str	r3, [sp, #8]
 800bb18:	2d00      	cmp	r5, #0
 800bb1a:	dd05      	ble.n	800bb28 <_dtoa_r+0x9a0>
 800bb1c:	4639      	mov	r1, r7
 800bb1e:	462a      	mov	r2, r5
 800bb20:	4620      	mov	r0, r4
 800bb22:	f001 f939 	bl	800cd98 <__lshift>
 800bb26:	4607      	mov	r7, r0
 800bb28:	f1b8 0f00 	cmp.w	r8, #0
 800bb2c:	d05b      	beq.n	800bbe6 <_dtoa_r+0xa5e>
 800bb2e:	6879      	ldr	r1, [r7, #4]
 800bb30:	4620      	mov	r0, r4
 800bb32:	f000 fed5 	bl	800c8e0 <_Balloc>
 800bb36:	4605      	mov	r5, r0
 800bb38:	b928      	cbnz	r0, 800bb46 <_dtoa_r+0x9be>
 800bb3a:	4b87      	ldr	r3, [pc, #540]	; (800bd58 <_dtoa_r+0xbd0>)
 800bb3c:	4602      	mov	r2, r0
 800bb3e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800bb42:	f7ff bb3b 	b.w	800b1bc <_dtoa_r+0x34>
 800bb46:	693a      	ldr	r2, [r7, #16]
 800bb48:	3202      	adds	r2, #2
 800bb4a:	0092      	lsls	r2, r2, #2
 800bb4c:	f107 010c 	add.w	r1, r7, #12
 800bb50:	300c      	adds	r0, #12
 800bb52:	f7fd fc4b 	bl	80093ec <memcpy>
 800bb56:	2201      	movs	r2, #1
 800bb58:	4629      	mov	r1, r5
 800bb5a:	4620      	mov	r0, r4
 800bb5c:	f001 f91c 	bl	800cd98 <__lshift>
 800bb60:	9b01      	ldr	r3, [sp, #4]
 800bb62:	f103 0901 	add.w	r9, r3, #1
 800bb66:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800bb6a:	4413      	add	r3, r2
 800bb6c:	9305      	str	r3, [sp, #20]
 800bb6e:	f00a 0301 	and.w	r3, sl, #1
 800bb72:	46b8      	mov	r8, r7
 800bb74:	9304      	str	r3, [sp, #16]
 800bb76:	4607      	mov	r7, r0
 800bb78:	4631      	mov	r1, r6
 800bb7a:	ee18 0a10 	vmov	r0, s16
 800bb7e:	f7ff fa75 	bl	800b06c <quorem>
 800bb82:	4641      	mov	r1, r8
 800bb84:	9002      	str	r0, [sp, #8]
 800bb86:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800bb8a:	ee18 0a10 	vmov	r0, s16
 800bb8e:	f001 f973 	bl	800ce78 <__mcmp>
 800bb92:	463a      	mov	r2, r7
 800bb94:	9003      	str	r0, [sp, #12]
 800bb96:	4631      	mov	r1, r6
 800bb98:	4620      	mov	r0, r4
 800bb9a:	f001 f989 	bl	800ceb0 <__mdiff>
 800bb9e:	68c2      	ldr	r2, [r0, #12]
 800bba0:	f109 3bff 	add.w	fp, r9, #4294967295
 800bba4:	4605      	mov	r5, r0
 800bba6:	bb02      	cbnz	r2, 800bbea <_dtoa_r+0xa62>
 800bba8:	4601      	mov	r1, r0
 800bbaa:	ee18 0a10 	vmov	r0, s16
 800bbae:	f001 f963 	bl	800ce78 <__mcmp>
 800bbb2:	4602      	mov	r2, r0
 800bbb4:	4629      	mov	r1, r5
 800bbb6:	4620      	mov	r0, r4
 800bbb8:	9207      	str	r2, [sp, #28]
 800bbba:	f000 fed1 	bl	800c960 <_Bfree>
 800bbbe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800bbc2:	ea43 0102 	orr.w	r1, r3, r2
 800bbc6:	9b04      	ldr	r3, [sp, #16]
 800bbc8:	430b      	orrs	r3, r1
 800bbca:	464d      	mov	r5, r9
 800bbcc:	d10f      	bne.n	800bbee <_dtoa_r+0xa66>
 800bbce:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bbd2:	d02a      	beq.n	800bc2a <_dtoa_r+0xaa2>
 800bbd4:	9b03      	ldr	r3, [sp, #12]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	dd02      	ble.n	800bbe0 <_dtoa_r+0xa58>
 800bbda:	9b02      	ldr	r3, [sp, #8]
 800bbdc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800bbe0:	f88b a000 	strb.w	sl, [fp]
 800bbe4:	e775      	b.n	800bad2 <_dtoa_r+0x94a>
 800bbe6:	4638      	mov	r0, r7
 800bbe8:	e7ba      	b.n	800bb60 <_dtoa_r+0x9d8>
 800bbea:	2201      	movs	r2, #1
 800bbec:	e7e2      	b.n	800bbb4 <_dtoa_r+0xa2c>
 800bbee:	9b03      	ldr	r3, [sp, #12]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	db04      	blt.n	800bbfe <_dtoa_r+0xa76>
 800bbf4:	9906      	ldr	r1, [sp, #24]
 800bbf6:	430b      	orrs	r3, r1
 800bbf8:	9904      	ldr	r1, [sp, #16]
 800bbfa:	430b      	orrs	r3, r1
 800bbfc:	d122      	bne.n	800bc44 <_dtoa_r+0xabc>
 800bbfe:	2a00      	cmp	r2, #0
 800bc00:	ddee      	ble.n	800bbe0 <_dtoa_r+0xa58>
 800bc02:	ee18 1a10 	vmov	r1, s16
 800bc06:	2201      	movs	r2, #1
 800bc08:	4620      	mov	r0, r4
 800bc0a:	f001 f8c5 	bl	800cd98 <__lshift>
 800bc0e:	4631      	mov	r1, r6
 800bc10:	ee08 0a10 	vmov	s16, r0
 800bc14:	f001 f930 	bl	800ce78 <__mcmp>
 800bc18:	2800      	cmp	r0, #0
 800bc1a:	dc03      	bgt.n	800bc24 <_dtoa_r+0xa9c>
 800bc1c:	d1e0      	bne.n	800bbe0 <_dtoa_r+0xa58>
 800bc1e:	f01a 0f01 	tst.w	sl, #1
 800bc22:	d0dd      	beq.n	800bbe0 <_dtoa_r+0xa58>
 800bc24:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bc28:	d1d7      	bne.n	800bbda <_dtoa_r+0xa52>
 800bc2a:	2339      	movs	r3, #57	; 0x39
 800bc2c:	f88b 3000 	strb.w	r3, [fp]
 800bc30:	462b      	mov	r3, r5
 800bc32:	461d      	mov	r5, r3
 800bc34:	3b01      	subs	r3, #1
 800bc36:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bc3a:	2a39      	cmp	r2, #57	; 0x39
 800bc3c:	d071      	beq.n	800bd22 <_dtoa_r+0xb9a>
 800bc3e:	3201      	adds	r2, #1
 800bc40:	701a      	strb	r2, [r3, #0]
 800bc42:	e746      	b.n	800bad2 <_dtoa_r+0x94a>
 800bc44:	2a00      	cmp	r2, #0
 800bc46:	dd07      	ble.n	800bc58 <_dtoa_r+0xad0>
 800bc48:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bc4c:	d0ed      	beq.n	800bc2a <_dtoa_r+0xaa2>
 800bc4e:	f10a 0301 	add.w	r3, sl, #1
 800bc52:	f88b 3000 	strb.w	r3, [fp]
 800bc56:	e73c      	b.n	800bad2 <_dtoa_r+0x94a>
 800bc58:	9b05      	ldr	r3, [sp, #20]
 800bc5a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800bc5e:	4599      	cmp	r9, r3
 800bc60:	d047      	beq.n	800bcf2 <_dtoa_r+0xb6a>
 800bc62:	ee18 1a10 	vmov	r1, s16
 800bc66:	2300      	movs	r3, #0
 800bc68:	220a      	movs	r2, #10
 800bc6a:	4620      	mov	r0, r4
 800bc6c:	f000 fe9a 	bl	800c9a4 <__multadd>
 800bc70:	45b8      	cmp	r8, r7
 800bc72:	ee08 0a10 	vmov	s16, r0
 800bc76:	f04f 0300 	mov.w	r3, #0
 800bc7a:	f04f 020a 	mov.w	r2, #10
 800bc7e:	4641      	mov	r1, r8
 800bc80:	4620      	mov	r0, r4
 800bc82:	d106      	bne.n	800bc92 <_dtoa_r+0xb0a>
 800bc84:	f000 fe8e 	bl	800c9a4 <__multadd>
 800bc88:	4680      	mov	r8, r0
 800bc8a:	4607      	mov	r7, r0
 800bc8c:	f109 0901 	add.w	r9, r9, #1
 800bc90:	e772      	b.n	800bb78 <_dtoa_r+0x9f0>
 800bc92:	f000 fe87 	bl	800c9a4 <__multadd>
 800bc96:	4639      	mov	r1, r7
 800bc98:	4680      	mov	r8, r0
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	220a      	movs	r2, #10
 800bc9e:	4620      	mov	r0, r4
 800bca0:	f000 fe80 	bl	800c9a4 <__multadd>
 800bca4:	4607      	mov	r7, r0
 800bca6:	e7f1      	b.n	800bc8c <_dtoa_r+0xb04>
 800bca8:	9b03      	ldr	r3, [sp, #12]
 800bcaa:	9302      	str	r3, [sp, #8]
 800bcac:	9d01      	ldr	r5, [sp, #4]
 800bcae:	ee18 0a10 	vmov	r0, s16
 800bcb2:	4631      	mov	r1, r6
 800bcb4:	f7ff f9da 	bl	800b06c <quorem>
 800bcb8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800bcbc:	9b01      	ldr	r3, [sp, #4]
 800bcbe:	f805 ab01 	strb.w	sl, [r5], #1
 800bcc2:	1aea      	subs	r2, r5, r3
 800bcc4:	9b02      	ldr	r3, [sp, #8]
 800bcc6:	4293      	cmp	r3, r2
 800bcc8:	dd09      	ble.n	800bcde <_dtoa_r+0xb56>
 800bcca:	ee18 1a10 	vmov	r1, s16
 800bcce:	2300      	movs	r3, #0
 800bcd0:	220a      	movs	r2, #10
 800bcd2:	4620      	mov	r0, r4
 800bcd4:	f000 fe66 	bl	800c9a4 <__multadd>
 800bcd8:	ee08 0a10 	vmov	s16, r0
 800bcdc:	e7e7      	b.n	800bcae <_dtoa_r+0xb26>
 800bcde:	9b02      	ldr	r3, [sp, #8]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	bfc8      	it	gt
 800bce4:	461d      	movgt	r5, r3
 800bce6:	9b01      	ldr	r3, [sp, #4]
 800bce8:	bfd8      	it	le
 800bcea:	2501      	movle	r5, #1
 800bcec:	441d      	add	r5, r3
 800bcee:	f04f 0800 	mov.w	r8, #0
 800bcf2:	ee18 1a10 	vmov	r1, s16
 800bcf6:	2201      	movs	r2, #1
 800bcf8:	4620      	mov	r0, r4
 800bcfa:	f001 f84d 	bl	800cd98 <__lshift>
 800bcfe:	4631      	mov	r1, r6
 800bd00:	ee08 0a10 	vmov	s16, r0
 800bd04:	f001 f8b8 	bl	800ce78 <__mcmp>
 800bd08:	2800      	cmp	r0, #0
 800bd0a:	dc91      	bgt.n	800bc30 <_dtoa_r+0xaa8>
 800bd0c:	d102      	bne.n	800bd14 <_dtoa_r+0xb8c>
 800bd0e:	f01a 0f01 	tst.w	sl, #1
 800bd12:	d18d      	bne.n	800bc30 <_dtoa_r+0xaa8>
 800bd14:	462b      	mov	r3, r5
 800bd16:	461d      	mov	r5, r3
 800bd18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bd1c:	2a30      	cmp	r2, #48	; 0x30
 800bd1e:	d0fa      	beq.n	800bd16 <_dtoa_r+0xb8e>
 800bd20:	e6d7      	b.n	800bad2 <_dtoa_r+0x94a>
 800bd22:	9a01      	ldr	r2, [sp, #4]
 800bd24:	429a      	cmp	r2, r3
 800bd26:	d184      	bne.n	800bc32 <_dtoa_r+0xaaa>
 800bd28:	9b00      	ldr	r3, [sp, #0]
 800bd2a:	3301      	adds	r3, #1
 800bd2c:	9300      	str	r3, [sp, #0]
 800bd2e:	2331      	movs	r3, #49	; 0x31
 800bd30:	7013      	strb	r3, [r2, #0]
 800bd32:	e6ce      	b.n	800bad2 <_dtoa_r+0x94a>
 800bd34:	4b09      	ldr	r3, [pc, #36]	; (800bd5c <_dtoa_r+0xbd4>)
 800bd36:	f7ff ba95 	b.w	800b264 <_dtoa_r+0xdc>
 800bd3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	f47f aa6e 	bne.w	800b21e <_dtoa_r+0x96>
 800bd42:	4b07      	ldr	r3, [pc, #28]	; (800bd60 <_dtoa_r+0xbd8>)
 800bd44:	f7ff ba8e 	b.w	800b264 <_dtoa_r+0xdc>
 800bd48:	9b02      	ldr	r3, [sp, #8]
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	dcae      	bgt.n	800bcac <_dtoa_r+0xb24>
 800bd4e:	9b06      	ldr	r3, [sp, #24]
 800bd50:	2b02      	cmp	r3, #2
 800bd52:	f73f aea8 	bgt.w	800baa6 <_dtoa_r+0x91e>
 800bd56:	e7a9      	b.n	800bcac <_dtoa_r+0xb24>
 800bd58:	0800e0ac 	.word	0x0800e0ac
 800bd5c:	0800de70 	.word	0x0800de70
 800bd60:	0800e02d 	.word	0x0800e02d

0800bd64 <__sflush_r>:
 800bd64:	898a      	ldrh	r2, [r1, #12]
 800bd66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd6a:	4605      	mov	r5, r0
 800bd6c:	0710      	lsls	r0, r2, #28
 800bd6e:	460c      	mov	r4, r1
 800bd70:	d458      	bmi.n	800be24 <__sflush_r+0xc0>
 800bd72:	684b      	ldr	r3, [r1, #4]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	dc05      	bgt.n	800bd84 <__sflush_r+0x20>
 800bd78:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	dc02      	bgt.n	800bd84 <__sflush_r+0x20>
 800bd7e:	2000      	movs	r0, #0
 800bd80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bd86:	2e00      	cmp	r6, #0
 800bd88:	d0f9      	beq.n	800bd7e <__sflush_r+0x1a>
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bd90:	682f      	ldr	r7, [r5, #0]
 800bd92:	602b      	str	r3, [r5, #0]
 800bd94:	d032      	beq.n	800bdfc <__sflush_r+0x98>
 800bd96:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bd98:	89a3      	ldrh	r3, [r4, #12]
 800bd9a:	075a      	lsls	r2, r3, #29
 800bd9c:	d505      	bpl.n	800bdaa <__sflush_r+0x46>
 800bd9e:	6863      	ldr	r3, [r4, #4]
 800bda0:	1ac0      	subs	r0, r0, r3
 800bda2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bda4:	b10b      	cbz	r3, 800bdaa <__sflush_r+0x46>
 800bda6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bda8:	1ac0      	subs	r0, r0, r3
 800bdaa:	2300      	movs	r3, #0
 800bdac:	4602      	mov	r2, r0
 800bdae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bdb0:	6a21      	ldr	r1, [r4, #32]
 800bdb2:	4628      	mov	r0, r5
 800bdb4:	47b0      	blx	r6
 800bdb6:	1c43      	adds	r3, r0, #1
 800bdb8:	89a3      	ldrh	r3, [r4, #12]
 800bdba:	d106      	bne.n	800bdca <__sflush_r+0x66>
 800bdbc:	6829      	ldr	r1, [r5, #0]
 800bdbe:	291d      	cmp	r1, #29
 800bdc0:	d82c      	bhi.n	800be1c <__sflush_r+0xb8>
 800bdc2:	4a2a      	ldr	r2, [pc, #168]	; (800be6c <__sflush_r+0x108>)
 800bdc4:	40ca      	lsrs	r2, r1
 800bdc6:	07d6      	lsls	r6, r2, #31
 800bdc8:	d528      	bpl.n	800be1c <__sflush_r+0xb8>
 800bdca:	2200      	movs	r2, #0
 800bdcc:	6062      	str	r2, [r4, #4]
 800bdce:	04d9      	lsls	r1, r3, #19
 800bdd0:	6922      	ldr	r2, [r4, #16]
 800bdd2:	6022      	str	r2, [r4, #0]
 800bdd4:	d504      	bpl.n	800bde0 <__sflush_r+0x7c>
 800bdd6:	1c42      	adds	r2, r0, #1
 800bdd8:	d101      	bne.n	800bdde <__sflush_r+0x7a>
 800bdda:	682b      	ldr	r3, [r5, #0]
 800bddc:	b903      	cbnz	r3, 800bde0 <__sflush_r+0x7c>
 800bdde:	6560      	str	r0, [r4, #84]	; 0x54
 800bde0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bde2:	602f      	str	r7, [r5, #0]
 800bde4:	2900      	cmp	r1, #0
 800bde6:	d0ca      	beq.n	800bd7e <__sflush_r+0x1a>
 800bde8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bdec:	4299      	cmp	r1, r3
 800bdee:	d002      	beq.n	800bdf6 <__sflush_r+0x92>
 800bdf0:	4628      	mov	r0, r5
 800bdf2:	f001 fa4d 	bl	800d290 <_free_r>
 800bdf6:	2000      	movs	r0, #0
 800bdf8:	6360      	str	r0, [r4, #52]	; 0x34
 800bdfa:	e7c1      	b.n	800bd80 <__sflush_r+0x1c>
 800bdfc:	6a21      	ldr	r1, [r4, #32]
 800bdfe:	2301      	movs	r3, #1
 800be00:	4628      	mov	r0, r5
 800be02:	47b0      	blx	r6
 800be04:	1c41      	adds	r1, r0, #1
 800be06:	d1c7      	bne.n	800bd98 <__sflush_r+0x34>
 800be08:	682b      	ldr	r3, [r5, #0]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d0c4      	beq.n	800bd98 <__sflush_r+0x34>
 800be0e:	2b1d      	cmp	r3, #29
 800be10:	d001      	beq.n	800be16 <__sflush_r+0xb2>
 800be12:	2b16      	cmp	r3, #22
 800be14:	d101      	bne.n	800be1a <__sflush_r+0xb6>
 800be16:	602f      	str	r7, [r5, #0]
 800be18:	e7b1      	b.n	800bd7e <__sflush_r+0x1a>
 800be1a:	89a3      	ldrh	r3, [r4, #12]
 800be1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be20:	81a3      	strh	r3, [r4, #12]
 800be22:	e7ad      	b.n	800bd80 <__sflush_r+0x1c>
 800be24:	690f      	ldr	r7, [r1, #16]
 800be26:	2f00      	cmp	r7, #0
 800be28:	d0a9      	beq.n	800bd7e <__sflush_r+0x1a>
 800be2a:	0793      	lsls	r3, r2, #30
 800be2c:	680e      	ldr	r6, [r1, #0]
 800be2e:	bf08      	it	eq
 800be30:	694b      	ldreq	r3, [r1, #20]
 800be32:	600f      	str	r7, [r1, #0]
 800be34:	bf18      	it	ne
 800be36:	2300      	movne	r3, #0
 800be38:	eba6 0807 	sub.w	r8, r6, r7
 800be3c:	608b      	str	r3, [r1, #8]
 800be3e:	f1b8 0f00 	cmp.w	r8, #0
 800be42:	dd9c      	ble.n	800bd7e <__sflush_r+0x1a>
 800be44:	6a21      	ldr	r1, [r4, #32]
 800be46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800be48:	4643      	mov	r3, r8
 800be4a:	463a      	mov	r2, r7
 800be4c:	4628      	mov	r0, r5
 800be4e:	47b0      	blx	r6
 800be50:	2800      	cmp	r0, #0
 800be52:	dc06      	bgt.n	800be62 <__sflush_r+0xfe>
 800be54:	89a3      	ldrh	r3, [r4, #12]
 800be56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be5a:	81a3      	strh	r3, [r4, #12]
 800be5c:	f04f 30ff 	mov.w	r0, #4294967295
 800be60:	e78e      	b.n	800bd80 <__sflush_r+0x1c>
 800be62:	4407      	add	r7, r0
 800be64:	eba8 0800 	sub.w	r8, r8, r0
 800be68:	e7e9      	b.n	800be3e <__sflush_r+0xda>
 800be6a:	bf00      	nop
 800be6c:	20400001 	.word	0x20400001

0800be70 <_fflush_r>:
 800be70:	b538      	push	{r3, r4, r5, lr}
 800be72:	690b      	ldr	r3, [r1, #16]
 800be74:	4605      	mov	r5, r0
 800be76:	460c      	mov	r4, r1
 800be78:	b913      	cbnz	r3, 800be80 <_fflush_r+0x10>
 800be7a:	2500      	movs	r5, #0
 800be7c:	4628      	mov	r0, r5
 800be7e:	bd38      	pop	{r3, r4, r5, pc}
 800be80:	b118      	cbz	r0, 800be8a <_fflush_r+0x1a>
 800be82:	6983      	ldr	r3, [r0, #24]
 800be84:	b90b      	cbnz	r3, 800be8a <_fflush_r+0x1a>
 800be86:	f000 f887 	bl	800bf98 <__sinit>
 800be8a:	4b14      	ldr	r3, [pc, #80]	; (800bedc <_fflush_r+0x6c>)
 800be8c:	429c      	cmp	r4, r3
 800be8e:	d11b      	bne.n	800bec8 <_fflush_r+0x58>
 800be90:	686c      	ldr	r4, [r5, #4]
 800be92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be96:	2b00      	cmp	r3, #0
 800be98:	d0ef      	beq.n	800be7a <_fflush_r+0xa>
 800be9a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800be9c:	07d0      	lsls	r0, r2, #31
 800be9e:	d404      	bmi.n	800beaa <_fflush_r+0x3a>
 800bea0:	0599      	lsls	r1, r3, #22
 800bea2:	d402      	bmi.n	800beaa <_fflush_r+0x3a>
 800bea4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bea6:	f000 fc9a 	bl	800c7de <__retarget_lock_acquire_recursive>
 800beaa:	4628      	mov	r0, r5
 800beac:	4621      	mov	r1, r4
 800beae:	f7ff ff59 	bl	800bd64 <__sflush_r>
 800beb2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800beb4:	07da      	lsls	r2, r3, #31
 800beb6:	4605      	mov	r5, r0
 800beb8:	d4e0      	bmi.n	800be7c <_fflush_r+0xc>
 800beba:	89a3      	ldrh	r3, [r4, #12]
 800bebc:	059b      	lsls	r3, r3, #22
 800bebe:	d4dd      	bmi.n	800be7c <_fflush_r+0xc>
 800bec0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bec2:	f000 fc8d 	bl	800c7e0 <__retarget_lock_release_recursive>
 800bec6:	e7d9      	b.n	800be7c <_fflush_r+0xc>
 800bec8:	4b05      	ldr	r3, [pc, #20]	; (800bee0 <_fflush_r+0x70>)
 800beca:	429c      	cmp	r4, r3
 800becc:	d101      	bne.n	800bed2 <_fflush_r+0x62>
 800bece:	68ac      	ldr	r4, [r5, #8]
 800bed0:	e7df      	b.n	800be92 <_fflush_r+0x22>
 800bed2:	4b04      	ldr	r3, [pc, #16]	; (800bee4 <_fflush_r+0x74>)
 800bed4:	429c      	cmp	r4, r3
 800bed6:	bf08      	it	eq
 800bed8:	68ec      	ldreq	r4, [r5, #12]
 800beda:	e7da      	b.n	800be92 <_fflush_r+0x22>
 800bedc:	0800e0e0 	.word	0x0800e0e0
 800bee0:	0800e100 	.word	0x0800e100
 800bee4:	0800e0c0 	.word	0x0800e0c0

0800bee8 <std>:
 800bee8:	2300      	movs	r3, #0
 800beea:	b510      	push	{r4, lr}
 800beec:	4604      	mov	r4, r0
 800beee:	e9c0 3300 	strd	r3, r3, [r0]
 800bef2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bef6:	6083      	str	r3, [r0, #8]
 800bef8:	8181      	strh	r1, [r0, #12]
 800befa:	6643      	str	r3, [r0, #100]	; 0x64
 800befc:	81c2      	strh	r2, [r0, #14]
 800befe:	6183      	str	r3, [r0, #24]
 800bf00:	4619      	mov	r1, r3
 800bf02:	2208      	movs	r2, #8
 800bf04:	305c      	adds	r0, #92	; 0x5c
 800bf06:	f7fd fa7f 	bl	8009408 <memset>
 800bf0a:	4b05      	ldr	r3, [pc, #20]	; (800bf20 <std+0x38>)
 800bf0c:	6263      	str	r3, [r4, #36]	; 0x24
 800bf0e:	4b05      	ldr	r3, [pc, #20]	; (800bf24 <std+0x3c>)
 800bf10:	62a3      	str	r3, [r4, #40]	; 0x28
 800bf12:	4b05      	ldr	r3, [pc, #20]	; (800bf28 <std+0x40>)
 800bf14:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bf16:	4b05      	ldr	r3, [pc, #20]	; (800bf2c <std+0x44>)
 800bf18:	6224      	str	r4, [r4, #32]
 800bf1a:	6323      	str	r3, [r4, #48]	; 0x30
 800bf1c:	bd10      	pop	{r4, pc}
 800bf1e:	bf00      	nop
 800bf20:	0800d9f1 	.word	0x0800d9f1
 800bf24:	0800da13 	.word	0x0800da13
 800bf28:	0800da4b 	.word	0x0800da4b
 800bf2c:	0800da6f 	.word	0x0800da6f

0800bf30 <_cleanup_r>:
 800bf30:	4901      	ldr	r1, [pc, #4]	; (800bf38 <_cleanup_r+0x8>)
 800bf32:	f000 b8c1 	b.w	800c0b8 <_fwalk_reent>
 800bf36:	bf00      	nop
 800bf38:	0800be71 	.word	0x0800be71

0800bf3c <__sfmoreglue>:
 800bf3c:	b570      	push	{r4, r5, r6, lr}
 800bf3e:	2268      	movs	r2, #104	; 0x68
 800bf40:	1e4d      	subs	r5, r1, #1
 800bf42:	4355      	muls	r5, r2
 800bf44:	460e      	mov	r6, r1
 800bf46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bf4a:	f001 fa0d 	bl	800d368 <_malloc_r>
 800bf4e:	4604      	mov	r4, r0
 800bf50:	b140      	cbz	r0, 800bf64 <__sfmoreglue+0x28>
 800bf52:	2100      	movs	r1, #0
 800bf54:	e9c0 1600 	strd	r1, r6, [r0]
 800bf58:	300c      	adds	r0, #12
 800bf5a:	60a0      	str	r0, [r4, #8]
 800bf5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bf60:	f7fd fa52 	bl	8009408 <memset>
 800bf64:	4620      	mov	r0, r4
 800bf66:	bd70      	pop	{r4, r5, r6, pc}

0800bf68 <__sfp_lock_acquire>:
 800bf68:	4801      	ldr	r0, [pc, #4]	; (800bf70 <__sfp_lock_acquire+0x8>)
 800bf6a:	f000 bc38 	b.w	800c7de <__retarget_lock_acquire_recursive>
 800bf6e:	bf00      	nop
 800bf70:	2000093d 	.word	0x2000093d

0800bf74 <__sfp_lock_release>:
 800bf74:	4801      	ldr	r0, [pc, #4]	; (800bf7c <__sfp_lock_release+0x8>)
 800bf76:	f000 bc33 	b.w	800c7e0 <__retarget_lock_release_recursive>
 800bf7a:	bf00      	nop
 800bf7c:	2000093d 	.word	0x2000093d

0800bf80 <__sinit_lock_acquire>:
 800bf80:	4801      	ldr	r0, [pc, #4]	; (800bf88 <__sinit_lock_acquire+0x8>)
 800bf82:	f000 bc2c 	b.w	800c7de <__retarget_lock_acquire_recursive>
 800bf86:	bf00      	nop
 800bf88:	2000093e 	.word	0x2000093e

0800bf8c <__sinit_lock_release>:
 800bf8c:	4801      	ldr	r0, [pc, #4]	; (800bf94 <__sinit_lock_release+0x8>)
 800bf8e:	f000 bc27 	b.w	800c7e0 <__retarget_lock_release_recursive>
 800bf92:	bf00      	nop
 800bf94:	2000093e 	.word	0x2000093e

0800bf98 <__sinit>:
 800bf98:	b510      	push	{r4, lr}
 800bf9a:	4604      	mov	r4, r0
 800bf9c:	f7ff fff0 	bl	800bf80 <__sinit_lock_acquire>
 800bfa0:	69a3      	ldr	r3, [r4, #24]
 800bfa2:	b11b      	cbz	r3, 800bfac <__sinit+0x14>
 800bfa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfa8:	f7ff bff0 	b.w	800bf8c <__sinit_lock_release>
 800bfac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bfb0:	6523      	str	r3, [r4, #80]	; 0x50
 800bfb2:	4b13      	ldr	r3, [pc, #76]	; (800c000 <__sinit+0x68>)
 800bfb4:	4a13      	ldr	r2, [pc, #76]	; (800c004 <__sinit+0x6c>)
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	62a2      	str	r2, [r4, #40]	; 0x28
 800bfba:	42a3      	cmp	r3, r4
 800bfbc:	bf04      	itt	eq
 800bfbe:	2301      	moveq	r3, #1
 800bfc0:	61a3      	streq	r3, [r4, #24]
 800bfc2:	4620      	mov	r0, r4
 800bfc4:	f000 f820 	bl	800c008 <__sfp>
 800bfc8:	6060      	str	r0, [r4, #4]
 800bfca:	4620      	mov	r0, r4
 800bfcc:	f000 f81c 	bl	800c008 <__sfp>
 800bfd0:	60a0      	str	r0, [r4, #8]
 800bfd2:	4620      	mov	r0, r4
 800bfd4:	f000 f818 	bl	800c008 <__sfp>
 800bfd8:	2200      	movs	r2, #0
 800bfda:	60e0      	str	r0, [r4, #12]
 800bfdc:	2104      	movs	r1, #4
 800bfde:	6860      	ldr	r0, [r4, #4]
 800bfe0:	f7ff ff82 	bl	800bee8 <std>
 800bfe4:	68a0      	ldr	r0, [r4, #8]
 800bfe6:	2201      	movs	r2, #1
 800bfe8:	2109      	movs	r1, #9
 800bfea:	f7ff ff7d 	bl	800bee8 <std>
 800bfee:	68e0      	ldr	r0, [r4, #12]
 800bff0:	2202      	movs	r2, #2
 800bff2:	2112      	movs	r1, #18
 800bff4:	f7ff ff78 	bl	800bee8 <std>
 800bff8:	2301      	movs	r3, #1
 800bffa:	61a3      	str	r3, [r4, #24]
 800bffc:	e7d2      	b.n	800bfa4 <__sinit+0xc>
 800bffe:	bf00      	nop
 800c000:	0800de5c 	.word	0x0800de5c
 800c004:	0800bf31 	.word	0x0800bf31

0800c008 <__sfp>:
 800c008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c00a:	4607      	mov	r7, r0
 800c00c:	f7ff ffac 	bl	800bf68 <__sfp_lock_acquire>
 800c010:	4b1e      	ldr	r3, [pc, #120]	; (800c08c <__sfp+0x84>)
 800c012:	681e      	ldr	r6, [r3, #0]
 800c014:	69b3      	ldr	r3, [r6, #24]
 800c016:	b913      	cbnz	r3, 800c01e <__sfp+0x16>
 800c018:	4630      	mov	r0, r6
 800c01a:	f7ff ffbd 	bl	800bf98 <__sinit>
 800c01e:	3648      	adds	r6, #72	; 0x48
 800c020:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c024:	3b01      	subs	r3, #1
 800c026:	d503      	bpl.n	800c030 <__sfp+0x28>
 800c028:	6833      	ldr	r3, [r6, #0]
 800c02a:	b30b      	cbz	r3, 800c070 <__sfp+0x68>
 800c02c:	6836      	ldr	r6, [r6, #0]
 800c02e:	e7f7      	b.n	800c020 <__sfp+0x18>
 800c030:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c034:	b9d5      	cbnz	r5, 800c06c <__sfp+0x64>
 800c036:	4b16      	ldr	r3, [pc, #88]	; (800c090 <__sfp+0x88>)
 800c038:	60e3      	str	r3, [r4, #12]
 800c03a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c03e:	6665      	str	r5, [r4, #100]	; 0x64
 800c040:	f000 fbcc 	bl	800c7dc <__retarget_lock_init_recursive>
 800c044:	f7ff ff96 	bl	800bf74 <__sfp_lock_release>
 800c048:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c04c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c050:	6025      	str	r5, [r4, #0]
 800c052:	61a5      	str	r5, [r4, #24]
 800c054:	2208      	movs	r2, #8
 800c056:	4629      	mov	r1, r5
 800c058:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c05c:	f7fd f9d4 	bl	8009408 <memset>
 800c060:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c064:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c068:	4620      	mov	r0, r4
 800c06a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c06c:	3468      	adds	r4, #104	; 0x68
 800c06e:	e7d9      	b.n	800c024 <__sfp+0x1c>
 800c070:	2104      	movs	r1, #4
 800c072:	4638      	mov	r0, r7
 800c074:	f7ff ff62 	bl	800bf3c <__sfmoreglue>
 800c078:	4604      	mov	r4, r0
 800c07a:	6030      	str	r0, [r6, #0]
 800c07c:	2800      	cmp	r0, #0
 800c07e:	d1d5      	bne.n	800c02c <__sfp+0x24>
 800c080:	f7ff ff78 	bl	800bf74 <__sfp_lock_release>
 800c084:	230c      	movs	r3, #12
 800c086:	603b      	str	r3, [r7, #0]
 800c088:	e7ee      	b.n	800c068 <__sfp+0x60>
 800c08a:	bf00      	nop
 800c08c:	0800de5c 	.word	0x0800de5c
 800c090:	ffff0001 	.word	0xffff0001

0800c094 <fiprintf>:
 800c094:	b40e      	push	{r1, r2, r3}
 800c096:	b503      	push	{r0, r1, lr}
 800c098:	4601      	mov	r1, r0
 800c09a:	ab03      	add	r3, sp, #12
 800c09c:	4805      	ldr	r0, [pc, #20]	; (800c0b4 <fiprintf+0x20>)
 800c09e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0a2:	6800      	ldr	r0, [r0, #0]
 800c0a4:	9301      	str	r3, [sp, #4]
 800c0a6:	f001 fb59 	bl	800d75c <_vfiprintf_r>
 800c0aa:	b002      	add	sp, #8
 800c0ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800c0b0:	b003      	add	sp, #12
 800c0b2:	4770      	bx	lr
 800c0b4:	20000030 	.word	0x20000030

0800c0b8 <_fwalk_reent>:
 800c0b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0bc:	4606      	mov	r6, r0
 800c0be:	4688      	mov	r8, r1
 800c0c0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c0c4:	2700      	movs	r7, #0
 800c0c6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c0ca:	f1b9 0901 	subs.w	r9, r9, #1
 800c0ce:	d505      	bpl.n	800c0dc <_fwalk_reent+0x24>
 800c0d0:	6824      	ldr	r4, [r4, #0]
 800c0d2:	2c00      	cmp	r4, #0
 800c0d4:	d1f7      	bne.n	800c0c6 <_fwalk_reent+0xe>
 800c0d6:	4638      	mov	r0, r7
 800c0d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0dc:	89ab      	ldrh	r3, [r5, #12]
 800c0de:	2b01      	cmp	r3, #1
 800c0e0:	d907      	bls.n	800c0f2 <_fwalk_reent+0x3a>
 800c0e2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c0e6:	3301      	adds	r3, #1
 800c0e8:	d003      	beq.n	800c0f2 <_fwalk_reent+0x3a>
 800c0ea:	4629      	mov	r1, r5
 800c0ec:	4630      	mov	r0, r6
 800c0ee:	47c0      	blx	r8
 800c0f0:	4307      	orrs	r7, r0
 800c0f2:	3568      	adds	r5, #104	; 0x68
 800c0f4:	e7e9      	b.n	800c0ca <_fwalk_reent+0x12>

0800c0f6 <rshift>:
 800c0f6:	6903      	ldr	r3, [r0, #16]
 800c0f8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c0fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c100:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c104:	f100 0414 	add.w	r4, r0, #20
 800c108:	dd45      	ble.n	800c196 <rshift+0xa0>
 800c10a:	f011 011f 	ands.w	r1, r1, #31
 800c10e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c112:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c116:	d10c      	bne.n	800c132 <rshift+0x3c>
 800c118:	f100 0710 	add.w	r7, r0, #16
 800c11c:	4629      	mov	r1, r5
 800c11e:	42b1      	cmp	r1, r6
 800c120:	d334      	bcc.n	800c18c <rshift+0x96>
 800c122:	1a9b      	subs	r3, r3, r2
 800c124:	009b      	lsls	r3, r3, #2
 800c126:	1eea      	subs	r2, r5, #3
 800c128:	4296      	cmp	r6, r2
 800c12a:	bf38      	it	cc
 800c12c:	2300      	movcc	r3, #0
 800c12e:	4423      	add	r3, r4
 800c130:	e015      	b.n	800c15e <rshift+0x68>
 800c132:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c136:	f1c1 0820 	rsb	r8, r1, #32
 800c13a:	40cf      	lsrs	r7, r1
 800c13c:	f105 0e04 	add.w	lr, r5, #4
 800c140:	46a1      	mov	r9, r4
 800c142:	4576      	cmp	r6, lr
 800c144:	46f4      	mov	ip, lr
 800c146:	d815      	bhi.n	800c174 <rshift+0x7e>
 800c148:	1a9a      	subs	r2, r3, r2
 800c14a:	0092      	lsls	r2, r2, #2
 800c14c:	3a04      	subs	r2, #4
 800c14e:	3501      	adds	r5, #1
 800c150:	42ae      	cmp	r6, r5
 800c152:	bf38      	it	cc
 800c154:	2200      	movcc	r2, #0
 800c156:	18a3      	adds	r3, r4, r2
 800c158:	50a7      	str	r7, [r4, r2]
 800c15a:	b107      	cbz	r7, 800c15e <rshift+0x68>
 800c15c:	3304      	adds	r3, #4
 800c15e:	1b1a      	subs	r2, r3, r4
 800c160:	42a3      	cmp	r3, r4
 800c162:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c166:	bf08      	it	eq
 800c168:	2300      	moveq	r3, #0
 800c16a:	6102      	str	r2, [r0, #16]
 800c16c:	bf08      	it	eq
 800c16e:	6143      	streq	r3, [r0, #20]
 800c170:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c174:	f8dc c000 	ldr.w	ip, [ip]
 800c178:	fa0c fc08 	lsl.w	ip, ip, r8
 800c17c:	ea4c 0707 	orr.w	r7, ip, r7
 800c180:	f849 7b04 	str.w	r7, [r9], #4
 800c184:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c188:	40cf      	lsrs	r7, r1
 800c18a:	e7da      	b.n	800c142 <rshift+0x4c>
 800c18c:	f851 cb04 	ldr.w	ip, [r1], #4
 800c190:	f847 cf04 	str.w	ip, [r7, #4]!
 800c194:	e7c3      	b.n	800c11e <rshift+0x28>
 800c196:	4623      	mov	r3, r4
 800c198:	e7e1      	b.n	800c15e <rshift+0x68>

0800c19a <__hexdig_fun>:
 800c19a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c19e:	2b09      	cmp	r3, #9
 800c1a0:	d802      	bhi.n	800c1a8 <__hexdig_fun+0xe>
 800c1a2:	3820      	subs	r0, #32
 800c1a4:	b2c0      	uxtb	r0, r0
 800c1a6:	4770      	bx	lr
 800c1a8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c1ac:	2b05      	cmp	r3, #5
 800c1ae:	d801      	bhi.n	800c1b4 <__hexdig_fun+0x1a>
 800c1b0:	3847      	subs	r0, #71	; 0x47
 800c1b2:	e7f7      	b.n	800c1a4 <__hexdig_fun+0xa>
 800c1b4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c1b8:	2b05      	cmp	r3, #5
 800c1ba:	d801      	bhi.n	800c1c0 <__hexdig_fun+0x26>
 800c1bc:	3827      	subs	r0, #39	; 0x27
 800c1be:	e7f1      	b.n	800c1a4 <__hexdig_fun+0xa>
 800c1c0:	2000      	movs	r0, #0
 800c1c2:	4770      	bx	lr

0800c1c4 <__gethex>:
 800c1c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1c8:	ed2d 8b02 	vpush	{d8}
 800c1cc:	b089      	sub	sp, #36	; 0x24
 800c1ce:	ee08 0a10 	vmov	s16, r0
 800c1d2:	9304      	str	r3, [sp, #16]
 800c1d4:	4bb4      	ldr	r3, [pc, #720]	; (800c4a8 <__gethex+0x2e4>)
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	9301      	str	r3, [sp, #4]
 800c1da:	4618      	mov	r0, r3
 800c1dc:	468b      	mov	fp, r1
 800c1de:	4690      	mov	r8, r2
 800c1e0:	f7f3 fff6 	bl	80001d0 <strlen>
 800c1e4:	9b01      	ldr	r3, [sp, #4]
 800c1e6:	f8db 2000 	ldr.w	r2, [fp]
 800c1ea:	4403      	add	r3, r0
 800c1ec:	4682      	mov	sl, r0
 800c1ee:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800c1f2:	9305      	str	r3, [sp, #20]
 800c1f4:	1c93      	adds	r3, r2, #2
 800c1f6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c1fa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c1fe:	32fe      	adds	r2, #254	; 0xfe
 800c200:	18d1      	adds	r1, r2, r3
 800c202:	461f      	mov	r7, r3
 800c204:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c208:	9100      	str	r1, [sp, #0]
 800c20a:	2830      	cmp	r0, #48	; 0x30
 800c20c:	d0f8      	beq.n	800c200 <__gethex+0x3c>
 800c20e:	f7ff ffc4 	bl	800c19a <__hexdig_fun>
 800c212:	4604      	mov	r4, r0
 800c214:	2800      	cmp	r0, #0
 800c216:	d13a      	bne.n	800c28e <__gethex+0xca>
 800c218:	9901      	ldr	r1, [sp, #4]
 800c21a:	4652      	mov	r2, sl
 800c21c:	4638      	mov	r0, r7
 800c21e:	f001 fc2a 	bl	800da76 <strncmp>
 800c222:	4605      	mov	r5, r0
 800c224:	2800      	cmp	r0, #0
 800c226:	d168      	bne.n	800c2fa <__gethex+0x136>
 800c228:	f817 000a 	ldrb.w	r0, [r7, sl]
 800c22c:	eb07 060a 	add.w	r6, r7, sl
 800c230:	f7ff ffb3 	bl	800c19a <__hexdig_fun>
 800c234:	2800      	cmp	r0, #0
 800c236:	d062      	beq.n	800c2fe <__gethex+0x13a>
 800c238:	4633      	mov	r3, r6
 800c23a:	7818      	ldrb	r0, [r3, #0]
 800c23c:	2830      	cmp	r0, #48	; 0x30
 800c23e:	461f      	mov	r7, r3
 800c240:	f103 0301 	add.w	r3, r3, #1
 800c244:	d0f9      	beq.n	800c23a <__gethex+0x76>
 800c246:	f7ff ffa8 	bl	800c19a <__hexdig_fun>
 800c24a:	2301      	movs	r3, #1
 800c24c:	fab0 f480 	clz	r4, r0
 800c250:	0964      	lsrs	r4, r4, #5
 800c252:	4635      	mov	r5, r6
 800c254:	9300      	str	r3, [sp, #0]
 800c256:	463a      	mov	r2, r7
 800c258:	4616      	mov	r6, r2
 800c25a:	3201      	adds	r2, #1
 800c25c:	7830      	ldrb	r0, [r6, #0]
 800c25e:	f7ff ff9c 	bl	800c19a <__hexdig_fun>
 800c262:	2800      	cmp	r0, #0
 800c264:	d1f8      	bne.n	800c258 <__gethex+0x94>
 800c266:	9901      	ldr	r1, [sp, #4]
 800c268:	4652      	mov	r2, sl
 800c26a:	4630      	mov	r0, r6
 800c26c:	f001 fc03 	bl	800da76 <strncmp>
 800c270:	b980      	cbnz	r0, 800c294 <__gethex+0xd0>
 800c272:	b94d      	cbnz	r5, 800c288 <__gethex+0xc4>
 800c274:	eb06 050a 	add.w	r5, r6, sl
 800c278:	462a      	mov	r2, r5
 800c27a:	4616      	mov	r6, r2
 800c27c:	3201      	adds	r2, #1
 800c27e:	7830      	ldrb	r0, [r6, #0]
 800c280:	f7ff ff8b 	bl	800c19a <__hexdig_fun>
 800c284:	2800      	cmp	r0, #0
 800c286:	d1f8      	bne.n	800c27a <__gethex+0xb6>
 800c288:	1bad      	subs	r5, r5, r6
 800c28a:	00ad      	lsls	r5, r5, #2
 800c28c:	e004      	b.n	800c298 <__gethex+0xd4>
 800c28e:	2400      	movs	r4, #0
 800c290:	4625      	mov	r5, r4
 800c292:	e7e0      	b.n	800c256 <__gethex+0x92>
 800c294:	2d00      	cmp	r5, #0
 800c296:	d1f7      	bne.n	800c288 <__gethex+0xc4>
 800c298:	7833      	ldrb	r3, [r6, #0]
 800c29a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c29e:	2b50      	cmp	r3, #80	; 0x50
 800c2a0:	d13b      	bne.n	800c31a <__gethex+0x156>
 800c2a2:	7873      	ldrb	r3, [r6, #1]
 800c2a4:	2b2b      	cmp	r3, #43	; 0x2b
 800c2a6:	d02c      	beq.n	800c302 <__gethex+0x13e>
 800c2a8:	2b2d      	cmp	r3, #45	; 0x2d
 800c2aa:	d02e      	beq.n	800c30a <__gethex+0x146>
 800c2ac:	1c71      	adds	r1, r6, #1
 800c2ae:	f04f 0900 	mov.w	r9, #0
 800c2b2:	7808      	ldrb	r0, [r1, #0]
 800c2b4:	f7ff ff71 	bl	800c19a <__hexdig_fun>
 800c2b8:	1e43      	subs	r3, r0, #1
 800c2ba:	b2db      	uxtb	r3, r3
 800c2bc:	2b18      	cmp	r3, #24
 800c2be:	d82c      	bhi.n	800c31a <__gethex+0x156>
 800c2c0:	f1a0 0210 	sub.w	r2, r0, #16
 800c2c4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c2c8:	f7ff ff67 	bl	800c19a <__hexdig_fun>
 800c2cc:	1e43      	subs	r3, r0, #1
 800c2ce:	b2db      	uxtb	r3, r3
 800c2d0:	2b18      	cmp	r3, #24
 800c2d2:	d91d      	bls.n	800c310 <__gethex+0x14c>
 800c2d4:	f1b9 0f00 	cmp.w	r9, #0
 800c2d8:	d000      	beq.n	800c2dc <__gethex+0x118>
 800c2da:	4252      	negs	r2, r2
 800c2dc:	4415      	add	r5, r2
 800c2de:	f8cb 1000 	str.w	r1, [fp]
 800c2e2:	b1e4      	cbz	r4, 800c31e <__gethex+0x15a>
 800c2e4:	9b00      	ldr	r3, [sp, #0]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	bf14      	ite	ne
 800c2ea:	2700      	movne	r7, #0
 800c2ec:	2706      	moveq	r7, #6
 800c2ee:	4638      	mov	r0, r7
 800c2f0:	b009      	add	sp, #36	; 0x24
 800c2f2:	ecbd 8b02 	vpop	{d8}
 800c2f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2fa:	463e      	mov	r6, r7
 800c2fc:	4625      	mov	r5, r4
 800c2fe:	2401      	movs	r4, #1
 800c300:	e7ca      	b.n	800c298 <__gethex+0xd4>
 800c302:	f04f 0900 	mov.w	r9, #0
 800c306:	1cb1      	adds	r1, r6, #2
 800c308:	e7d3      	b.n	800c2b2 <__gethex+0xee>
 800c30a:	f04f 0901 	mov.w	r9, #1
 800c30e:	e7fa      	b.n	800c306 <__gethex+0x142>
 800c310:	230a      	movs	r3, #10
 800c312:	fb03 0202 	mla	r2, r3, r2, r0
 800c316:	3a10      	subs	r2, #16
 800c318:	e7d4      	b.n	800c2c4 <__gethex+0x100>
 800c31a:	4631      	mov	r1, r6
 800c31c:	e7df      	b.n	800c2de <__gethex+0x11a>
 800c31e:	1bf3      	subs	r3, r6, r7
 800c320:	3b01      	subs	r3, #1
 800c322:	4621      	mov	r1, r4
 800c324:	2b07      	cmp	r3, #7
 800c326:	dc0b      	bgt.n	800c340 <__gethex+0x17c>
 800c328:	ee18 0a10 	vmov	r0, s16
 800c32c:	f000 fad8 	bl	800c8e0 <_Balloc>
 800c330:	4604      	mov	r4, r0
 800c332:	b940      	cbnz	r0, 800c346 <__gethex+0x182>
 800c334:	4b5d      	ldr	r3, [pc, #372]	; (800c4ac <__gethex+0x2e8>)
 800c336:	4602      	mov	r2, r0
 800c338:	21de      	movs	r1, #222	; 0xde
 800c33a:	485d      	ldr	r0, [pc, #372]	; (800c4b0 <__gethex+0x2ec>)
 800c33c:	f7fe fe78 	bl	800b030 <__assert_func>
 800c340:	3101      	adds	r1, #1
 800c342:	105b      	asrs	r3, r3, #1
 800c344:	e7ee      	b.n	800c324 <__gethex+0x160>
 800c346:	f100 0914 	add.w	r9, r0, #20
 800c34a:	f04f 0b00 	mov.w	fp, #0
 800c34e:	f1ca 0301 	rsb	r3, sl, #1
 800c352:	f8cd 9008 	str.w	r9, [sp, #8]
 800c356:	f8cd b000 	str.w	fp, [sp]
 800c35a:	9306      	str	r3, [sp, #24]
 800c35c:	42b7      	cmp	r7, r6
 800c35e:	d340      	bcc.n	800c3e2 <__gethex+0x21e>
 800c360:	9802      	ldr	r0, [sp, #8]
 800c362:	9b00      	ldr	r3, [sp, #0]
 800c364:	f840 3b04 	str.w	r3, [r0], #4
 800c368:	eba0 0009 	sub.w	r0, r0, r9
 800c36c:	1080      	asrs	r0, r0, #2
 800c36e:	0146      	lsls	r6, r0, #5
 800c370:	6120      	str	r0, [r4, #16]
 800c372:	4618      	mov	r0, r3
 800c374:	f000 fba6 	bl	800cac4 <__hi0bits>
 800c378:	1a30      	subs	r0, r6, r0
 800c37a:	f8d8 6000 	ldr.w	r6, [r8]
 800c37e:	42b0      	cmp	r0, r6
 800c380:	dd63      	ble.n	800c44a <__gethex+0x286>
 800c382:	1b87      	subs	r7, r0, r6
 800c384:	4639      	mov	r1, r7
 800c386:	4620      	mov	r0, r4
 800c388:	f000 ff4a 	bl	800d220 <__any_on>
 800c38c:	4682      	mov	sl, r0
 800c38e:	b1a8      	cbz	r0, 800c3bc <__gethex+0x1f8>
 800c390:	1e7b      	subs	r3, r7, #1
 800c392:	1159      	asrs	r1, r3, #5
 800c394:	f003 021f 	and.w	r2, r3, #31
 800c398:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c39c:	f04f 0a01 	mov.w	sl, #1
 800c3a0:	fa0a f202 	lsl.w	r2, sl, r2
 800c3a4:	420a      	tst	r2, r1
 800c3a6:	d009      	beq.n	800c3bc <__gethex+0x1f8>
 800c3a8:	4553      	cmp	r3, sl
 800c3aa:	dd05      	ble.n	800c3b8 <__gethex+0x1f4>
 800c3ac:	1eb9      	subs	r1, r7, #2
 800c3ae:	4620      	mov	r0, r4
 800c3b0:	f000 ff36 	bl	800d220 <__any_on>
 800c3b4:	2800      	cmp	r0, #0
 800c3b6:	d145      	bne.n	800c444 <__gethex+0x280>
 800c3b8:	f04f 0a02 	mov.w	sl, #2
 800c3bc:	4639      	mov	r1, r7
 800c3be:	4620      	mov	r0, r4
 800c3c0:	f7ff fe99 	bl	800c0f6 <rshift>
 800c3c4:	443d      	add	r5, r7
 800c3c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c3ca:	42ab      	cmp	r3, r5
 800c3cc:	da4c      	bge.n	800c468 <__gethex+0x2a4>
 800c3ce:	ee18 0a10 	vmov	r0, s16
 800c3d2:	4621      	mov	r1, r4
 800c3d4:	f000 fac4 	bl	800c960 <_Bfree>
 800c3d8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c3da:	2300      	movs	r3, #0
 800c3dc:	6013      	str	r3, [r2, #0]
 800c3de:	27a3      	movs	r7, #163	; 0xa3
 800c3e0:	e785      	b.n	800c2ee <__gethex+0x12a>
 800c3e2:	1e73      	subs	r3, r6, #1
 800c3e4:	9a05      	ldr	r2, [sp, #20]
 800c3e6:	9303      	str	r3, [sp, #12]
 800c3e8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c3ec:	4293      	cmp	r3, r2
 800c3ee:	d019      	beq.n	800c424 <__gethex+0x260>
 800c3f0:	f1bb 0f20 	cmp.w	fp, #32
 800c3f4:	d107      	bne.n	800c406 <__gethex+0x242>
 800c3f6:	9b02      	ldr	r3, [sp, #8]
 800c3f8:	9a00      	ldr	r2, [sp, #0]
 800c3fa:	f843 2b04 	str.w	r2, [r3], #4
 800c3fe:	9302      	str	r3, [sp, #8]
 800c400:	2300      	movs	r3, #0
 800c402:	9300      	str	r3, [sp, #0]
 800c404:	469b      	mov	fp, r3
 800c406:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c40a:	f7ff fec6 	bl	800c19a <__hexdig_fun>
 800c40e:	9b00      	ldr	r3, [sp, #0]
 800c410:	f000 000f 	and.w	r0, r0, #15
 800c414:	fa00 f00b 	lsl.w	r0, r0, fp
 800c418:	4303      	orrs	r3, r0
 800c41a:	9300      	str	r3, [sp, #0]
 800c41c:	f10b 0b04 	add.w	fp, fp, #4
 800c420:	9b03      	ldr	r3, [sp, #12]
 800c422:	e00d      	b.n	800c440 <__gethex+0x27c>
 800c424:	9b03      	ldr	r3, [sp, #12]
 800c426:	9a06      	ldr	r2, [sp, #24]
 800c428:	4413      	add	r3, r2
 800c42a:	42bb      	cmp	r3, r7
 800c42c:	d3e0      	bcc.n	800c3f0 <__gethex+0x22c>
 800c42e:	4618      	mov	r0, r3
 800c430:	9901      	ldr	r1, [sp, #4]
 800c432:	9307      	str	r3, [sp, #28]
 800c434:	4652      	mov	r2, sl
 800c436:	f001 fb1e 	bl	800da76 <strncmp>
 800c43a:	9b07      	ldr	r3, [sp, #28]
 800c43c:	2800      	cmp	r0, #0
 800c43e:	d1d7      	bne.n	800c3f0 <__gethex+0x22c>
 800c440:	461e      	mov	r6, r3
 800c442:	e78b      	b.n	800c35c <__gethex+0x198>
 800c444:	f04f 0a03 	mov.w	sl, #3
 800c448:	e7b8      	b.n	800c3bc <__gethex+0x1f8>
 800c44a:	da0a      	bge.n	800c462 <__gethex+0x29e>
 800c44c:	1a37      	subs	r7, r6, r0
 800c44e:	4621      	mov	r1, r4
 800c450:	ee18 0a10 	vmov	r0, s16
 800c454:	463a      	mov	r2, r7
 800c456:	f000 fc9f 	bl	800cd98 <__lshift>
 800c45a:	1bed      	subs	r5, r5, r7
 800c45c:	4604      	mov	r4, r0
 800c45e:	f100 0914 	add.w	r9, r0, #20
 800c462:	f04f 0a00 	mov.w	sl, #0
 800c466:	e7ae      	b.n	800c3c6 <__gethex+0x202>
 800c468:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c46c:	42a8      	cmp	r0, r5
 800c46e:	dd72      	ble.n	800c556 <__gethex+0x392>
 800c470:	1b45      	subs	r5, r0, r5
 800c472:	42ae      	cmp	r6, r5
 800c474:	dc36      	bgt.n	800c4e4 <__gethex+0x320>
 800c476:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c47a:	2b02      	cmp	r3, #2
 800c47c:	d02a      	beq.n	800c4d4 <__gethex+0x310>
 800c47e:	2b03      	cmp	r3, #3
 800c480:	d02c      	beq.n	800c4dc <__gethex+0x318>
 800c482:	2b01      	cmp	r3, #1
 800c484:	d11c      	bne.n	800c4c0 <__gethex+0x2fc>
 800c486:	42ae      	cmp	r6, r5
 800c488:	d11a      	bne.n	800c4c0 <__gethex+0x2fc>
 800c48a:	2e01      	cmp	r6, #1
 800c48c:	d112      	bne.n	800c4b4 <__gethex+0x2f0>
 800c48e:	9a04      	ldr	r2, [sp, #16]
 800c490:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c494:	6013      	str	r3, [r2, #0]
 800c496:	2301      	movs	r3, #1
 800c498:	6123      	str	r3, [r4, #16]
 800c49a:	f8c9 3000 	str.w	r3, [r9]
 800c49e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c4a0:	2762      	movs	r7, #98	; 0x62
 800c4a2:	601c      	str	r4, [r3, #0]
 800c4a4:	e723      	b.n	800c2ee <__gethex+0x12a>
 800c4a6:	bf00      	nop
 800c4a8:	0800e188 	.word	0x0800e188
 800c4ac:	0800e0ac 	.word	0x0800e0ac
 800c4b0:	0800e120 	.word	0x0800e120
 800c4b4:	1e71      	subs	r1, r6, #1
 800c4b6:	4620      	mov	r0, r4
 800c4b8:	f000 feb2 	bl	800d220 <__any_on>
 800c4bc:	2800      	cmp	r0, #0
 800c4be:	d1e6      	bne.n	800c48e <__gethex+0x2ca>
 800c4c0:	ee18 0a10 	vmov	r0, s16
 800c4c4:	4621      	mov	r1, r4
 800c4c6:	f000 fa4b 	bl	800c960 <_Bfree>
 800c4ca:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	6013      	str	r3, [r2, #0]
 800c4d0:	2750      	movs	r7, #80	; 0x50
 800c4d2:	e70c      	b.n	800c2ee <__gethex+0x12a>
 800c4d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d1f2      	bne.n	800c4c0 <__gethex+0x2fc>
 800c4da:	e7d8      	b.n	800c48e <__gethex+0x2ca>
 800c4dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d1d5      	bne.n	800c48e <__gethex+0x2ca>
 800c4e2:	e7ed      	b.n	800c4c0 <__gethex+0x2fc>
 800c4e4:	1e6f      	subs	r7, r5, #1
 800c4e6:	f1ba 0f00 	cmp.w	sl, #0
 800c4ea:	d131      	bne.n	800c550 <__gethex+0x38c>
 800c4ec:	b127      	cbz	r7, 800c4f8 <__gethex+0x334>
 800c4ee:	4639      	mov	r1, r7
 800c4f0:	4620      	mov	r0, r4
 800c4f2:	f000 fe95 	bl	800d220 <__any_on>
 800c4f6:	4682      	mov	sl, r0
 800c4f8:	117b      	asrs	r3, r7, #5
 800c4fa:	2101      	movs	r1, #1
 800c4fc:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c500:	f007 071f 	and.w	r7, r7, #31
 800c504:	fa01 f707 	lsl.w	r7, r1, r7
 800c508:	421f      	tst	r7, r3
 800c50a:	4629      	mov	r1, r5
 800c50c:	4620      	mov	r0, r4
 800c50e:	bf18      	it	ne
 800c510:	f04a 0a02 	orrne.w	sl, sl, #2
 800c514:	1b76      	subs	r6, r6, r5
 800c516:	f7ff fdee 	bl	800c0f6 <rshift>
 800c51a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c51e:	2702      	movs	r7, #2
 800c520:	f1ba 0f00 	cmp.w	sl, #0
 800c524:	d048      	beq.n	800c5b8 <__gethex+0x3f4>
 800c526:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c52a:	2b02      	cmp	r3, #2
 800c52c:	d015      	beq.n	800c55a <__gethex+0x396>
 800c52e:	2b03      	cmp	r3, #3
 800c530:	d017      	beq.n	800c562 <__gethex+0x39e>
 800c532:	2b01      	cmp	r3, #1
 800c534:	d109      	bne.n	800c54a <__gethex+0x386>
 800c536:	f01a 0f02 	tst.w	sl, #2
 800c53a:	d006      	beq.n	800c54a <__gethex+0x386>
 800c53c:	f8d9 0000 	ldr.w	r0, [r9]
 800c540:	ea4a 0a00 	orr.w	sl, sl, r0
 800c544:	f01a 0f01 	tst.w	sl, #1
 800c548:	d10e      	bne.n	800c568 <__gethex+0x3a4>
 800c54a:	f047 0710 	orr.w	r7, r7, #16
 800c54e:	e033      	b.n	800c5b8 <__gethex+0x3f4>
 800c550:	f04f 0a01 	mov.w	sl, #1
 800c554:	e7d0      	b.n	800c4f8 <__gethex+0x334>
 800c556:	2701      	movs	r7, #1
 800c558:	e7e2      	b.n	800c520 <__gethex+0x35c>
 800c55a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c55c:	f1c3 0301 	rsb	r3, r3, #1
 800c560:	9315      	str	r3, [sp, #84]	; 0x54
 800c562:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c564:	2b00      	cmp	r3, #0
 800c566:	d0f0      	beq.n	800c54a <__gethex+0x386>
 800c568:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c56c:	f104 0314 	add.w	r3, r4, #20
 800c570:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c574:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c578:	f04f 0c00 	mov.w	ip, #0
 800c57c:	4618      	mov	r0, r3
 800c57e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c582:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c586:	d01c      	beq.n	800c5c2 <__gethex+0x3fe>
 800c588:	3201      	adds	r2, #1
 800c58a:	6002      	str	r2, [r0, #0]
 800c58c:	2f02      	cmp	r7, #2
 800c58e:	f104 0314 	add.w	r3, r4, #20
 800c592:	d13f      	bne.n	800c614 <__gethex+0x450>
 800c594:	f8d8 2000 	ldr.w	r2, [r8]
 800c598:	3a01      	subs	r2, #1
 800c59a:	42b2      	cmp	r2, r6
 800c59c:	d10a      	bne.n	800c5b4 <__gethex+0x3f0>
 800c59e:	1171      	asrs	r1, r6, #5
 800c5a0:	2201      	movs	r2, #1
 800c5a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c5a6:	f006 061f 	and.w	r6, r6, #31
 800c5aa:	fa02 f606 	lsl.w	r6, r2, r6
 800c5ae:	421e      	tst	r6, r3
 800c5b0:	bf18      	it	ne
 800c5b2:	4617      	movne	r7, r2
 800c5b4:	f047 0720 	orr.w	r7, r7, #32
 800c5b8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c5ba:	601c      	str	r4, [r3, #0]
 800c5bc:	9b04      	ldr	r3, [sp, #16]
 800c5be:	601d      	str	r5, [r3, #0]
 800c5c0:	e695      	b.n	800c2ee <__gethex+0x12a>
 800c5c2:	4299      	cmp	r1, r3
 800c5c4:	f843 cc04 	str.w	ip, [r3, #-4]
 800c5c8:	d8d8      	bhi.n	800c57c <__gethex+0x3b8>
 800c5ca:	68a3      	ldr	r3, [r4, #8]
 800c5cc:	459b      	cmp	fp, r3
 800c5ce:	db19      	blt.n	800c604 <__gethex+0x440>
 800c5d0:	6861      	ldr	r1, [r4, #4]
 800c5d2:	ee18 0a10 	vmov	r0, s16
 800c5d6:	3101      	adds	r1, #1
 800c5d8:	f000 f982 	bl	800c8e0 <_Balloc>
 800c5dc:	4681      	mov	r9, r0
 800c5de:	b918      	cbnz	r0, 800c5e8 <__gethex+0x424>
 800c5e0:	4b1a      	ldr	r3, [pc, #104]	; (800c64c <__gethex+0x488>)
 800c5e2:	4602      	mov	r2, r0
 800c5e4:	2184      	movs	r1, #132	; 0x84
 800c5e6:	e6a8      	b.n	800c33a <__gethex+0x176>
 800c5e8:	6922      	ldr	r2, [r4, #16]
 800c5ea:	3202      	adds	r2, #2
 800c5ec:	f104 010c 	add.w	r1, r4, #12
 800c5f0:	0092      	lsls	r2, r2, #2
 800c5f2:	300c      	adds	r0, #12
 800c5f4:	f7fc fefa 	bl	80093ec <memcpy>
 800c5f8:	4621      	mov	r1, r4
 800c5fa:	ee18 0a10 	vmov	r0, s16
 800c5fe:	f000 f9af 	bl	800c960 <_Bfree>
 800c602:	464c      	mov	r4, r9
 800c604:	6923      	ldr	r3, [r4, #16]
 800c606:	1c5a      	adds	r2, r3, #1
 800c608:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c60c:	6122      	str	r2, [r4, #16]
 800c60e:	2201      	movs	r2, #1
 800c610:	615a      	str	r2, [r3, #20]
 800c612:	e7bb      	b.n	800c58c <__gethex+0x3c8>
 800c614:	6922      	ldr	r2, [r4, #16]
 800c616:	455a      	cmp	r2, fp
 800c618:	dd0b      	ble.n	800c632 <__gethex+0x46e>
 800c61a:	2101      	movs	r1, #1
 800c61c:	4620      	mov	r0, r4
 800c61e:	f7ff fd6a 	bl	800c0f6 <rshift>
 800c622:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c626:	3501      	adds	r5, #1
 800c628:	42ab      	cmp	r3, r5
 800c62a:	f6ff aed0 	blt.w	800c3ce <__gethex+0x20a>
 800c62e:	2701      	movs	r7, #1
 800c630:	e7c0      	b.n	800c5b4 <__gethex+0x3f0>
 800c632:	f016 061f 	ands.w	r6, r6, #31
 800c636:	d0fa      	beq.n	800c62e <__gethex+0x46a>
 800c638:	4453      	add	r3, sl
 800c63a:	f1c6 0620 	rsb	r6, r6, #32
 800c63e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c642:	f000 fa3f 	bl	800cac4 <__hi0bits>
 800c646:	42b0      	cmp	r0, r6
 800c648:	dbe7      	blt.n	800c61a <__gethex+0x456>
 800c64a:	e7f0      	b.n	800c62e <__gethex+0x46a>
 800c64c:	0800e0ac 	.word	0x0800e0ac

0800c650 <L_shift>:
 800c650:	f1c2 0208 	rsb	r2, r2, #8
 800c654:	0092      	lsls	r2, r2, #2
 800c656:	b570      	push	{r4, r5, r6, lr}
 800c658:	f1c2 0620 	rsb	r6, r2, #32
 800c65c:	6843      	ldr	r3, [r0, #4]
 800c65e:	6804      	ldr	r4, [r0, #0]
 800c660:	fa03 f506 	lsl.w	r5, r3, r6
 800c664:	432c      	orrs	r4, r5
 800c666:	40d3      	lsrs	r3, r2
 800c668:	6004      	str	r4, [r0, #0]
 800c66a:	f840 3f04 	str.w	r3, [r0, #4]!
 800c66e:	4288      	cmp	r0, r1
 800c670:	d3f4      	bcc.n	800c65c <L_shift+0xc>
 800c672:	bd70      	pop	{r4, r5, r6, pc}

0800c674 <__match>:
 800c674:	b530      	push	{r4, r5, lr}
 800c676:	6803      	ldr	r3, [r0, #0]
 800c678:	3301      	adds	r3, #1
 800c67a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c67e:	b914      	cbnz	r4, 800c686 <__match+0x12>
 800c680:	6003      	str	r3, [r0, #0]
 800c682:	2001      	movs	r0, #1
 800c684:	bd30      	pop	{r4, r5, pc}
 800c686:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c68a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c68e:	2d19      	cmp	r5, #25
 800c690:	bf98      	it	ls
 800c692:	3220      	addls	r2, #32
 800c694:	42a2      	cmp	r2, r4
 800c696:	d0f0      	beq.n	800c67a <__match+0x6>
 800c698:	2000      	movs	r0, #0
 800c69a:	e7f3      	b.n	800c684 <__match+0x10>

0800c69c <__hexnan>:
 800c69c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6a0:	680b      	ldr	r3, [r1, #0]
 800c6a2:	115e      	asrs	r6, r3, #5
 800c6a4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c6a8:	f013 031f 	ands.w	r3, r3, #31
 800c6ac:	b087      	sub	sp, #28
 800c6ae:	bf18      	it	ne
 800c6b0:	3604      	addne	r6, #4
 800c6b2:	2500      	movs	r5, #0
 800c6b4:	1f37      	subs	r7, r6, #4
 800c6b6:	4690      	mov	r8, r2
 800c6b8:	6802      	ldr	r2, [r0, #0]
 800c6ba:	9301      	str	r3, [sp, #4]
 800c6bc:	4682      	mov	sl, r0
 800c6be:	f846 5c04 	str.w	r5, [r6, #-4]
 800c6c2:	46b9      	mov	r9, r7
 800c6c4:	463c      	mov	r4, r7
 800c6c6:	9502      	str	r5, [sp, #8]
 800c6c8:	46ab      	mov	fp, r5
 800c6ca:	7851      	ldrb	r1, [r2, #1]
 800c6cc:	1c53      	adds	r3, r2, #1
 800c6ce:	9303      	str	r3, [sp, #12]
 800c6d0:	b341      	cbz	r1, 800c724 <__hexnan+0x88>
 800c6d2:	4608      	mov	r0, r1
 800c6d4:	9205      	str	r2, [sp, #20]
 800c6d6:	9104      	str	r1, [sp, #16]
 800c6d8:	f7ff fd5f 	bl	800c19a <__hexdig_fun>
 800c6dc:	2800      	cmp	r0, #0
 800c6de:	d14f      	bne.n	800c780 <__hexnan+0xe4>
 800c6e0:	9904      	ldr	r1, [sp, #16]
 800c6e2:	9a05      	ldr	r2, [sp, #20]
 800c6e4:	2920      	cmp	r1, #32
 800c6e6:	d818      	bhi.n	800c71a <__hexnan+0x7e>
 800c6e8:	9b02      	ldr	r3, [sp, #8]
 800c6ea:	459b      	cmp	fp, r3
 800c6ec:	dd13      	ble.n	800c716 <__hexnan+0x7a>
 800c6ee:	454c      	cmp	r4, r9
 800c6f0:	d206      	bcs.n	800c700 <__hexnan+0x64>
 800c6f2:	2d07      	cmp	r5, #7
 800c6f4:	dc04      	bgt.n	800c700 <__hexnan+0x64>
 800c6f6:	462a      	mov	r2, r5
 800c6f8:	4649      	mov	r1, r9
 800c6fa:	4620      	mov	r0, r4
 800c6fc:	f7ff ffa8 	bl	800c650 <L_shift>
 800c700:	4544      	cmp	r4, r8
 800c702:	d950      	bls.n	800c7a6 <__hexnan+0x10a>
 800c704:	2300      	movs	r3, #0
 800c706:	f1a4 0904 	sub.w	r9, r4, #4
 800c70a:	f844 3c04 	str.w	r3, [r4, #-4]
 800c70e:	f8cd b008 	str.w	fp, [sp, #8]
 800c712:	464c      	mov	r4, r9
 800c714:	461d      	mov	r5, r3
 800c716:	9a03      	ldr	r2, [sp, #12]
 800c718:	e7d7      	b.n	800c6ca <__hexnan+0x2e>
 800c71a:	2929      	cmp	r1, #41	; 0x29
 800c71c:	d156      	bne.n	800c7cc <__hexnan+0x130>
 800c71e:	3202      	adds	r2, #2
 800c720:	f8ca 2000 	str.w	r2, [sl]
 800c724:	f1bb 0f00 	cmp.w	fp, #0
 800c728:	d050      	beq.n	800c7cc <__hexnan+0x130>
 800c72a:	454c      	cmp	r4, r9
 800c72c:	d206      	bcs.n	800c73c <__hexnan+0xa0>
 800c72e:	2d07      	cmp	r5, #7
 800c730:	dc04      	bgt.n	800c73c <__hexnan+0xa0>
 800c732:	462a      	mov	r2, r5
 800c734:	4649      	mov	r1, r9
 800c736:	4620      	mov	r0, r4
 800c738:	f7ff ff8a 	bl	800c650 <L_shift>
 800c73c:	4544      	cmp	r4, r8
 800c73e:	d934      	bls.n	800c7aa <__hexnan+0x10e>
 800c740:	f1a8 0204 	sub.w	r2, r8, #4
 800c744:	4623      	mov	r3, r4
 800c746:	f853 1b04 	ldr.w	r1, [r3], #4
 800c74a:	f842 1f04 	str.w	r1, [r2, #4]!
 800c74e:	429f      	cmp	r7, r3
 800c750:	d2f9      	bcs.n	800c746 <__hexnan+0xaa>
 800c752:	1b3b      	subs	r3, r7, r4
 800c754:	f023 0303 	bic.w	r3, r3, #3
 800c758:	3304      	adds	r3, #4
 800c75a:	3401      	adds	r4, #1
 800c75c:	3e03      	subs	r6, #3
 800c75e:	42b4      	cmp	r4, r6
 800c760:	bf88      	it	hi
 800c762:	2304      	movhi	r3, #4
 800c764:	4443      	add	r3, r8
 800c766:	2200      	movs	r2, #0
 800c768:	f843 2b04 	str.w	r2, [r3], #4
 800c76c:	429f      	cmp	r7, r3
 800c76e:	d2fb      	bcs.n	800c768 <__hexnan+0xcc>
 800c770:	683b      	ldr	r3, [r7, #0]
 800c772:	b91b      	cbnz	r3, 800c77c <__hexnan+0xe0>
 800c774:	4547      	cmp	r7, r8
 800c776:	d127      	bne.n	800c7c8 <__hexnan+0x12c>
 800c778:	2301      	movs	r3, #1
 800c77a:	603b      	str	r3, [r7, #0]
 800c77c:	2005      	movs	r0, #5
 800c77e:	e026      	b.n	800c7ce <__hexnan+0x132>
 800c780:	3501      	adds	r5, #1
 800c782:	2d08      	cmp	r5, #8
 800c784:	f10b 0b01 	add.w	fp, fp, #1
 800c788:	dd06      	ble.n	800c798 <__hexnan+0xfc>
 800c78a:	4544      	cmp	r4, r8
 800c78c:	d9c3      	bls.n	800c716 <__hexnan+0x7a>
 800c78e:	2300      	movs	r3, #0
 800c790:	f844 3c04 	str.w	r3, [r4, #-4]
 800c794:	2501      	movs	r5, #1
 800c796:	3c04      	subs	r4, #4
 800c798:	6822      	ldr	r2, [r4, #0]
 800c79a:	f000 000f 	and.w	r0, r0, #15
 800c79e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c7a2:	6022      	str	r2, [r4, #0]
 800c7a4:	e7b7      	b.n	800c716 <__hexnan+0x7a>
 800c7a6:	2508      	movs	r5, #8
 800c7a8:	e7b5      	b.n	800c716 <__hexnan+0x7a>
 800c7aa:	9b01      	ldr	r3, [sp, #4]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d0df      	beq.n	800c770 <__hexnan+0xd4>
 800c7b0:	f04f 32ff 	mov.w	r2, #4294967295
 800c7b4:	f1c3 0320 	rsb	r3, r3, #32
 800c7b8:	fa22 f303 	lsr.w	r3, r2, r3
 800c7bc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c7c0:	401a      	ands	r2, r3
 800c7c2:	f846 2c04 	str.w	r2, [r6, #-4]
 800c7c6:	e7d3      	b.n	800c770 <__hexnan+0xd4>
 800c7c8:	3f04      	subs	r7, #4
 800c7ca:	e7d1      	b.n	800c770 <__hexnan+0xd4>
 800c7cc:	2004      	movs	r0, #4
 800c7ce:	b007      	add	sp, #28
 800c7d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c7d4 <_localeconv_r>:
 800c7d4:	4800      	ldr	r0, [pc, #0]	; (800c7d8 <_localeconv_r+0x4>)
 800c7d6:	4770      	bx	lr
 800c7d8:	20000188 	.word	0x20000188

0800c7dc <__retarget_lock_init_recursive>:
 800c7dc:	4770      	bx	lr

0800c7de <__retarget_lock_acquire_recursive>:
 800c7de:	4770      	bx	lr

0800c7e0 <__retarget_lock_release_recursive>:
 800c7e0:	4770      	bx	lr

0800c7e2 <__swhatbuf_r>:
 800c7e2:	b570      	push	{r4, r5, r6, lr}
 800c7e4:	460e      	mov	r6, r1
 800c7e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7ea:	2900      	cmp	r1, #0
 800c7ec:	b096      	sub	sp, #88	; 0x58
 800c7ee:	4614      	mov	r4, r2
 800c7f0:	461d      	mov	r5, r3
 800c7f2:	da08      	bge.n	800c806 <__swhatbuf_r+0x24>
 800c7f4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	602a      	str	r2, [r5, #0]
 800c7fc:	061a      	lsls	r2, r3, #24
 800c7fe:	d410      	bmi.n	800c822 <__swhatbuf_r+0x40>
 800c800:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c804:	e00e      	b.n	800c824 <__swhatbuf_r+0x42>
 800c806:	466a      	mov	r2, sp
 800c808:	f001 f980 	bl	800db0c <_fstat_r>
 800c80c:	2800      	cmp	r0, #0
 800c80e:	dbf1      	blt.n	800c7f4 <__swhatbuf_r+0x12>
 800c810:	9a01      	ldr	r2, [sp, #4]
 800c812:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c816:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c81a:	425a      	negs	r2, r3
 800c81c:	415a      	adcs	r2, r3
 800c81e:	602a      	str	r2, [r5, #0]
 800c820:	e7ee      	b.n	800c800 <__swhatbuf_r+0x1e>
 800c822:	2340      	movs	r3, #64	; 0x40
 800c824:	2000      	movs	r0, #0
 800c826:	6023      	str	r3, [r4, #0]
 800c828:	b016      	add	sp, #88	; 0x58
 800c82a:	bd70      	pop	{r4, r5, r6, pc}

0800c82c <__smakebuf_r>:
 800c82c:	898b      	ldrh	r3, [r1, #12]
 800c82e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c830:	079d      	lsls	r5, r3, #30
 800c832:	4606      	mov	r6, r0
 800c834:	460c      	mov	r4, r1
 800c836:	d507      	bpl.n	800c848 <__smakebuf_r+0x1c>
 800c838:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c83c:	6023      	str	r3, [r4, #0]
 800c83e:	6123      	str	r3, [r4, #16]
 800c840:	2301      	movs	r3, #1
 800c842:	6163      	str	r3, [r4, #20]
 800c844:	b002      	add	sp, #8
 800c846:	bd70      	pop	{r4, r5, r6, pc}
 800c848:	ab01      	add	r3, sp, #4
 800c84a:	466a      	mov	r2, sp
 800c84c:	f7ff ffc9 	bl	800c7e2 <__swhatbuf_r>
 800c850:	9900      	ldr	r1, [sp, #0]
 800c852:	4605      	mov	r5, r0
 800c854:	4630      	mov	r0, r6
 800c856:	f000 fd87 	bl	800d368 <_malloc_r>
 800c85a:	b948      	cbnz	r0, 800c870 <__smakebuf_r+0x44>
 800c85c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c860:	059a      	lsls	r2, r3, #22
 800c862:	d4ef      	bmi.n	800c844 <__smakebuf_r+0x18>
 800c864:	f023 0303 	bic.w	r3, r3, #3
 800c868:	f043 0302 	orr.w	r3, r3, #2
 800c86c:	81a3      	strh	r3, [r4, #12]
 800c86e:	e7e3      	b.n	800c838 <__smakebuf_r+0xc>
 800c870:	4b0d      	ldr	r3, [pc, #52]	; (800c8a8 <__smakebuf_r+0x7c>)
 800c872:	62b3      	str	r3, [r6, #40]	; 0x28
 800c874:	89a3      	ldrh	r3, [r4, #12]
 800c876:	6020      	str	r0, [r4, #0]
 800c878:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c87c:	81a3      	strh	r3, [r4, #12]
 800c87e:	9b00      	ldr	r3, [sp, #0]
 800c880:	6163      	str	r3, [r4, #20]
 800c882:	9b01      	ldr	r3, [sp, #4]
 800c884:	6120      	str	r0, [r4, #16]
 800c886:	b15b      	cbz	r3, 800c8a0 <__smakebuf_r+0x74>
 800c888:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c88c:	4630      	mov	r0, r6
 800c88e:	f001 f94f 	bl	800db30 <_isatty_r>
 800c892:	b128      	cbz	r0, 800c8a0 <__smakebuf_r+0x74>
 800c894:	89a3      	ldrh	r3, [r4, #12]
 800c896:	f023 0303 	bic.w	r3, r3, #3
 800c89a:	f043 0301 	orr.w	r3, r3, #1
 800c89e:	81a3      	strh	r3, [r4, #12]
 800c8a0:	89a0      	ldrh	r0, [r4, #12]
 800c8a2:	4305      	orrs	r5, r0
 800c8a4:	81a5      	strh	r5, [r4, #12]
 800c8a6:	e7cd      	b.n	800c844 <__smakebuf_r+0x18>
 800c8a8:	0800bf31 	.word	0x0800bf31

0800c8ac <malloc>:
 800c8ac:	4b02      	ldr	r3, [pc, #8]	; (800c8b8 <malloc+0xc>)
 800c8ae:	4601      	mov	r1, r0
 800c8b0:	6818      	ldr	r0, [r3, #0]
 800c8b2:	f000 bd59 	b.w	800d368 <_malloc_r>
 800c8b6:	bf00      	nop
 800c8b8:	20000030 	.word	0x20000030

0800c8bc <__ascii_mbtowc>:
 800c8bc:	b082      	sub	sp, #8
 800c8be:	b901      	cbnz	r1, 800c8c2 <__ascii_mbtowc+0x6>
 800c8c0:	a901      	add	r1, sp, #4
 800c8c2:	b142      	cbz	r2, 800c8d6 <__ascii_mbtowc+0x1a>
 800c8c4:	b14b      	cbz	r3, 800c8da <__ascii_mbtowc+0x1e>
 800c8c6:	7813      	ldrb	r3, [r2, #0]
 800c8c8:	600b      	str	r3, [r1, #0]
 800c8ca:	7812      	ldrb	r2, [r2, #0]
 800c8cc:	1e10      	subs	r0, r2, #0
 800c8ce:	bf18      	it	ne
 800c8d0:	2001      	movne	r0, #1
 800c8d2:	b002      	add	sp, #8
 800c8d4:	4770      	bx	lr
 800c8d6:	4610      	mov	r0, r2
 800c8d8:	e7fb      	b.n	800c8d2 <__ascii_mbtowc+0x16>
 800c8da:	f06f 0001 	mvn.w	r0, #1
 800c8de:	e7f8      	b.n	800c8d2 <__ascii_mbtowc+0x16>

0800c8e0 <_Balloc>:
 800c8e0:	b570      	push	{r4, r5, r6, lr}
 800c8e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c8e4:	4604      	mov	r4, r0
 800c8e6:	460d      	mov	r5, r1
 800c8e8:	b976      	cbnz	r6, 800c908 <_Balloc+0x28>
 800c8ea:	2010      	movs	r0, #16
 800c8ec:	f7ff ffde 	bl	800c8ac <malloc>
 800c8f0:	4602      	mov	r2, r0
 800c8f2:	6260      	str	r0, [r4, #36]	; 0x24
 800c8f4:	b920      	cbnz	r0, 800c900 <_Balloc+0x20>
 800c8f6:	4b18      	ldr	r3, [pc, #96]	; (800c958 <_Balloc+0x78>)
 800c8f8:	4818      	ldr	r0, [pc, #96]	; (800c95c <_Balloc+0x7c>)
 800c8fa:	2166      	movs	r1, #102	; 0x66
 800c8fc:	f7fe fb98 	bl	800b030 <__assert_func>
 800c900:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c904:	6006      	str	r6, [r0, #0]
 800c906:	60c6      	str	r6, [r0, #12]
 800c908:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c90a:	68f3      	ldr	r3, [r6, #12]
 800c90c:	b183      	cbz	r3, 800c930 <_Balloc+0x50>
 800c90e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c910:	68db      	ldr	r3, [r3, #12]
 800c912:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c916:	b9b8      	cbnz	r0, 800c948 <_Balloc+0x68>
 800c918:	2101      	movs	r1, #1
 800c91a:	fa01 f605 	lsl.w	r6, r1, r5
 800c91e:	1d72      	adds	r2, r6, #5
 800c920:	0092      	lsls	r2, r2, #2
 800c922:	4620      	mov	r0, r4
 800c924:	f000 fc9d 	bl	800d262 <_calloc_r>
 800c928:	b160      	cbz	r0, 800c944 <_Balloc+0x64>
 800c92a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c92e:	e00e      	b.n	800c94e <_Balloc+0x6e>
 800c930:	2221      	movs	r2, #33	; 0x21
 800c932:	2104      	movs	r1, #4
 800c934:	4620      	mov	r0, r4
 800c936:	f000 fc94 	bl	800d262 <_calloc_r>
 800c93a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c93c:	60f0      	str	r0, [r6, #12]
 800c93e:	68db      	ldr	r3, [r3, #12]
 800c940:	2b00      	cmp	r3, #0
 800c942:	d1e4      	bne.n	800c90e <_Balloc+0x2e>
 800c944:	2000      	movs	r0, #0
 800c946:	bd70      	pop	{r4, r5, r6, pc}
 800c948:	6802      	ldr	r2, [r0, #0]
 800c94a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c94e:	2300      	movs	r3, #0
 800c950:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c954:	e7f7      	b.n	800c946 <_Balloc+0x66>
 800c956:	bf00      	nop
 800c958:	0800e03a 	.word	0x0800e03a
 800c95c:	0800e19c 	.word	0x0800e19c

0800c960 <_Bfree>:
 800c960:	b570      	push	{r4, r5, r6, lr}
 800c962:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c964:	4605      	mov	r5, r0
 800c966:	460c      	mov	r4, r1
 800c968:	b976      	cbnz	r6, 800c988 <_Bfree+0x28>
 800c96a:	2010      	movs	r0, #16
 800c96c:	f7ff ff9e 	bl	800c8ac <malloc>
 800c970:	4602      	mov	r2, r0
 800c972:	6268      	str	r0, [r5, #36]	; 0x24
 800c974:	b920      	cbnz	r0, 800c980 <_Bfree+0x20>
 800c976:	4b09      	ldr	r3, [pc, #36]	; (800c99c <_Bfree+0x3c>)
 800c978:	4809      	ldr	r0, [pc, #36]	; (800c9a0 <_Bfree+0x40>)
 800c97a:	218a      	movs	r1, #138	; 0x8a
 800c97c:	f7fe fb58 	bl	800b030 <__assert_func>
 800c980:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c984:	6006      	str	r6, [r0, #0]
 800c986:	60c6      	str	r6, [r0, #12]
 800c988:	b13c      	cbz	r4, 800c99a <_Bfree+0x3a>
 800c98a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c98c:	6862      	ldr	r2, [r4, #4]
 800c98e:	68db      	ldr	r3, [r3, #12]
 800c990:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c994:	6021      	str	r1, [r4, #0]
 800c996:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c99a:	bd70      	pop	{r4, r5, r6, pc}
 800c99c:	0800e03a 	.word	0x0800e03a
 800c9a0:	0800e19c 	.word	0x0800e19c

0800c9a4 <__multadd>:
 800c9a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9a8:	690d      	ldr	r5, [r1, #16]
 800c9aa:	4607      	mov	r7, r0
 800c9ac:	460c      	mov	r4, r1
 800c9ae:	461e      	mov	r6, r3
 800c9b0:	f101 0c14 	add.w	ip, r1, #20
 800c9b4:	2000      	movs	r0, #0
 800c9b6:	f8dc 3000 	ldr.w	r3, [ip]
 800c9ba:	b299      	uxth	r1, r3
 800c9bc:	fb02 6101 	mla	r1, r2, r1, r6
 800c9c0:	0c1e      	lsrs	r6, r3, #16
 800c9c2:	0c0b      	lsrs	r3, r1, #16
 800c9c4:	fb02 3306 	mla	r3, r2, r6, r3
 800c9c8:	b289      	uxth	r1, r1
 800c9ca:	3001      	adds	r0, #1
 800c9cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c9d0:	4285      	cmp	r5, r0
 800c9d2:	f84c 1b04 	str.w	r1, [ip], #4
 800c9d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c9da:	dcec      	bgt.n	800c9b6 <__multadd+0x12>
 800c9dc:	b30e      	cbz	r6, 800ca22 <__multadd+0x7e>
 800c9de:	68a3      	ldr	r3, [r4, #8]
 800c9e0:	42ab      	cmp	r3, r5
 800c9e2:	dc19      	bgt.n	800ca18 <__multadd+0x74>
 800c9e4:	6861      	ldr	r1, [r4, #4]
 800c9e6:	4638      	mov	r0, r7
 800c9e8:	3101      	adds	r1, #1
 800c9ea:	f7ff ff79 	bl	800c8e0 <_Balloc>
 800c9ee:	4680      	mov	r8, r0
 800c9f0:	b928      	cbnz	r0, 800c9fe <__multadd+0x5a>
 800c9f2:	4602      	mov	r2, r0
 800c9f4:	4b0c      	ldr	r3, [pc, #48]	; (800ca28 <__multadd+0x84>)
 800c9f6:	480d      	ldr	r0, [pc, #52]	; (800ca2c <__multadd+0x88>)
 800c9f8:	21b5      	movs	r1, #181	; 0xb5
 800c9fa:	f7fe fb19 	bl	800b030 <__assert_func>
 800c9fe:	6922      	ldr	r2, [r4, #16]
 800ca00:	3202      	adds	r2, #2
 800ca02:	f104 010c 	add.w	r1, r4, #12
 800ca06:	0092      	lsls	r2, r2, #2
 800ca08:	300c      	adds	r0, #12
 800ca0a:	f7fc fcef 	bl	80093ec <memcpy>
 800ca0e:	4621      	mov	r1, r4
 800ca10:	4638      	mov	r0, r7
 800ca12:	f7ff ffa5 	bl	800c960 <_Bfree>
 800ca16:	4644      	mov	r4, r8
 800ca18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ca1c:	3501      	adds	r5, #1
 800ca1e:	615e      	str	r6, [r3, #20]
 800ca20:	6125      	str	r5, [r4, #16]
 800ca22:	4620      	mov	r0, r4
 800ca24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca28:	0800e0ac 	.word	0x0800e0ac
 800ca2c:	0800e19c 	.word	0x0800e19c

0800ca30 <__s2b>:
 800ca30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca34:	460c      	mov	r4, r1
 800ca36:	4615      	mov	r5, r2
 800ca38:	461f      	mov	r7, r3
 800ca3a:	2209      	movs	r2, #9
 800ca3c:	3308      	adds	r3, #8
 800ca3e:	4606      	mov	r6, r0
 800ca40:	fb93 f3f2 	sdiv	r3, r3, r2
 800ca44:	2100      	movs	r1, #0
 800ca46:	2201      	movs	r2, #1
 800ca48:	429a      	cmp	r2, r3
 800ca4a:	db09      	blt.n	800ca60 <__s2b+0x30>
 800ca4c:	4630      	mov	r0, r6
 800ca4e:	f7ff ff47 	bl	800c8e0 <_Balloc>
 800ca52:	b940      	cbnz	r0, 800ca66 <__s2b+0x36>
 800ca54:	4602      	mov	r2, r0
 800ca56:	4b19      	ldr	r3, [pc, #100]	; (800cabc <__s2b+0x8c>)
 800ca58:	4819      	ldr	r0, [pc, #100]	; (800cac0 <__s2b+0x90>)
 800ca5a:	21ce      	movs	r1, #206	; 0xce
 800ca5c:	f7fe fae8 	bl	800b030 <__assert_func>
 800ca60:	0052      	lsls	r2, r2, #1
 800ca62:	3101      	adds	r1, #1
 800ca64:	e7f0      	b.n	800ca48 <__s2b+0x18>
 800ca66:	9b08      	ldr	r3, [sp, #32]
 800ca68:	6143      	str	r3, [r0, #20]
 800ca6a:	2d09      	cmp	r5, #9
 800ca6c:	f04f 0301 	mov.w	r3, #1
 800ca70:	6103      	str	r3, [r0, #16]
 800ca72:	dd16      	ble.n	800caa2 <__s2b+0x72>
 800ca74:	f104 0909 	add.w	r9, r4, #9
 800ca78:	46c8      	mov	r8, r9
 800ca7a:	442c      	add	r4, r5
 800ca7c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ca80:	4601      	mov	r1, r0
 800ca82:	3b30      	subs	r3, #48	; 0x30
 800ca84:	220a      	movs	r2, #10
 800ca86:	4630      	mov	r0, r6
 800ca88:	f7ff ff8c 	bl	800c9a4 <__multadd>
 800ca8c:	45a0      	cmp	r8, r4
 800ca8e:	d1f5      	bne.n	800ca7c <__s2b+0x4c>
 800ca90:	f1a5 0408 	sub.w	r4, r5, #8
 800ca94:	444c      	add	r4, r9
 800ca96:	1b2d      	subs	r5, r5, r4
 800ca98:	1963      	adds	r3, r4, r5
 800ca9a:	42bb      	cmp	r3, r7
 800ca9c:	db04      	blt.n	800caa8 <__s2b+0x78>
 800ca9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800caa2:	340a      	adds	r4, #10
 800caa4:	2509      	movs	r5, #9
 800caa6:	e7f6      	b.n	800ca96 <__s2b+0x66>
 800caa8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800caac:	4601      	mov	r1, r0
 800caae:	3b30      	subs	r3, #48	; 0x30
 800cab0:	220a      	movs	r2, #10
 800cab2:	4630      	mov	r0, r6
 800cab4:	f7ff ff76 	bl	800c9a4 <__multadd>
 800cab8:	e7ee      	b.n	800ca98 <__s2b+0x68>
 800caba:	bf00      	nop
 800cabc:	0800e0ac 	.word	0x0800e0ac
 800cac0:	0800e19c 	.word	0x0800e19c

0800cac4 <__hi0bits>:
 800cac4:	0c03      	lsrs	r3, r0, #16
 800cac6:	041b      	lsls	r3, r3, #16
 800cac8:	b9d3      	cbnz	r3, 800cb00 <__hi0bits+0x3c>
 800caca:	0400      	lsls	r0, r0, #16
 800cacc:	2310      	movs	r3, #16
 800cace:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cad2:	bf04      	itt	eq
 800cad4:	0200      	lsleq	r0, r0, #8
 800cad6:	3308      	addeq	r3, #8
 800cad8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cadc:	bf04      	itt	eq
 800cade:	0100      	lsleq	r0, r0, #4
 800cae0:	3304      	addeq	r3, #4
 800cae2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cae6:	bf04      	itt	eq
 800cae8:	0080      	lsleq	r0, r0, #2
 800caea:	3302      	addeq	r3, #2
 800caec:	2800      	cmp	r0, #0
 800caee:	db05      	blt.n	800cafc <__hi0bits+0x38>
 800caf0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800caf4:	f103 0301 	add.w	r3, r3, #1
 800caf8:	bf08      	it	eq
 800cafa:	2320      	moveq	r3, #32
 800cafc:	4618      	mov	r0, r3
 800cafe:	4770      	bx	lr
 800cb00:	2300      	movs	r3, #0
 800cb02:	e7e4      	b.n	800cace <__hi0bits+0xa>

0800cb04 <__lo0bits>:
 800cb04:	6803      	ldr	r3, [r0, #0]
 800cb06:	f013 0207 	ands.w	r2, r3, #7
 800cb0a:	4601      	mov	r1, r0
 800cb0c:	d00b      	beq.n	800cb26 <__lo0bits+0x22>
 800cb0e:	07da      	lsls	r2, r3, #31
 800cb10:	d423      	bmi.n	800cb5a <__lo0bits+0x56>
 800cb12:	0798      	lsls	r0, r3, #30
 800cb14:	bf49      	itett	mi
 800cb16:	085b      	lsrmi	r3, r3, #1
 800cb18:	089b      	lsrpl	r3, r3, #2
 800cb1a:	2001      	movmi	r0, #1
 800cb1c:	600b      	strmi	r3, [r1, #0]
 800cb1e:	bf5c      	itt	pl
 800cb20:	600b      	strpl	r3, [r1, #0]
 800cb22:	2002      	movpl	r0, #2
 800cb24:	4770      	bx	lr
 800cb26:	b298      	uxth	r0, r3
 800cb28:	b9a8      	cbnz	r0, 800cb56 <__lo0bits+0x52>
 800cb2a:	0c1b      	lsrs	r3, r3, #16
 800cb2c:	2010      	movs	r0, #16
 800cb2e:	b2da      	uxtb	r2, r3
 800cb30:	b90a      	cbnz	r2, 800cb36 <__lo0bits+0x32>
 800cb32:	3008      	adds	r0, #8
 800cb34:	0a1b      	lsrs	r3, r3, #8
 800cb36:	071a      	lsls	r2, r3, #28
 800cb38:	bf04      	itt	eq
 800cb3a:	091b      	lsreq	r3, r3, #4
 800cb3c:	3004      	addeq	r0, #4
 800cb3e:	079a      	lsls	r2, r3, #30
 800cb40:	bf04      	itt	eq
 800cb42:	089b      	lsreq	r3, r3, #2
 800cb44:	3002      	addeq	r0, #2
 800cb46:	07da      	lsls	r2, r3, #31
 800cb48:	d403      	bmi.n	800cb52 <__lo0bits+0x4e>
 800cb4a:	085b      	lsrs	r3, r3, #1
 800cb4c:	f100 0001 	add.w	r0, r0, #1
 800cb50:	d005      	beq.n	800cb5e <__lo0bits+0x5a>
 800cb52:	600b      	str	r3, [r1, #0]
 800cb54:	4770      	bx	lr
 800cb56:	4610      	mov	r0, r2
 800cb58:	e7e9      	b.n	800cb2e <__lo0bits+0x2a>
 800cb5a:	2000      	movs	r0, #0
 800cb5c:	4770      	bx	lr
 800cb5e:	2020      	movs	r0, #32
 800cb60:	4770      	bx	lr
	...

0800cb64 <__i2b>:
 800cb64:	b510      	push	{r4, lr}
 800cb66:	460c      	mov	r4, r1
 800cb68:	2101      	movs	r1, #1
 800cb6a:	f7ff feb9 	bl	800c8e0 <_Balloc>
 800cb6e:	4602      	mov	r2, r0
 800cb70:	b928      	cbnz	r0, 800cb7e <__i2b+0x1a>
 800cb72:	4b05      	ldr	r3, [pc, #20]	; (800cb88 <__i2b+0x24>)
 800cb74:	4805      	ldr	r0, [pc, #20]	; (800cb8c <__i2b+0x28>)
 800cb76:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800cb7a:	f7fe fa59 	bl	800b030 <__assert_func>
 800cb7e:	2301      	movs	r3, #1
 800cb80:	6144      	str	r4, [r0, #20]
 800cb82:	6103      	str	r3, [r0, #16]
 800cb84:	bd10      	pop	{r4, pc}
 800cb86:	bf00      	nop
 800cb88:	0800e0ac 	.word	0x0800e0ac
 800cb8c:	0800e19c 	.word	0x0800e19c

0800cb90 <__multiply>:
 800cb90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb94:	4691      	mov	r9, r2
 800cb96:	690a      	ldr	r2, [r1, #16]
 800cb98:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cb9c:	429a      	cmp	r2, r3
 800cb9e:	bfb8      	it	lt
 800cba0:	460b      	movlt	r3, r1
 800cba2:	460c      	mov	r4, r1
 800cba4:	bfbc      	itt	lt
 800cba6:	464c      	movlt	r4, r9
 800cba8:	4699      	movlt	r9, r3
 800cbaa:	6927      	ldr	r7, [r4, #16]
 800cbac:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cbb0:	68a3      	ldr	r3, [r4, #8]
 800cbb2:	6861      	ldr	r1, [r4, #4]
 800cbb4:	eb07 060a 	add.w	r6, r7, sl
 800cbb8:	42b3      	cmp	r3, r6
 800cbba:	b085      	sub	sp, #20
 800cbbc:	bfb8      	it	lt
 800cbbe:	3101      	addlt	r1, #1
 800cbc0:	f7ff fe8e 	bl	800c8e0 <_Balloc>
 800cbc4:	b930      	cbnz	r0, 800cbd4 <__multiply+0x44>
 800cbc6:	4602      	mov	r2, r0
 800cbc8:	4b44      	ldr	r3, [pc, #272]	; (800ccdc <__multiply+0x14c>)
 800cbca:	4845      	ldr	r0, [pc, #276]	; (800cce0 <__multiply+0x150>)
 800cbcc:	f240 115d 	movw	r1, #349	; 0x15d
 800cbd0:	f7fe fa2e 	bl	800b030 <__assert_func>
 800cbd4:	f100 0514 	add.w	r5, r0, #20
 800cbd8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cbdc:	462b      	mov	r3, r5
 800cbde:	2200      	movs	r2, #0
 800cbe0:	4543      	cmp	r3, r8
 800cbe2:	d321      	bcc.n	800cc28 <__multiply+0x98>
 800cbe4:	f104 0314 	add.w	r3, r4, #20
 800cbe8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800cbec:	f109 0314 	add.w	r3, r9, #20
 800cbf0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800cbf4:	9202      	str	r2, [sp, #8]
 800cbf6:	1b3a      	subs	r2, r7, r4
 800cbf8:	3a15      	subs	r2, #21
 800cbfa:	f022 0203 	bic.w	r2, r2, #3
 800cbfe:	3204      	adds	r2, #4
 800cc00:	f104 0115 	add.w	r1, r4, #21
 800cc04:	428f      	cmp	r7, r1
 800cc06:	bf38      	it	cc
 800cc08:	2204      	movcc	r2, #4
 800cc0a:	9201      	str	r2, [sp, #4]
 800cc0c:	9a02      	ldr	r2, [sp, #8]
 800cc0e:	9303      	str	r3, [sp, #12]
 800cc10:	429a      	cmp	r2, r3
 800cc12:	d80c      	bhi.n	800cc2e <__multiply+0x9e>
 800cc14:	2e00      	cmp	r6, #0
 800cc16:	dd03      	ble.n	800cc20 <__multiply+0x90>
 800cc18:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d05a      	beq.n	800ccd6 <__multiply+0x146>
 800cc20:	6106      	str	r6, [r0, #16]
 800cc22:	b005      	add	sp, #20
 800cc24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc28:	f843 2b04 	str.w	r2, [r3], #4
 800cc2c:	e7d8      	b.n	800cbe0 <__multiply+0x50>
 800cc2e:	f8b3 a000 	ldrh.w	sl, [r3]
 800cc32:	f1ba 0f00 	cmp.w	sl, #0
 800cc36:	d024      	beq.n	800cc82 <__multiply+0xf2>
 800cc38:	f104 0e14 	add.w	lr, r4, #20
 800cc3c:	46a9      	mov	r9, r5
 800cc3e:	f04f 0c00 	mov.w	ip, #0
 800cc42:	f85e 2b04 	ldr.w	r2, [lr], #4
 800cc46:	f8d9 1000 	ldr.w	r1, [r9]
 800cc4a:	fa1f fb82 	uxth.w	fp, r2
 800cc4e:	b289      	uxth	r1, r1
 800cc50:	fb0a 110b 	mla	r1, sl, fp, r1
 800cc54:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800cc58:	f8d9 2000 	ldr.w	r2, [r9]
 800cc5c:	4461      	add	r1, ip
 800cc5e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cc62:	fb0a c20b 	mla	r2, sl, fp, ip
 800cc66:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800cc6a:	b289      	uxth	r1, r1
 800cc6c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800cc70:	4577      	cmp	r7, lr
 800cc72:	f849 1b04 	str.w	r1, [r9], #4
 800cc76:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cc7a:	d8e2      	bhi.n	800cc42 <__multiply+0xb2>
 800cc7c:	9a01      	ldr	r2, [sp, #4]
 800cc7e:	f845 c002 	str.w	ip, [r5, r2]
 800cc82:	9a03      	ldr	r2, [sp, #12]
 800cc84:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800cc88:	3304      	adds	r3, #4
 800cc8a:	f1b9 0f00 	cmp.w	r9, #0
 800cc8e:	d020      	beq.n	800ccd2 <__multiply+0x142>
 800cc90:	6829      	ldr	r1, [r5, #0]
 800cc92:	f104 0c14 	add.w	ip, r4, #20
 800cc96:	46ae      	mov	lr, r5
 800cc98:	f04f 0a00 	mov.w	sl, #0
 800cc9c:	f8bc b000 	ldrh.w	fp, [ip]
 800cca0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800cca4:	fb09 220b 	mla	r2, r9, fp, r2
 800cca8:	4492      	add	sl, r2
 800ccaa:	b289      	uxth	r1, r1
 800ccac:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ccb0:	f84e 1b04 	str.w	r1, [lr], #4
 800ccb4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ccb8:	f8be 1000 	ldrh.w	r1, [lr]
 800ccbc:	0c12      	lsrs	r2, r2, #16
 800ccbe:	fb09 1102 	mla	r1, r9, r2, r1
 800ccc2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ccc6:	4567      	cmp	r7, ip
 800ccc8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800cccc:	d8e6      	bhi.n	800cc9c <__multiply+0x10c>
 800ccce:	9a01      	ldr	r2, [sp, #4]
 800ccd0:	50a9      	str	r1, [r5, r2]
 800ccd2:	3504      	adds	r5, #4
 800ccd4:	e79a      	b.n	800cc0c <__multiply+0x7c>
 800ccd6:	3e01      	subs	r6, #1
 800ccd8:	e79c      	b.n	800cc14 <__multiply+0x84>
 800ccda:	bf00      	nop
 800ccdc:	0800e0ac 	.word	0x0800e0ac
 800cce0:	0800e19c 	.word	0x0800e19c

0800cce4 <__pow5mult>:
 800cce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cce8:	4615      	mov	r5, r2
 800ccea:	f012 0203 	ands.w	r2, r2, #3
 800ccee:	4606      	mov	r6, r0
 800ccf0:	460f      	mov	r7, r1
 800ccf2:	d007      	beq.n	800cd04 <__pow5mult+0x20>
 800ccf4:	4c25      	ldr	r4, [pc, #148]	; (800cd8c <__pow5mult+0xa8>)
 800ccf6:	3a01      	subs	r2, #1
 800ccf8:	2300      	movs	r3, #0
 800ccfa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ccfe:	f7ff fe51 	bl	800c9a4 <__multadd>
 800cd02:	4607      	mov	r7, r0
 800cd04:	10ad      	asrs	r5, r5, #2
 800cd06:	d03d      	beq.n	800cd84 <__pow5mult+0xa0>
 800cd08:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800cd0a:	b97c      	cbnz	r4, 800cd2c <__pow5mult+0x48>
 800cd0c:	2010      	movs	r0, #16
 800cd0e:	f7ff fdcd 	bl	800c8ac <malloc>
 800cd12:	4602      	mov	r2, r0
 800cd14:	6270      	str	r0, [r6, #36]	; 0x24
 800cd16:	b928      	cbnz	r0, 800cd24 <__pow5mult+0x40>
 800cd18:	4b1d      	ldr	r3, [pc, #116]	; (800cd90 <__pow5mult+0xac>)
 800cd1a:	481e      	ldr	r0, [pc, #120]	; (800cd94 <__pow5mult+0xb0>)
 800cd1c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800cd20:	f7fe f986 	bl	800b030 <__assert_func>
 800cd24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cd28:	6004      	str	r4, [r0, #0]
 800cd2a:	60c4      	str	r4, [r0, #12]
 800cd2c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800cd30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cd34:	b94c      	cbnz	r4, 800cd4a <__pow5mult+0x66>
 800cd36:	f240 2171 	movw	r1, #625	; 0x271
 800cd3a:	4630      	mov	r0, r6
 800cd3c:	f7ff ff12 	bl	800cb64 <__i2b>
 800cd40:	2300      	movs	r3, #0
 800cd42:	f8c8 0008 	str.w	r0, [r8, #8]
 800cd46:	4604      	mov	r4, r0
 800cd48:	6003      	str	r3, [r0, #0]
 800cd4a:	f04f 0900 	mov.w	r9, #0
 800cd4e:	07eb      	lsls	r3, r5, #31
 800cd50:	d50a      	bpl.n	800cd68 <__pow5mult+0x84>
 800cd52:	4639      	mov	r1, r7
 800cd54:	4622      	mov	r2, r4
 800cd56:	4630      	mov	r0, r6
 800cd58:	f7ff ff1a 	bl	800cb90 <__multiply>
 800cd5c:	4639      	mov	r1, r7
 800cd5e:	4680      	mov	r8, r0
 800cd60:	4630      	mov	r0, r6
 800cd62:	f7ff fdfd 	bl	800c960 <_Bfree>
 800cd66:	4647      	mov	r7, r8
 800cd68:	106d      	asrs	r5, r5, #1
 800cd6a:	d00b      	beq.n	800cd84 <__pow5mult+0xa0>
 800cd6c:	6820      	ldr	r0, [r4, #0]
 800cd6e:	b938      	cbnz	r0, 800cd80 <__pow5mult+0x9c>
 800cd70:	4622      	mov	r2, r4
 800cd72:	4621      	mov	r1, r4
 800cd74:	4630      	mov	r0, r6
 800cd76:	f7ff ff0b 	bl	800cb90 <__multiply>
 800cd7a:	6020      	str	r0, [r4, #0]
 800cd7c:	f8c0 9000 	str.w	r9, [r0]
 800cd80:	4604      	mov	r4, r0
 800cd82:	e7e4      	b.n	800cd4e <__pow5mult+0x6a>
 800cd84:	4638      	mov	r0, r7
 800cd86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd8a:	bf00      	nop
 800cd8c:	0800e2e8 	.word	0x0800e2e8
 800cd90:	0800e03a 	.word	0x0800e03a
 800cd94:	0800e19c 	.word	0x0800e19c

0800cd98 <__lshift>:
 800cd98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd9c:	460c      	mov	r4, r1
 800cd9e:	6849      	ldr	r1, [r1, #4]
 800cda0:	6923      	ldr	r3, [r4, #16]
 800cda2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cda6:	68a3      	ldr	r3, [r4, #8]
 800cda8:	4607      	mov	r7, r0
 800cdaa:	4691      	mov	r9, r2
 800cdac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cdb0:	f108 0601 	add.w	r6, r8, #1
 800cdb4:	42b3      	cmp	r3, r6
 800cdb6:	db0b      	blt.n	800cdd0 <__lshift+0x38>
 800cdb8:	4638      	mov	r0, r7
 800cdba:	f7ff fd91 	bl	800c8e0 <_Balloc>
 800cdbe:	4605      	mov	r5, r0
 800cdc0:	b948      	cbnz	r0, 800cdd6 <__lshift+0x3e>
 800cdc2:	4602      	mov	r2, r0
 800cdc4:	4b2a      	ldr	r3, [pc, #168]	; (800ce70 <__lshift+0xd8>)
 800cdc6:	482b      	ldr	r0, [pc, #172]	; (800ce74 <__lshift+0xdc>)
 800cdc8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800cdcc:	f7fe f930 	bl	800b030 <__assert_func>
 800cdd0:	3101      	adds	r1, #1
 800cdd2:	005b      	lsls	r3, r3, #1
 800cdd4:	e7ee      	b.n	800cdb4 <__lshift+0x1c>
 800cdd6:	2300      	movs	r3, #0
 800cdd8:	f100 0114 	add.w	r1, r0, #20
 800cddc:	f100 0210 	add.w	r2, r0, #16
 800cde0:	4618      	mov	r0, r3
 800cde2:	4553      	cmp	r3, sl
 800cde4:	db37      	blt.n	800ce56 <__lshift+0xbe>
 800cde6:	6920      	ldr	r0, [r4, #16]
 800cde8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cdec:	f104 0314 	add.w	r3, r4, #20
 800cdf0:	f019 091f 	ands.w	r9, r9, #31
 800cdf4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cdf8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800cdfc:	d02f      	beq.n	800ce5e <__lshift+0xc6>
 800cdfe:	f1c9 0e20 	rsb	lr, r9, #32
 800ce02:	468a      	mov	sl, r1
 800ce04:	f04f 0c00 	mov.w	ip, #0
 800ce08:	681a      	ldr	r2, [r3, #0]
 800ce0a:	fa02 f209 	lsl.w	r2, r2, r9
 800ce0e:	ea42 020c 	orr.w	r2, r2, ip
 800ce12:	f84a 2b04 	str.w	r2, [sl], #4
 800ce16:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce1a:	4298      	cmp	r0, r3
 800ce1c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ce20:	d8f2      	bhi.n	800ce08 <__lshift+0x70>
 800ce22:	1b03      	subs	r3, r0, r4
 800ce24:	3b15      	subs	r3, #21
 800ce26:	f023 0303 	bic.w	r3, r3, #3
 800ce2a:	3304      	adds	r3, #4
 800ce2c:	f104 0215 	add.w	r2, r4, #21
 800ce30:	4290      	cmp	r0, r2
 800ce32:	bf38      	it	cc
 800ce34:	2304      	movcc	r3, #4
 800ce36:	f841 c003 	str.w	ip, [r1, r3]
 800ce3a:	f1bc 0f00 	cmp.w	ip, #0
 800ce3e:	d001      	beq.n	800ce44 <__lshift+0xac>
 800ce40:	f108 0602 	add.w	r6, r8, #2
 800ce44:	3e01      	subs	r6, #1
 800ce46:	4638      	mov	r0, r7
 800ce48:	612e      	str	r6, [r5, #16]
 800ce4a:	4621      	mov	r1, r4
 800ce4c:	f7ff fd88 	bl	800c960 <_Bfree>
 800ce50:	4628      	mov	r0, r5
 800ce52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce56:	f842 0f04 	str.w	r0, [r2, #4]!
 800ce5a:	3301      	adds	r3, #1
 800ce5c:	e7c1      	b.n	800cde2 <__lshift+0x4a>
 800ce5e:	3904      	subs	r1, #4
 800ce60:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce64:	f841 2f04 	str.w	r2, [r1, #4]!
 800ce68:	4298      	cmp	r0, r3
 800ce6a:	d8f9      	bhi.n	800ce60 <__lshift+0xc8>
 800ce6c:	e7ea      	b.n	800ce44 <__lshift+0xac>
 800ce6e:	bf00      	nop
 800ce70:	0800e0ac 	.word	0x0800e0ac
 800ce74:	0800e19c 	.word	0x0800e19c

0800ce78 <__mcmp>:
 800ce78:	b530      	push	{r4, r5, lr}
 800ce7a:	6902      	ldr	r2, [r0, #16]
 800ce7c:	690c      	ldr	r4, [r1, #16]
 800ce7e:	1b12      	subs	r2, r2, r4
 800ce80:	d10e      	bne.n	800cea0 <__mcmp+0x28>
 800ce82:	f100 0314 	add.w	r3, r0, #20
 800ce86:	3114      	adds	r1, #20
 800ce88:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ce8c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ce90:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ce94:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ce98:	42a5      	cmp	r5, r4
 800ce9a:	d003      	beq.n	800cea4 <__mcmp+0x2c>
 800ce9c:	d305      	bcc.n	800ceaa <__mcmp+0x32>
 800ce9e:	2201      	movs	r2, #1
 800cea0:	4610      	mov	r0, r2
 800cea2:	bd30      	pop	{r4, r5, pc}
 800cea4:	4283      	cmp	r3, r0
 800cea6:	d3f3      	bcc.n	800ce90 <__mcmp+0x18>
 800cea8:	e7fa      	b.n	800cea0 <__mcmp+0x28>
 800ceaa:	f04f 32ff 	mov.w	r2, #4294967295
 800ceae:	e7f7      	b.n	800cea0 <__mcmp+0x28>

0800ceb0 <__mdiff>:
 800ceb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ceb4:	460c      	mov	r4, r1
 800ceb6:	4606      	mov	r6, r0
 800ceb8:	4611      	mov	r1, r2
 800ceba:	4620      	mov	r0, r4
 800cebc:	4690      	mov	r8, r2
 800cebe:	f7ff ffdb 	bl	800ce78 <__mcmp>
 800cec2:	1e05      	subs	r5, r0, #0
 800cec4:	d110      	bne.n	800cee8 <__mdiff+0x38>
 800cec6:	4629      	mov	r1, r5
 800cec8:	4630      	mov	r0, r6
 800ceca:	f7ff fd09 	bl	800c8e0 <_Balloc>
 800cece:	b930      	cbnz	r0, 800cede <__mdiff+0x2e>
 800ced0:	4b3a      	ldr	r3, [pc, #232]	; (800cfbc <__mdiff+0x10c>)
 800ced2:	4602      	mov	r2, r0
 800ced4:	f240 2132 	movw	r1, #562	; 0x232
 800ced8:	4839      	ldr	r0, [pc, #228]	; (800cfc0 <__mdiff+0x110>)
 800ceda:	f7fe f8a9 	bl	800b030 <__assert_func>
 800cede:	2301      	movs	r3, #1
 800cee0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cee4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cee8:	bfa4      	itt	ge
 800ceea:	4643      	movge	r3, r8
 800ceec:	46a0      	movge	r8, r4
 800ceee:	4630      	mov	r0, r6
 800cef0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cef4:	bfa6      	itte	ge
 800cef6:	461c      	movge	r4, r3
 800cef8:	2500      	movge	r5, #0
 800cefa:	2501      	movlt	r5, #1
 800cefc:	f7ff fcf0 	bl	800c8e0 <_Balloc>
 800cf00:	b920      	cbnz	r0, 800cf0c <__mdiff+0x5c>
 800cf02:	4b2e      	ldr	r3, [pc, #184]	; (800cfbc <__mdiff+0x10c>)
 800cf04:	4602      	mov	r2, r0
 800cf06:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cf0a:	e7e5      	b.n	800ced8 <__mdiff+0x28>
 800cf0c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cf10:	6926      	ldr	r6, [r4, #16]
 800cf12:	60c5      	str	r5, [r0, #12]
 800cf14:	f104 0914 	add.w	r9, r4, #20
 800cf18:	f108 0514 	add.w	r5, r8, #20
 800cf1c:	f100 0e14 	add.w	lr, r0, #20
 800cf20:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cf24:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cf28:	f108 0210 	add.w	r2, r8, #16
 800cf2c:	46f2      	mov	sl, lr
 800cf2e:	2100      	movs	r1, #0
 800cf30:	f859 3b04 	ldr.w	r3, [r9], #4
 800cf34:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cf38:	fa1f f883 	uxth.w	r8, r3
 800cf3c:	fa11 f18b 	uxtah	r1, r1, fp
 800cf40:	0c1b      	lsrs	r3, r3, #16
 800cf42:	eba1 0808 	sub.w	r8, r1, r8
 800cf46:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cf4a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cf4e:	fa1f f888 	uxth.w	r8, r8
 800cf52:	1419      	asrs	r1, r3, #16
 800cf54:	454e      	cmp	r6, r9
 800cf56:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cf5a:	f84a 3b04 	str.w	r3, [sl], #4
 800cf5e:	d8e7      	bhi.n	800cf30 <__mdiff+0x80>
 800cf60:	1b33      	subs	r3, r6, r4
 800cf62:	3b15      	subs	r3, #21
 800cf64:	f023 0303 	bic.w	r3, r3, #3
 800cf68:	3304      	adds	r3, #4
 800cf6a:	3415      	adds	r4, #21
 800cf6c:	42a6      	cmp	r6, r4
 800cf6e:	bf38      	it	cc
 800cf70:	2304      	movcc	r3, #4
 800cf72:	441d      	add	r5, r3
 800cf74:	4473      	add	r3, lr
 800cf76:	469e      	mov	lr, r3
 800cf78:	462e      	mov	r6, r5
 800cf7a:	4566      	cmp	r6, ip
 800cf7c:	d30e      	bcc.n	800cf9c <__mdiff+0xec>
 800cf7e:	f10c 0203 	add.w	r2, ip, #3
 800cf82:	1b52      	subs	r2, r2, r5
 800cf84:	f022 0203 	bic.w	r2, r2, #3
 800cf88:	3d03      	subs	r5, #3
 800cf8a:	45ac      	cmp	ip, r5
 800cf8c:	bf38      	it	cc
 800cf8e:	2200      	movcc	r2, #0
 800cf90:	441a      	add	r2, r3
 800cf92:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800cf96:	b17b      	cbz	r3, 800cfb8 <__mdiff+0x108>
 800cf98:	6107      	str	r7, [r0, #16]
 800cf9a:	e7a3      	b.n	800cee4 <__mdiff+0x34>
 800cf9c:	f856 8b04 	ldr.w	r8, [r6], #4
 800cfa0:	fa11 f288 	uxtah	r2, r1, r8
 800cfa4:	1414      	asrs	r4, r2, #16
 800cfa6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cfaa:	b292      	uxth	r2, r2
 800cfac:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cfb0:	f84e 2b04 	str.w	r2, [lr], #4
 800cfb4:	1421      	asrs	r1, r4, #16
 800cfb6:	e7e0      	b.n	800cf7a <__mdiff+0xca>
 800cfb8:	3f01      	subs	r7, #1
 800cfba:	e7ea      	b.n	800cf92 <__mdiff+0xe2>
 800cfbc:	0800e0ac 	.word	0x0800e0ac
 800cfc0:	0800e19c 	.word	0x0800e19c

0800cfc4 <__ulp>:
 800cfc4:	b082      	sub	sp, #8
 800cfc6:	ed8d 0b00 	vstr	d0, [sp]
 800cfca:	9b01      	ldr	r3, [sp, #4]
 800cfcc:	4912      	ldr	r1, [pc, #72]	; (800d018 <__ulp+0x54>)
 800cfce:	4019      	ands	r1, r3
 800cfd0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800cfd4:	2900      	cmp	r1, #0
 800cfd6:	dd05      	ble.n	800cfe4 <__ulp+0x20>
 800cfd8:	2200      	movs	r2, #0
 800cfda:	460b      	mov	r3, r1
 800cfdc:	ec43 2b10 	vmov	d0, r2, r3
 800cfe0:	b002      	add	sp, #8
 800cfe2:	4770      	bx	lr
 800cfe4:	4249      	negs	r1, r1
 800cfe6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800cfea:	ea4f 5021 	mov.w	r0, r1, asr #20
 800cfee:	f04f 0200 	mov.w	r2, #0
 800cff2:	f04f 0300 	mov.w	r3, #0
 800cff6:	da04      	bge.n	800d002 <__ulp+0x3e>
 800cff8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800cffc:	fa41 f300 	asr.w	r3, r1, r0
 800d000:	e7ec      	b.n	800cfdc <__ulp+0x18>
 800d002:	f1a0 0114 	sub.w	r1, r0, #20
 800d006:	291e      	cmp	r1, #30
 800d008:	bfda      	itte	le
 800d00a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800d00e:	fa20 f101 	lsrle.w	r1, r0, r1
 800d012:	2101      	movgt	r1, #1
 800d014:	460a      	mov	r2, r1
 800d016:	e7e1      	b.n	800cfdc <__ulp+0x18>
 800d018:	7ff00000 	.word	0x7ff00000

0800d01c <__b2d>:
 800d01c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d01e:	6905      	ldr	r5, [r0, #16]
 800d020:	f100 0714 	add.w	r7, r0, #20
 800d024:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800d028:	1f2e      	subs	r6, r5, #4
 800d02a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d02e:	4620      	mov	r0, r4
 800d030:	f7ff fd48 	bl	800cac4 <__hi0bits>
 800d034:	f1c0 0320 	rsb	r3, r0, #32
 800d038:	280a      	cmp	r0, #10
 800d03a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800d0b8 <__b2d+0x9c>
 800d03e:	600b      	str	r3, [r1, #0]
 800d040:	dc14      	bgt.n	800d06c <__b2d+0x50>
 800d042:	f1c0 0e0b 	rsb	lr, r0, #11
 800d046:	fa24 f10e 	lsr.w	r1, r4, lr
 800d04a:	42b7      	cmp	r7, r6
 800d04c:	ea41 030c 	orr.w	r3, r1, ip
 800d050:	bf34      	ite	cc
 800d052:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d056:	2100      	movcs	r1, #0
 800d058:	3015      	adds	r0, #21
 800d05a:	fa04 f000 	lsl.w	r0, r4, r0
 800d05e:	fa21 f10e 	lsr.w	r1, r1, lr
 800d062:	ea40 0201 	orr.w	r2, r0, r1
 800d066:	ec43 2b10 	vmov	d0, r2, r3
 800d06a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d06c:	42b7      	cmp	r7, r6
 800d06e:	bf3a      	itte	cc
 800d070:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d074:	f1a5 0608 	subcc.w	r6, r5, #8
 800d078:	2100      	movcs	r1, #0
 800d07a:	380b      	subs	r0, #11
 800d07c:	d017      	beq.n	800d0ae <__b2d+0x92>
 800d07e:	f1c0 0c20 	rsb	ip, r0, #32
 800d082:	fa04 f500 	lsl.w	r5, r4, r0
 800d086:	42be      	cmp	r6, r7
 800d088:	fa21 f40c 	lsr.w	r4, r1, ip
 800d08c:	ea45 0504 	orr.w	r5, r5, r4
 800d090:	bf8c      	ite	hi
 800d092:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800d096:	2400      	movls	r4, #0
 800d098:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800d09c:	fa01 f000 	lsl.w	r0, r1, r0
 800d0a0:	fa24 f40c 	lsr.w	r4, r4, ip
 800d0a4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d0a8:	ea40 0204 	orr.w	r2, r0, r4
 800d0ac:	e7db      	b.n	800d066 <__b2d+0x4a>
 800d0ae:	ea44 030c 	orr.w	r3, r4, ip
 800d0b2:	460a      	mov	r2, r1
 800d0b4:	e7d7      	b.n	800d066 <__b2d+0x4a>
 800d0b6:	bf00      	nop
 800d0b8:	3ff00000 	.word	0x3ff00000

0800d0bc <__d2b>:
 800d0bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d0c0:	4689      	mov	r9, r1
 800d0c2:	2101      	movs	r1, #1
 800d0c4:	ec57 6b10 	vmov	r6, r7, d0
 800d0c8:	4690      	mov	r8, r2
 800d0ca:	f7ff fc09 	bl	800c8e0 <_Balloc>
 800d0ce:	4604      	mov	r4, r0
 800d0d0:	b930      	cbnz	r0, 800d0e0 <__d2b+0x24>
 800d0d2:	4602      	mov	r2, r0
 800d0d4:	4b25      	ldr	r3, [pc, #148]	; (800d16c <__d2b+0xb0>)
 800d0d6:	4826      	ldr	r0, [pc, #152]	; (800d170 <__d2b+0xb4>)
 800d0d8:	f240 310a 	movw	r1, #778	; 0x30a
 800d0dc:	f7fd ffa8 	bl	800b030 <__assert_func>
 800d0e0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d0e4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d0e8:	bb35      	cbnz	r5, 800d138 <__d2b+0x7c>
 800d0ea:	2e00      	cmp	r6, #0
 800d0ec:	9301      	str	r3, [sp, #4]
 800d0ee:	d028      	beq.n	800d142 <__d2b+0x86>
 800d0f0:	4668      	mov	r0, sp
 800d0f2:	9600      	str	r6, [sp, #0]
 800d0f4:	f7ff fd06 	bl	800cb04 <__lo0bits>
 800d0f8:	9900      	ldr	r1, [sp, #0]
 800d0fa:	b300      	cbz	r0, 800d13e <__d2b+0x82>
 800d0fc:	9a01      	ldr	r2, [sp, #4]
 800d0fe:	f1c0 0320 	rsb	r3, r0, #32
 800d102:	fa02 f303 	lsl.w	r3, r2, r3
 800d106:	430b      	orrs	r3, r1
 800d108:	40c2      	lsrs	r2, r0
 800d10a:	6163      	str	r3, [r4, #20]
 800d10c:	9201      	str	r2, [sp, #4]
 800d10e:	9b01      	ldr	r3, [sp, #4]
 800d110:	61a3      	str	r3, [r4, #24]
 800d112:	2b00      	cmp	r3, #0
 800d114:	bf14      	ite	ne
 800d116:	2202      	movne	r2, #2
 800d118:	2201      	moveq	r2, #1
 800d11a:	6122      	str	r2, [r4, #16]
 800d11c:	b1d5      	cbz	r5, 800d154 <__d2b+0x98>
 800d11e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d122:	4405      	add	r5, r0
 800d124:	f8c9 5000 	str.w	r5, [r9]
 800d128:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d12c:	f8c8 0000 	str.w	r0, [r8]
 800d130:	4620      	mov	r0, r4
 800d132:	b003      	add	sp, #12
 800d134:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d138:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d13c:	e7d5      	b.n	800d0ea <__d2b+0x2e>
 800d13e:	6161      	str	r1, [r4, #20]
 800d140:	e7e5      	b.n	800d10e <__d2b+0x52>
 800d142:	a801      	add	r0, sp, #4
 800d144:	f7ff fcde 	bl	800cb04 <__lo0bits>
 800d148:	9b01      	ldr	r3, [sp, #4]
 800d14a:	6163      	str	r3, [r4, #20]
 800d14c:	2201      	movs	r2, #1
 800d14e:	6122      	str	r2, [r4, #16]
 800d150:	3020      	adds	r0, #32
 800d152:	e7e3      	b.n	800d11c <__d2b+0x60>
 800d154:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d158:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d15c:	f8c9 0000 	str.w	r0, [r9]
 800d160:	6918      	ldr	r0, [r3, #16]
 800d162:	f7ff fcaf 	bl	800cac4 <__hi0bits>
 800d166:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d16a:	e7df      	b.n	800d12c <__d2b+0x70>
 800d16c:	0800e0ac 	.word	0x0800e0ac
 800d170:	0800e19c 	.word	0x0800e19c

0800d174 <__ratio>:
 800d174:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d178:	4688      	mov	r8, r1
 800d17a:	4669      	mov	r1, sp
 800d17c:	4681      	mov	r9, r0
 800d17e:	f7ff ff4d 	bl	800d01c <__b2d>
 800d182:	a901      	add	r1, sp, #4
 800d184:	4640      	mov	r0, r8
 800d186:	ec55 4b10 	vmov	r4, r5, d0
 800d18a:	f7ff ff47 	bl	800d01c <__b2d>
 800d18e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d192:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d196:	eba3 0c02 	sub.w	ip, r3, r2
 800d19a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d19e:	1a9b      	subs	r3, r3, r2
 800d1a0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d1a4:	ec51 0b10 	vmov	r0, r1, d0
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	bfd6      	itet	le
 800d1ac:	460a      	movle	r2, r1
 800d1ae:	462a      	movgt	r2, r5
 800d1b0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d1b4:	468b      	mov	fp, r1
 800d1b6:	462f      	mov	r7, r5
 800d1b8:	bfd4      	ite	le
 800d1ba:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d1be:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d1c2:	4620      	mov	r0, r4
 800d1c4:	ee10 2a10 	vmov	r2, s0
 800d1c8:	465b      	mov	r3, fp
 800d1ca:	4639      	mov	r1, r7
 800d1cc:	f7f3 fb3e 	bl	800084c <__aeabi_ddiv>
 800d1d0:	ec41 0b10 	vmov	d0, r0, r1
 800d1d4:	b003      	add	sp, #12
 800d1d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d1da <__copybits>:
 800d1da:	3901      	subs	r1, #1
 800d1dc:	b570      	push	{r4, r5, r6, lr}
 800d1de:	1149      	asrs	r1, r1, #5
 800d1e0:	6914      	ldr	r4, [r2, #16]
 800d1e2:	3101      	adds	r1, #1
 800d1e4:	f102 0314 	add.w	r3, r2, #20
 800d1e8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d1ec:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d1f0:	1f05      	subs	r5, r0, #4
 800d1f2:	42a3      	cmp	r3, r4
 800d1f4:	d30c      	bcc.n	800d210 <__copybits+0x36>
 800d1f6:	1aa3      	subs	r3, r4, r2
 800d1f8:	3b11      	subs	r3, #17
 800d1fa:	f023 0303 	bic.w	r3, r3, #3
 800d1fe:	3211      	adds	r2, #17
 800d200:	42a2      	cmp	r2, r4
 800d202:	bf88      	it	hi
 800d204:	2300      	movhi	r3, #0
 800d206:	4418      	add	r0, r3
 800d208:	2300      	movs	r3, #0
 800d20a:	4288      	cmp	r0, r1
 800d20c:	d305      	bcc.n	800d21a <__copybits+0x40>
 800d20e:	bd70      	pop	{r4, r5, r6, pc}
 800d210:	f853 6b04 	ldr.w	r6, [r3], #4
 800d214:	f845 6f04 	str.w	r6, [r5, #4]!
 800d218:	e7eb      	b.n	800d1f2 <__copybits+0x18>
 800d21a:	f840 3b04 	str.w	r3, [r0], #4
 800d21e:	e7f4      	b.n	800d20a <__copybits+0x30>

0800d220 <__any_on>:
 800d220:	f100 0214 	add.w	r2, r0, #20
 800d224:	6900      	ldr	r0, [r0, #16]
 800d226:	114b      	asrs	r3, r1, #5
 800d228:	4298      	cmp	r0, r3
 800d22a:	b510      	push	{r4, lr}
 800d22c:	db11      	blt.n	800d252 <__any_on+0x32>
 800d22e:	dd0a      	ble.n	800d246 <__any_on+0x26>
 800d230:	f011 011f 	ands.w	r1, r1, #31
 800d234:	d007      	beq.n	800d246 <__any_on+0x26>
 800d236:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d23a:	fa24 f001 	lsr.w	r0, r4, r1
 800d23e:	fa00 f101 	lsl.w	r1, r0, r1
 800d242:	428c      	cmp	r4, r1
 800d244:	d10b      	bne.n	800d25e <__any_on+0x3e>
 800d246:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d24a:	4293      	cmp	r3, r2
 800d24c:	d803      	bhi.n	800d256 <__any_on+0x36>
 800d24e:	2000      	movs	r0, #0
 800d250:	bd10      	pop	{r4, pc}
 800d252:	4603      	mov	r3, r0
 800d254:	e7f7      	b.n	800d246 <__any_on+0x26>
 800d256:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d25a:	2900      	cmp	r1, #0
 800d25c:	d0f5      	beq.n	800d24a <__any_on+0x2a>
 800d25e:	2001      	movs	r0, #1
 800d260:	e7f6      	b.n	800d250 <__any_on+0x30>

0800d262 <_calloc_r>:
 800d262:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d264:	fba1 2402 	umull	r2, r4, r1, r2
 800d268:	b94c      	cbnz	r4, 800d27e <_calloc_r+0x1c>
 800d26a:	4611      	mov	r1, r2
 800d26c:	9201      	str	r2, [sp, #4]
 800d26e:	f000 f87b 	bl	800d368 <_malloc_r>
 800d272:	9a01      	ldr	r2, [sp, #4]
 800d274:	4605      	mov	r5, r0
 800d276:	b930      	cbnz	r0, 800d286 <_calloc_r+0x24>
 800d278:	4628      	mov	r0, r5
 800d27a:	b003      	add	sp, #12
 800d27c:	bd30      	pop	{r4, r5, pc}
 800d27e:	220c      	movs	r2, #12
 800d280:	6002      	str	r2, [r0, #0]
 800d282:	2500      	movs	r5, #0
 800d284:	e7f8      	b.n	800d278 <_calloc_r+0x16>
 800d286:	4621      	mov	r1, r4
 800d288:	f7fc f8be 	bl	8009408 <memset>
 800d28c:	e7f4      	b.n	800d278 <_calloc_r+0x16>
	...

0800d290 <_free_r>:
 800d290:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d292:	2900      	cmp	r1, #0
 800d294:	d044      	beq.n	800d320 <_free_r+0x90>
 800d296:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d29a:	9001      	str	r0, [sp, #4]
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	f1a1 0404 	sub.w	r4, r1, #4
 800d2a2:	bfb8      	it	lt
 800d2a4:	18e4      	addlt	r4, r4, r3
 800d2a6:	f000 fc7f 	bl	800dba8 <__malloc_lock>
 800d2aa:	4a1e      	ldr	r2, [pc, #120]	; (800d324 <_free_r+0x94>)
 800d2ac:	9801      	ldr	r0, [sp, #4]
 800d2ae:	6813      	ldr	r3, [r2, #0]
 800d2b0:	b933      	cbnz	r3, 800d2c0 <_free_r+0x30>
 800d2b2:	6063      	str	r3, [r4, #4]
 800d2b4:	6014      	str	r4, [r2, #0]
 800d2b6:	b003      	add	sp, #12
 800d2b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d2bc:	f000 bc7a 	b.w	800dbb4 <__malloc_unlock>
 800d2c0:	42a3      	cmp	r3, r4
 800d2c2:	d908      	bls.n	800d2d6 <_free_r+0x46>
 800d2c4:	6825      	ldr	r5, [r4, #0]
 800d2c6:	1961      	adds	r1, r4, r5
 800d2c8:	428b      	cmp	r3, r1
 800d2ca:	bf01      	itttt	eq
 800d2cc:	6819      	ldreq	r1, [r3, #0]
 800d2ce:	685b      	ldreq	r3, [r3, #4]
 800d2d0:	1949      	addeq	r1, r1, r5
 800d2d2:	6021      	streq	r1, [r4, #0]
 800d2d4:	e7ed      	b.n	800d2b2 <_free_r+0x22>
 800d2d6:	461a      	mov	r2, r3
 800d2d8:	685b      	ldr	r3, [r3, #4]
 800d2da:	b10b      	cbz	r3, 800d2e0 <_free_r+0x50>
 800d2dc:	42a3      	cmp	r3, r4
 800d2de:	d9fa      	bls.n	800d2d6 <_free_r+0x46>
 800d2e0:	6811      	ldr	r1, [r2, #0]
 800d2e2:	1855      	adds	r5, r2, r1
 800d2e4:	42a5      	cmp	r5, r4
 800d2e6:	d10b      	bne.n	800d300 <_free_r+0x70>
 800d2e8:	6824      	ldr	r4, [r4, #0]
 800d2ea:	4421      	add	r1, r4
 800d2ec:	1854      	adds	r4, r2, r1
 800d2ee:	42a3      	cmp	r3, r4
 800d2f0:	6011      	str	r1, [r2, #0]
 800d2f2:	d1e0      	bne.n	800d2b6 <_free_r+0x26>
 800d2f4:	681c      	ldr	r4, [r3, #0]
 800d2f6:	685b      	ldr	r3, [r3, #4]
 800d2f8:	6053      	str	r3, [r2, #4]
 800d2fa:	4421      	add	r1, r4
 800d2fc:	6011      	str	r1, [r2, #0]
 800d2fe:	e7da      	b.n	800d2b6 <_free_r+0x26>
 800d300:	d902      	bls.n	800d308 <_free_r+0x78>
 800d302:	230c      	movs	r3, #12
 800d304:	6003      	str	r3, [r0, #0]
 800d306:	e7d6      	b.n	800d2b6 <_free_r+0x26>
 800d308:	6825      	ldr	r5, [r4, #0]
 800d30a:	1961      	adds	r1, r4, r5
 800d30c:	428b      	cmp	r3, r1
 800d30e:	bf04      	itt	eq
 800d310:	6819      	ldreq	r1, [r3, #0]
 800d312:	685b      	ldreq	r3, [r3, #4]
 800d314:	6063      	str	r3, [r4, #4]
 800d316:	bf04      	itt	eq
 800d318:	1949      	addeq	r1, r1, r5
 800d31a:	6021      	streq	r1, [r4, #0]
 800d31c:	6054      	str	r4, [r2, #4]
 800d31e:	e7ca      	b.n	800d2b6 <_free_r+0x26>
 800d320:	b003      	add	sp, #12
 800d322:	bd30      	pop	{r4, r5, pc}
 800d324:	20000940 	.word	0x20000940

0800d328 <sbrk_aligned>:
 800d328:	b570      	push	{r4, r5, r6, lr}
 800d32a:	4e0e      	ldr	r6, [pc, #56]	; (800d364 <sbrk_aligned+0x3c>)
 800d32c:	460c      	mov	r4, r1
 800d32e:	6831      	ldr	r1, [r6, #0]
 800d330:	4605      	mov	r5, r0
 800d332:	b911      	cbnz	r1, 800d33a <sbrk_aligned+0x12>
 800d334:	f000 fb4c 	bl	800d9d0 <_sbrk_r>
 800d338:	6030      	str	r0, [r6, #0]
 800d33a:	4621      	mov	r1, r4
 800d33c:	4628      	mov	r0, r5
 800d33e:	f000 fb47 	bl	800d9d0 <_sbrk_r>
 800d342:	1c43      	adds	r3, r0, #1
 800d344:	d00a      	beq.n	800d35c <sbrk_aligned+0x34>
 800d346:	1cc4      	adds	r4, r0, #3
 800d348:	f024 0403 	bic.w	r4, r4, #3
 800d34c:	42a0      	cmp	r0, r4
 800d34e:	d007      	beq.n	800d360 <sbrk_aligned+0x38>
 800d350:	1a21      	subs	r1, r4, r0
 800d352:	4628      	mov	r0, r5
 800d354:	f000 fb3c 	bl	800d9d0 <_sbrk_r>
 800d358:	3001      	adds	r0, #1
 800d35a:	d101      	bne.n	800d360 <sbrk_aligned+0x38>
 800d35c:	f04f 34ff 	mov.w	r4, #4294967295
 800d360:	4620      	mov	r0, r4
 800d362:	bd70      	pop	{r4, r5, r6, pc}
 800d364:	20000944 	.word	0x20000944

0800d368 <_malloc_r>:
 800d368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d36c:	1ccd      	adds	r5, r1, #3
 800d36e:	f025 0503 	bic.w	r5, r5, #3
 800d372:	3508      	adds	r5, #8
 800d374:	2d0c      	cmp	r5, #12
 800d376:	bf38      	it	cc
 800d378:	250c      	movcc	r5, #12
 800d37a:	2d00      	cmp	r5, #0
 800d37c:	4607      	mov	r7, r0
 800d37e:	db01      	blt.n	800d384 <_malloc_r+0x1c>
 800d380:	42a9      	cmp	r1, r5
 800d382:	d905      	bls.n	800d390 <_malloc_r+0x28>
 800d384:	230c      	movs	r3, #12
 800d386:	603b      	str	r3, [r7, #0]
 800d388:	2600      	movs	r6, #0
 800d38a:	4630      	mov	r0, r6
 800d38c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d390:	4e2e      	ldr	r6, [pc, #184]	; (800d44c <_malloc_r+0xe4>)
 800d392:	f000 fc09 	bl	800dba8 <__malloc_lock>
 800d396:	6833      	ldr	r3, [r6, #0]
 800d398:	461c      	mov	r4, r3
 800d39a:	bb34      	cbnz	r4, 800d3ea <_malloc_r+0x82>
 800d39c:	4629      	mov	r1, r5
 800d39e:	4638      	mov	r0, r7
 800d3a0:	f7ff ffc2 	bl	800d328 <sbrk_aligned>
 800d3a4:	1c43      	adds	r3, r0, #1
 800d3a6:	4604      	mov	r4, r0
 800d3a8:	d14d      	bne.n	800d446 <_malloc_r+0xde>
 800d3aa:	6834      	ldr	r4, [r6, #0]
 800d3ac:	4626      	mov	r6, r4
 800d3ae:	2e00      	cmp	r6, #0
 800d3b0:	d140      	bne.n	800d434 <_malloc_r+0xcc>
 800d3b2:	6823      	ldr	r3, [r4, #0]
 800d3b4:	4631      	mov	r1, r6
 800d3b6:	4638      	mov	r0, r7
 800d3b8:	eb04 0803 	add.w	r8, r4, r3
 800d3bc:	f000 fb08 	bl	800d9d0 <_sbrk_r>
 800d3c0:	4580      	cmp	r8, r0
 800d3c2:	d13a      	bne.n	800d43a <_malloc_r+0xd2>
 800d3c4:	6821      	ldr	r1, [r4, #0]
 800d3c6:	3503      	adds	r5, #3
 800d3c8:	1a6d      	subs	r5, r5, r1
 800d3ca:	f025 0503 	bic.w	r5, r5, #3
 800d3ce:	3508      	adds	r5, #8
 800d3d0:	2d0c      	cmp	r5, #12
 800d3d2:	bf38      	it	cc
 800d3d4:	250c      	movcc	r5, #12
 800d3d6:	4629      	mov	r1, r5
 800d3d8:	4638      	mov	r0, r7
 800d3da:	f7ff ffa5 	bl	800d328 <sbrk_aligned>
 800d3de:	3001      	adds	r0, #1
 800d3e0:	d02b      	beq.n	800d43a <_malloc_r+0xd2>
 800d3e2:	6823      	ldr	r3, [r4, #0]
 800d3e4:	442b      	add	r3, r5
 800d3e6:	6023      	str	r3, [r4, #0]
 800d3e8:	e00e      	b.n	800d408 <_malloc_r+0xa0>
 800d3ea:	6822      	ldr	r2, [r4, #0]
 800d3ec:	1b52      	subs	r2, r2, r5
 800d3ee:	d41e      	bmi.n	800d42e <_malloc_r+0xc6>
 800d3f0:	2a0b      	cmp	r2, #11
 800d3f2:	d916      	bls.n	800d422 <_malloc_r+0xba>
 800d3f4:	1961      	adds	r1, r4, r5
 800d3f6:	42a3      	cmp	r3, r4
 800d3f8:	6025      	str	r5, [r4, #0]
 800d3fa:	bf18      	it	ne
 800d3fc:	6059      	strne	r1, [r3, #4]
 800d3fe:	6863      	ldr	r3, [r4, #4]
 800d400:	bf08      	it	eq
 800d402:	6031      	streq	r1, [r6, #0]
 800d404:	5162      	str	r2, [r4, r5]
 800d406:	604b      	str	r3, [r1, #4]
 800d408:	4638      	mov	r0, r7
 800d40a:	f104 060b 	add.w	r6, r4, #11
 800d40e:	f000 fbd1 	bl	800dbb4 <__malloc_unlock>
 800d412:	f026 0607 	bic.w	r6, r6, #7
 800d416:	1d23      	adds	r3, r4, #4
 800d418:	1af2      	subs	r2, r6, r3
 800d41a:	d0b6      	beq.n	800d38a <_malloc_r+0x22>
 800d41c:	1b9b      	subs	r3, r3, r6
 800d41e:	50a3      	str	r3, [r4, r2]
 800d420:	e7b3      	b.n	800d38a <_malloc_r+0x22>
 800d422:	6862      	ldr	r2, [r4, #4]
 800d424:	42a3      	cmp	r3, r4
 800d426:	bf0c      	ite	eq
 800d428:	6032      	streq	r2, [r6, #0]
 800d42a:	605a      	strne	r2, [r3, #4]
 800d42c:	e7ec      	b.n	800d408 <_malloc_r+0xa0>
 800d42e:	4623      	mov	r3, r4
 800d430:	6864      	ldr	r4, [r4, #4]
 800d432:	e7b2      	b.n	800d39a <_malloc_r+0x32>
 800d434:	4634      	mov	r4, r6
 800d436:	6876      	ldr	r6, [r6, #4]
 800d438:	e7b9      	b.n	800d3ae <_malloc_r+0x46>
 800d43a:	230c      	movs	r3, #12
 800d43c:	603b      	str	r3, [r7, #0]
 800d43e:	4638      	mov	r0, r7
 800d440:	f000 fbb8 	bl	800dbb4 <__malloc_unlock>
 800d444:	e7a1      	b.n	800d38a <_malloc_r+0x22>
 800d446:	6025      	str	r5, [r4, #0]
 800d448:	e7de      	b.n	800d408 <_malloc_r+0xa0>
 800d44a:	bf00      	nop
 800d44c:	20000940 	.word	0x20000940

0800d450 <__ssputs_r>:
 800d450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d454:	688e      	ldr	r6, [r1, #8]
 800d456:	429e      	cmp	r6, r3
 800d458:	4682      	mov	sl, r0
 800d45a:	460c      	mov	r4, r1
 800d45c:	4690      	mov	r8, r2
 800d45e:	461f      	mov	r7, r3
 800d460:	d838      	bhi.n	800d4d4 <__ssputs_r+0x84>
 800d462:	898a      	ldrh	r2, [r1, #12]
 800d464:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d468:	d032      	beq.n	800d4d0 <__ssputs_r+0x80>
 800d46a:	6825      	ldr	r5, [r4, #0]
 800d46c:	6909      	ldr	r1, [r1, #16]
 800d46e:	eba5 0901 	sub.w	r9, r5, r1
 800d472:	6965      	ldr	r5, [r4, #20]
 800d474:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d478:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d47c:	3301      	adds	r3, #1
 800d47e:	444b      	add	r3, r9
 800d480:	106d      	asrs	r5, r5, #1
 800d482:	429d      	cmp	r5, r3
 800d484:	bf38      	it	cc
 800d486:	461d      	movcc	r5, r3
 800d488:	0553      	lsls	r3, r2, #21
 800d48a:	d531      	bpl.n	800d4f0 <__ssputs_r+0xa0>
 800d48c:	4629      	mov	r1, r5
 800d48e:	f7ff ff6b 	bl	800d368 <_malloc_r>
 800d492:	4606      	mov	r6, r0
 800d494:	b950      	cbnz	r0, 800d4ac <__ssputs_r+0x5c>
 800d496:	230c      	movs	r3, #12
 800d498:	f8ca 3000 	str.w	r3, [sl]
 800d49c:	89a3      	ldrh	r3, [r4, #12]
 800d49e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d4a2:	81a3      	strh	r3, [r4, #12]
 800d4a4:	f04f 30ff 	mov.w	r0, #4294967295
 800d4a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4ac:	6921      	ldr	r1, [r4, #16]
 800d4ae:	464a      	mov	r2, r9
 800d4b0:	f7fb ff9c 	bl	80093ec <memcpy>
 800d4b4:	89a3      	ldrh	r3, [r4, #12]
 800d4b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d4ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d4be:	81a3      	strh	r3, [r4, #12]
 800d4c0:	6126      	str	r6, [r4, #16]
 800d4c2:	6165      	str	r5, [r4, #20]
 800d4c4:	444e      	add	r6, r9
 800d4c6:	eba5 0509 	sub.w	r5, r5, r9
 800d4ca:	6026      	str	r6, [r4, #0]
 800d4cc:	60a5      	str	r5, [r4, #8]
 800d4ce:	463e      	mov	r6, r7
 800d4d0:	42be      	cmp	r6, r7
 800d4d2:	d900      	bls.n	800d4d6 <__ssputs_r+0x86>
 800d4d4:	463e      	mov	r6, r7
 800d4d6:	6820      	ldr	r0, [r4, #0]
 800d4d8:	4632      	mov	r2, r6
 800d4da:	4641      	mov	r1, r8
 800d4dc:	f000 fb4a 	bl	800db74 <memmove>
 800d4e0:	68a3      	ldr	r3, [r4, #8]
 800d4e2:	1b9b      	subs	r3, r3, r6
 800d4e4:	60a3      	str	r3, [r4, #8]
 800d4e6:	6823      	ldr	r3, [r4, #0]
 800d4e8:	4433      	add	r3, r6
 800d4ea:	6023      	str	r3, [r4, #0]
 800d4ec:	2000      	movs	r0, #0
 800d4ee:	e7db      	b.n	800d4a8 <__ssputs_r+0x58>
 800d4f0:	462a      	mov	r2, r5
 800d4f2:	f000 fb65 	bl	800dbc0 <_realloc_r>
 800d4f6:	4606      	mov	r6, r0
 800d4f8:	2800      	cmp	r0, #0
 800d4fa:	d1e1      	bne.n	800d4c0 <__ssputs_r+0x70>
 800d4fc:	6921      	ldr	r1, [r4, #16]
 800d4fe:	4650      	mov	r0, sl
 800d500:	f7ff fec6 	bl	800d290 <_free_r>
 800d504:	e7c7      	b.n	800d496 <__ssputs_r+0x46>
	...

0800d508 <_svfiprintf_r>:
 800d508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d50c:	4698      	mov	r8, r3
 800d50e:	898b      	ldrh	r3, [r1, #12]
 800d510:	061b      	lsls	r3, r3, #24
 800d512:	b09d      	sub	sp, #116	; 0x74
 800d514:	4607      	mov	r7, r0
 800d516:	460d      	mov	r5, r1
 800d518:	4614      	mov	r4, r2
 800d51a:	d50e      	bpl.n	800d53a <_svfiprintf_r+0x32>
 800d51c:	690b      	ldr	r3, [r1, #16]
 800d51e:	b963      	cbnz	r3, 800d53a <_svfiprintf_r+0x32>
 800d520:	2140      	movs	r1, #64	; 0x40
 800d522:	f7ff ff21 	bl	800d368 <_malloc_r>
 800d526:	6028      	str	r0, [r5, #0]
 800d528:	6128      	str	r0, [r5, #16]
 800d52a:	b920      	cbnz	r0, 800d536 <_svfiprintf_r+0x2e>
 800d52c:	230c      	movs	r3, #12
 800d52e:	603b      	str	r3, [r7, #0]
 800d530:	f04f 30ff 	mov.w	r0, #4294967295
 800d534:	e0d1      	b.n	800d6da <_svfiprintf_r+0x1d2>
 800d536:	2340      	movs	r3, #64	; 0x40
 800d538:	616b      	str	r3, [r5, #20]
 800d53a:	2300      	movs	r3, #0
 800d53c:	9309      	str	r3, [sp, #36]	; 0x24
 800d53e:	2320      	movs	r3, #32
 800d540:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d544:	f8cd 800c 	str.w	r8, [sp, #12]
 800d548:	2330      	movs	r3, #48	; 0x30
 800d54a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d6f4 <_svfiprintf_r+0x1ec>
 800d54e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d552:	f04f 0901 	mov.w	r9, #1
 800d556:	4623      	mov	r3, r4
 800d558:	469a      	mov	sl, r3
 800d55a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d55e:	b10a      	cbz	r2, 800d564 <_svfiprintf_r+0x5c>
 800d560:	2a25      	cmp	r2, #37	; 0x25
 800d562:	d1f9      	bne.n	800d558 <_svfiprintf_r+0x50>
 800d564:	ebba 0b04 	subs.w	fp, sl, r4
 800d568:	d00b      	beq.n	800d582 <_svfiprintf_r+0x7a>
 800d56a:	465b      	mov	r3, fp
 800d56c:	4622      	mov	r2, r4
 800d56e:	4629      	mov	r1, r5
 800d570:	4638      	mov	r0, r7
 800d572:	f7ff ff6d 	bl	800d450 <__ssputs_r>
 800d576:	3001      	adds	r0, #1
 800d578:	f000 80aa 	beq.w	800d6d0 <_svfiprintf_r+0x1c8>
 800d57c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d57e:	445a      	add	r2, fp
 800d580:	9209      	str	r2, [sp, #36]	; 0x24
 800d582:	f89a 3000 	ldrb.w	r3, [sl]
 800d586:	2b00      	cmp	r3, #0
 800d588:	f000 80a2 	beq.w	800d6d0 <_svfiprintf_r+0x1c8>
 800d58c:	2300      	movs	r3, #0
 800d58e:	f04f 32ff 	mov.w	r2, #4294967295
 800d592:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d596:	f10a 0a01 	add.w	sl, sl, #1
 800d59a:	9304      	str	r3, [sp, #16]
 800d59c:	9307      	str	r3, [sp, #28]
 800d59e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d5a2:	931a      	str	r3, [sp, #104]	; 0x68
 800d5a4:	4654      	mov	r4, sl
 800d5a6:	2205      	movs	r2, #5
 800d5a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5ac:	4851      	ldr	r0, [pc, #324]	; (800d6f4 <_svfiprintf_r+0x1ec>)
 800d5ae:	f7f2 fe17 	bl	80001e0 <memchr>
 800d5b2:	9a04      	ldr	r2, [sp, #16]
 800d5b4:	b9d8      	cbnz	r0, 800d5ee <_svfiprintf_r+0xe6>
 800d5b6:	06d0      	lsls	r0, r2, #27
 800d5b8:	bf44      	itt	mi
 800d5ba:	2320      	movmi	r3, #32
 800d5bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d5c0:	0711      	lsls	r1, r2, #28
 800d5c2:	bf44      	itt	mi
 800d5c4:	232b      	movmi	r3, #43	; 0x2b
 800d5c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d5ca:	f89a 3000 	ldrb.w	r3, [sl]
 800d5ce:	2b2a      	cmp	r3, #42	; 0x2a
 800d5d0:	d015      	beq.n	800d5fe <_svfiprintf_r+0xf6>
 800d5d2:	9a07      	ldr	r2, [sp, #28]
 800d5d4:	4654      	mov	r4, sl
 800d5d6:	2000      	movs	r0, #0
 800d5d8:	f04f 0c0a 	mov.w	ip, #10
 800d5dc:	4621      	mov	r1, r4
 800d5de:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d5e2:	3b30      	subs	r3, #48	; 0x30
 800d5e4:	2b09      	cmp	r3, #9
 800d5e6:	d94e      	bls.n	800d686 <_svfiprintf_r+0x17e>
 800d5e8:	b1b0      	cbz	r0, 800d618 <_svfiprintf_r+0x110>
 800d5ea:	9207      	str	r2, [sp, #28]
 800d5ec:	e014      	b.n	800d618 <_svfiprintf_r+0x110>
 800d5ee:	eba0 0308 	sub.w	r3, r0, r8
 800d5f2:	fa09 f303 	lsl.w	r3, r9, r3
 800d5f6:	4313      	orrs	r3, r2
 800d5f8:	9304      	str	r3, [sp, #16]
 800d5fa:	46a2      	mov	sl, r4
 800d5fc:	e7d2      	b.n	800d5a4 <_svfiprintf_r+0x9c>
 800d5fe:	9b03      	ldr	r3, [sp, #12]
 800d600:	1d19      	adds	r1, r3, #4
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	9103      	str	r1, [sp, #12]
 800d606:	2b00      	cmp	r3, #0
 800d608:	bfbb      	ittet	lt
 800d60a:	425b      	neglt	r3, r3
 800d60c:	f042 0202 	orrlt.w	r2, r2, #2
 800d610:	9307      	strge	r3, [sp, #28]
 800d612:	9307      	strlt	r3, [sp, #28]
 800d614:	bfb8      	it	lt
 800d616:	9204      	strlt	r2, [sp, #16]
 800d618:	7823      	ldrb	r3, [r4, #0]
 800d61a:	2b2e      	cmp	r3, #46	; 0x2e
 800d61c:	d10c      	bne.n	800d638 <_svfiprintf_r+0x130>
 800d61e:	7863      	ldrb	r3, [r4, #1]
 800d620:	2b2a      	cmp	r3, #42	; 0x2a
 800d622:	d135      	bne.n	800d690 <_svfiprintf_r+0x188>
 800d624:	9b03      	ldr	r3, [sp, #12]
 800d626:	1d1a      	adds	r2, r3, #4
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	9203      	str	r2, [sp, #12]
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	bfb8      	it	lt
 800d630:	f04f 33ff 	movlt.w	r3, #4294967295
 800d634:	3402      	adds	r4, #2
 800d636:	9305      	str	r3, [sp, #20]
 800d638:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d704 <_svfiprintf_r+0x1fc>
 800d63c:	7821      	ldrb	r1, [r4, #0]
 800d63e:	2203      	movs	r2, #3
 800d640:	4650      	mov	r0, sl
 800d642:	f7f2 fdcd 	bl	80001e0 <memchr>
 800d646:	b140      	cbz	r0, 800d65a <_svfiprintf_r+0x152>
 800d648:	2340      	movs	r3, #64	; 0x40
 800d64a:	eba0 000a 	sub.w	r0, r0, sl
 800d64e:	fa03 f000 	lsl.w	r0, r3, r0
 800d652:	9b04      	ldr	r3, [sp, #16]
 800d654:	4303      	orrs	r3, r0
 800d656:	3401      	adds	r4, #1
 800d658:	9304      	str	r3, [sp, #16]
 800d65a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d65e:	4826      	ldr	r0, [pc, #152]	; (800d6f8 <_svfiprintf_r+0x1f0>)
 800d660:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d664:	2206      	movs	r2, #6
 800d666:	f7f2 fdbb 	bl	80001e0 <memchr>
 800d66a:	2800      	cmp	r0, #0
 800d66c:	d038      	beq.n	800d6e0 <_svfiprintf_r+0x1d8>
 800d66e:	4b23      	ldr	r3, [pc, #140]	; (800d6fc <_svfiprintf_r+0x1f4>)
 800d670:	bb1b      	cbnz	r3, 800d6ba <_svfiprintf_r+0x1b2>
 800d672:	9b03      	ldr	r3, [sp, #12]
 800d674:	3307      	adds	r3, #7
 800d676:	f023 0307 	bic.w	r3, r3, #7
 800d67a:	3308      	adds	r3, #8
 800d67c:	9303      	str	r3, [sp, #12]
 800d67e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d680:	4433      	add	r3, r6
 800d682:	9309      	str	r3, [sp, #36]	; 0x24
 800d684:	e767      	b.n	800d556 <_svfiprintf_r+0x4e>
 800d686:	fb0c 3202 	mla	r2, ip, r2, r3
 800d68a:	460c      	mov	r4, r1
 800d68c:	2001      	movs	r0, #1
 800d68e:	e7a5      	b.n	800d5dc <_svfiprintf_r+0xd4>
 800d690:	2300      	movs	r3, #0
 800d692:	3401      	adds	r4, #1
 800d694:	9305      	str	r3, [sp, #20]
 800d696:	4619      	mov	r1, r3
 800d698:	f04f 0c0a 	mov.w	ip, #10
 800d69c:	4620      	mov	r0, r4
 800d69e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d6a2:	3a30      	subs	r2, #48	; 0x30
 800d6a4:	2a09      	cmp	r2, #9
 800d6a6:	d903      	bls.n	800d6b0 <_svfiprintf_r+0x1a8>
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d0c5      	beq.n	800d638 <_svfiprintf_r+0x130>
 800d6ac:	9105      	str	r1, [sp, #20]
 800d6ae:	e7c3      	b.n	800d638 <_svfiprintf_r+0x130>
 800d6b0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d6b4:	4604      	mov	r4, r0
 800d6b6:	2301      	movs	r3, #1
 800d6b8:	e7f0      	b.n	800d69c <_svfiprintf_r+0x194>
 800d6ba:	ab03      	add	r3, sp, #12
 800d6bc:	9300      	str	r3, [sp, #0]
 800d6be:	462a      	mov	r2, r5
 800d6c0:	4b0f      	ldr	r3, [pc, #60]	; (800d700 <_svfiprintf_r+0x1f8>)
 800d6c2:	a904      	add	r1, sp, #16
 800d6c4:	4638      	mov	r0, r7
 800d6c6:	f7fb ff47 	bl	8009558 <_printf_float>
 800d6ca:	1c42      	adds	r2, r0, #1
 800d6cc:	4606      	mov	r6, r0
 800d6ce:	d1d6      	bne.n	800d67e <_svfiprintf_r+0x176>
 800d6d0:	89ab      	ldrh	r3, [r5, #12]
 800d6d2:	065b      	lsls	r3, r3, #25
 800d6d4:	f53f af2c 	bmi.w	800d530 <_svfiprintf_r+0x28>
 800d6d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d6da:	b01d      	add	sp, #116	; 0x74
 800d6dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6e0:	ab03      	add	r3, sp, #12
 800d6e2:	9300      	str	r3, [sp, #0]
 800d6e4:	462a      	mov	r2, r5
 800d6e6:	4b06      	ldr	r3, [pc, #24]	; (800d700 <_svfiprintf_r+0x1f8>)
 800d6e8:	a904      	add	r1, sp, #16
 800d6ea:	4638      	mov	r0, r7
 800d6ec:	f7fc f9d8 	bl	8009aa0 <_printf_i>
 800d6f0:	e7eb      	b.n	800d6ca <_svfiprintf_r+0x1c2>
 800d6f2:	bf00      	nop
 800d6f4:	0800e2f4 	.word	0x0800e2f4
 800d6f8:	0800e2fe 	.word	0x0800e2fe
 800d6fc:	08009559 	.word	0x08009559
 800d700:	0800d451 	.word	0x0800d451
 800d704:	0800e2fa 	.word	0x0800e2fa

0800d708 <__sfputc_r>:
 800d708:	6893      	ldr	r3, [r2, #8]
 800d70a:	3b01      	subs	r3, #1
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	b410      	push	{r4}
 800d710:	6093      	str	r3, [r2, #8]
 800d712:	da08      	bge.n	800d726 <__sfputc_r+0x1e>
 800d714:	6994      	ldr	r4, [r2, #24]
 800d716:	42a3      	cmp	r3, r4
 800d718:	db01      	blt.n	800d71e <__sfputc_r+0x16>
 800d71a:	290a      	cmp	r1, #10
 800d71c:	d103      	bne.n	800d726 <__sfputc_r+0x1e>
 800d71e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d722:	f7fd bbc5 	b.w	800aeb0 <__swbuf_r>
 800d726:	6813      	ldr	r3, [r2, #0]
 800d728:	1c58      	adds	r0, r3, #1
 800d72a:	6010      	str	r0, [r2, #0]
 800d72c:	7019      	strb	r1, [r3, #0]
 800d72e:	4608      	mov	r0, r1
 800d730:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d734:	4770      	bx	lr

0800d736 <__sfputs_r>:
 800d736:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d738:	4606      	mov	r6, r0
 800d73a:	460f      	mov	r7, r1
 800d73c:	4614      	mov	r4, r2
 800d73e:	18d5      	adds	r5, r2, r3
 800d740:	42ac      	cmp	r4, r5
 800d742:	d101      	bne.n	800d748 <__sfputs_r+0x12>
 800d744:	2000      	movs	r0, #0
 800d746:	e007      	b.n	800d758 <__sfputs_r+0x22>
 800d748:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d74c:	463a      	mov	r2, r7
 800d74e:	4630      	mov	r0, r6
 800d750:	f7ff ffda 	bl	800d708 <__sfputc_r>
 800d754:	1c43      	adds	r3, r0, #1
 800d756:	d1f3      	bne.n	800d740 <__sfputs_r+0xa>
 800d758:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d75c <_vfiprintf_r>:
 800d75c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d760:	460d      	mov	r5, r1
 800d762:	b09d      	sub	sp, #116	; 0x74
 800d764:	4614      	mov	r4, r2
 800d766:	4698      	mov	r8, r3
 800d768:	4606      	mov	r6, r0
 800d76a:	b118      	cbz	r0, 800d774 <_vfiprintf_r+0x18>
 800d76c:	6983      	ldr	r3, [r0, #24]
 800d76e:	b90b      	cbnz	r3, 800d774 <_vfiprintf_r+0x18>
 800d770:	f7fe fc12 	bl	800bf98 <__sinit>
 800d774:	4b89      	ldr	r3, [pc, #548]	; (800d99c <_vfiprintf_r+0x240>)
 800d776:	429d      	cmp	r5, r3
 800d778:	d11b      	bne.n	800d7b2 <_vfiprintf_r+0x56>
 800d77a:	6875      	ldr	r5, [r6, #4]
 800d77c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d77e:	07d9      	lsls	r1, r3, #31
 800d780:	d405      	bmi.n	800d78e <_vfiprintf_r+0x32>
 800d782:	89ab      	ldrh	r3, [r5, #12]
 800d784:	059a      	lsls	r2, r3, #22
 800d786:	d402      	bmi.n	800d78e <_vfiprintf_r+0x32>
 800d788:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d78a:	f7ff f828 	bl	800c7de <__retarget_lock_acquire_recursive>
 800d78e:	89ab      	ldrh	r3, [r5, #12]
 800d790:	071b      	lsls	r3, r3, #28
 800d792:	d501      	bpl.n	800d798 <_vfiprintf_r+0x3c>
 800d794:	692b      	ldr	r3, [r5, #16]
 800d796:	b9eb      	cbnz	r3, 800d7d4 <_vfiprintf_r+0x78>
 800d798:	4629      	mov	r1, r5
 800d79a:	4630      	mov	r0, r6
 800d79c:	f7fd fbda 	bl	800af54 <__swsetup_r>
 800d7a0:	b1c0      	cbz	r0, 800d7d4 <_vfiprintf_r+0x78>
 800d7a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d7a4:	07dc      	lsls	r4, r3, #31
 800d7a6:	d50e      	bpl.n	800d7c6 <_vfiprintf_r+0x6a>
 800d7a8:	f04f 30ff 	mov.w	r0, #4294967295
 800d7ac:	b01d      	add	sp, #116	; 0x74
 800d7ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7b2:	4b7b      	ldr	r3, [pc, #492]	; (800d9a0 <_vfiprintf_r+0x244>)
 800d7b4:	429d      	cmp	r5, r3
 800d7b6:	d101      	bne.n	800d7bc <_vfiprintf_r+0x60>
 800d7b8:	68b5      	ldr	r5, [r6, #8]
 800d7ba:	e7df      	b.n	800d77c <_vfiprintf_r+0x20>
 800d7bc:	4b79      	ldr	r3, [pc, #484]	; (800d9a4 <_vfiprintf_r+0x248>)
 800d7be:	429d      	cmp	r5, r3
 800d7c0:	bf08      	it	eq
 800d7c2:	68f5      	ldreq	r5, [r6, #12]
 800d7c4:	e7da      	b.n	800d77c <_vfiprintf_r+0x20>
 800d7c6:	89ab      	ldrh	r3, [r5, #12]
 800d7c8:	0598      	lsls	r0, r3, #22
 800d7ca:	d4ed      	bmi.n	800d7a8 <_vfiprintf_r+0x4c>
 800d7cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d7ce:	f7ff f807 	bl	800c7e0 <__retarget_lock_release_recursive>
 800d7d2:	e7e9      	b.n	800d7a8 <_vfiprintf_r+0x4c>
 800d7d4:	2300      	movs	r3, #0
 800d7d6:	9309      	str	r3, [sp, #36]	; 0x24
 800d7d8:	2320      	movs	r3, #32
 800d7da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d7de:	f8cd 800c 	str.w	r8, [sp, #12]
 800d7e2:	2330      	movs	r3, #48	; 0x30
 800d7e4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d9a8 <_vfiprintf_r+0x24c>
 800d7e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d7ec:	f04f 0901 	mov.w	r9, #1
 800d7f0:	4623      	mov	r3, r4
 800d7f2:	469a      	mov	sl, r3
 800d7f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d7f8:	b10a      	cbz	r2, 800d7fe <_vfiprintf_r+0xa2>
 800d7fa:	2a25      	cmp	r2, #37	; 0x25
 800d7fc:	d1f9      	bne.n	800d7f2 <_vfiprintf_r+0x96>
 800d7fe:	ebba 0b04 	subs.w	fp, sl, r4
 800d802:	d00b      	beq.n	800d81c <_vfiprintf_r+0xc0>
 800d804:	465b      	mov	r3, fp
 800d806:	4622      	mov	r2, r4
 800d808:	4629      	mov	r1, r5
 800d80a:	4630      	mov	r0, r6
 800d80c:	f7ff ff93 	bl	800d736 <__sfputs_r>
 800d810:	3001      	adds	r0, #1
 800d812:	f000 80aa 	beq.w	800d96a <_vfiprintf_r+0x20e>
 800d816:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d818:	445a      	add	r2, fp
 800d81a:	9209      	str	r2, [sp, #36]	; 0x24
 800d81c:	f89a 3000 	ldrb.w	r3, [sl]
 800d820:	2b00      	cmp	r3, #0
 800d822:	f000 80a2 	beq.w	800d96a <_vfiprintf_r+0x20e>
 800d826:	2300      	movs	r3, #0
 800d828:	f04f 32ff 	mov.w	r2, #4294967295
 800d82c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d830:	f10a 0a01 	add.w	sl, sl, #1
 800d834:	9304      	str	r3, [sp, #16]
 800d836:	9307      	str	r3, [sp, #28]
 800d838:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d83c:	931a      	str	r3, [sp, #104]	; 0x68
 800d83e:	4654      	mov	r4, sl
 800d840:	2205      	movs	r2, #5
 800d842:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d846:	4858      	ldr	r0, [pc, #352]	; (800d9a8 <_vfiprintf_r+0x24c>)
 800d848:	f7f2 fcca 	bl	80001e0 <memchr>
 800d84c:	9a04      	ldr	r2, [sp, #16]
 800d84e:	b9d8      	cbnz	r0, 800d888 <_vfiprintf_r+0x12c>
 800d850:	06d1      	lsls	r1, r2, #27
 800d852:	bf44      	itt	mi
 800d854:	2320      	movmi	r3, #32
 800d856:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d85a:	0713      	lsls	r3, r2, #28
 800d85c:	bf44      	itt	mi
 800d85e:	232b      	movmi	r3, #43	; 0x2b
 800d860:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d864:	f89a 3000 	ldrb.w	r3, [sl]
 800d868:	2b2a      	cmp	r3, #42	; 0x2a
 800d86a:	d015      	beq.n	800d898 <_vfiprintf_r+0x13c>
 800d86c:	9a07      	ldr	r2, [sp, #28]
 800d86e:	4654      	mov	r4, sl
 800d870:	2000      	movs	r0, #0
 800d872:	f04f 0c0a 	mov.w	ip, #10
 800d876:	4621      	mov	r1, r4
 800d878:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d87c:	3b30      	subs	r3, #48	; 0x30
 800d87e:	2b09      	cmp	r3, #9
 800d880:	d94e      	bls.n	800d920 <_vfiprintf_r+0x1c4>
 800d882:	b1b0      	cbz	r0, 800d8b2 <_vfiprintf_r+0x156>
 800d884:	9207      	str	r2, [sp, #28]
 800d886:	e014      	b.n	800d8b2 <_vfiprintf_r+0x156>
 800d888:	eba0 0308 	sub.w	r3, r0, r8
 800d88c:	fa09 f303 	lsl.w	r3, r9, r3
 800d890:	4313      	orrs	r3, r2
 800d892:	9304      	str	r3, [sp, #16]
 800d894:	46a2      	mov	sl, r4
 800d896:	e7d2      	b.n	800d83e <_vfiprintf_r+0xe2>
 800d898:	9b03      	ldr	r3, [sp, #12]
 800d89a:	1d19      	adds	r1, r3, #4
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	9103      	str	r1, [sp, #12]
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	bfbb      	ittet	lt
 800d8a4:	425b      	neglt	r3, r3
 800d8a6:	f042 0202 	orrlt.w	r2, r2, #2
 800d8aa:	9307      	strge	r3, [sp, #28]
 800d8ac:	9307      	strlt	r3, [sp, #28]
 800d8ae:	bfb8      	it	lt
 800d8b0:	9204      	strlt	r2, [sp, #16]
 800d8b2:	7823      	ldrb	r3, [r4, #0]
 800d8b4:	2b2e      	cmp	r3, #46	; 0x2e
 800d8b6:	d10c      	bne.n	800d8d2 <_vfiprintf_r+0x176>
 800d8b8:	7863      	ldrb	r3, [r4, #1]
 800d8ba:	2b2a      	cmp	r3, #42	; 0x2a
 800d8bc:	d135      	bne.n	800d92a <_vfiprintf_r+0x1ce>
 800d8be:	9b03      	ldr	r3, [sp, #12]
 800d8c0:	1d1a      	adds	r2, r3, #4
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	9203      	str	r2, [sp, #12]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	bfb8      	it	lt
 800d8ca:	f04f 33ff 	movlt.w	r3, #4294967295
 800d8ce:	3402      	adds	r4, #2
 800d8d0:	9305      	str	r3, [sp, #20]
 800d8d2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d9b8 <_vfiprintf_r+0x25c>
 800d8d6:	7821      	ldrb	r1, [r4, #0]
 800d8d8:	2203      	movs	r2, #3
 800d8da:	4650      	mov	r0, sl
 800d8dc:	f7f2 fc80 	bl	80001e0 <memchr>
 800d8e0:	b140      	cbz	r0, 800d8f4 <_vfiprintf_r+0x198>
 800d8e2:	2340      	movs	r3, #64	; 0x40
 800d8e4:	eba0 000a 	sub.w	r0, r0, sl
 800d8e8:	fa03 f000 	lsl.w	r0, r3, r0
 800d8ec:	9b04      	ldr	r3, [sp, #16]
 800d8ee:	4303      	orrs	r3, r0
 800d8f0:	3401      	adds	r4, #1
 800d8f2:	9304      	str	r3, [sp, #16]
 800d8f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8f8:	482c      	ldr	r0, [pc, #176]	; (800d9ac <_vfiprintf_r+0x250>)
 800d8fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d8fe:	2206      	movs	r2, #6
 800d900:	f7f2 fc6e 	bl	80001e0 <memchr>
 800d904:	2800      	cmp	r0, #0
 800d906:	d03f      	beq.n	800d988 <_vfiprintf_r+0x22c>
 800d908:	4b29      	ldr	r3, [pc, #164]	; (800d9b0 <_vfiprintf_r+0x254>)
 800d90a:	bb1b      	cbnz	r3, 800d954 <_vfiprintf_r+0x1f8>
 800d90c:	9b03      	ldr	r3, [sp, #12]
 800d90e:	3307      	adds	r3, #7
 800d910:	f023 0307 	bic.w	r3, r3, #7
 800d914:	3308      	adds	r3, #8
 800d916:	9303      	str	r3, [sp, #12]
 800d918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d91a:	443b      	add	r3, r7
 800d91c:	9309      	str	r3, [sp, #36]	; 0x24
 800d91e:	e767      	b.n	800d7f0 <_vfiprintf_r+0x94>
 800d920:	fb0c 3202 	mla	r2, ip, r2, r3
 800d924:	460c      	mov	r4, r1
 800d926:	2001      	movs	r0, #1
 800d928:	e7a5      	b.n	800d876 <_vfiprintf_r+0x11a>
 800d92a:	2300      	movs	r3, #0
 800d92c:	3401      	adds	r4, #1
 800d92e:	9305      	str	r3, [sp, #20]
 800d930:	4619      	mov	r1, r3
 800d932:	f04f 0c0a 	mov.w	ip, #10
 800d936:	4620      	mov	r0, r4
 800d938:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d93c:	3a30      	subs	r2, #48	; 0x30
 800d93e:	2a09      	cmp	r2, #9
 800d940:	d903      	bls.n	800d94a <_vfiprintf_r+0x1ee>
 800d942:	2b00      	cmp	r3, #0
 800d944:	d0c5      	beq.n	800d8d2 <_vfiprintf_r+0x176>
 800d946:	9105      	str	r1, [sp, #20]
 800d948:	e7c3      	b.n	800d8d2 <_vfiprintf_r+0x176>
 800d94a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d94e:	4604      	mov	r4, r0
 800d950:	2301      	movs	r3, #1
 800d952:	e7f0      	b.n	800d936 <_vfiprintf_r+0x1da>
 800d954:	ab03      	add	r3, sp, #12
 800d956:	9300      	str	r3, [sp, #0]
 800d958:	462a      	mov	r2, r5
 800d95a:	4b16      	ldr	r3, [pc, #88]	; (800d9b4 <_vfiprintf_r+0x258>)
 800d95c:	a904      	add	r1, sp, #16
 800d95e:	4630      	mov	r0, r6
 800d960:	f7fb fdfa 	bl	8009558 <_printf_float>
 800d964:	4607      	mov	r7, r0
 800d966:	1c78      	adds	r0, r7, #1
 800d968:	d1d6      	bne.n	800d918 <_vfiprintf_r+0x1bc>
 800d96a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d96c:	07d9      	lsls	r1, r3, #31
 800d96e:	d405      	bmi.n	800d97c <_vfiprintf_r+0x220>
 800d970:	89ab      	ldrh	r3, [r5, #12]
 800d972:	059a      	lsls	r2, r3, #22
 800d974:	d402      	bmi.n	800d97c <_vfiprintf_r+0x220>
 800d976:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d978:	f7fe ff32 	bl	800c7e0 <__retarget_lock_release_recursive>
 800d97c:	89ab      	ldrh	r3, [r5, #12]
 800d97e:	065b      	lsls	r3, r3, #25
 800d980:	f53f af12 	bmi.w	800d7a8 <_vfiprintf_r+0x4c>
 800d984:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d986:	e711      	b.n	800d7ac <_vfiprintf_r+0x50>
 800d988:	ab03      	add	r3, sp, #12
 800d98a:	9300      	str	r3, [sp, #0]
 800d98c:	462a      	mov	r2, r5
 800d98e:	4b09      	ldr	r3, [pc, #36]	; (800d9b4 <_vfiprintf_r+0x258>)
 800d990:	a904      	add	r1, sp, #16
 800d992:	4630      	mov	r0, r6
 800d994:	f7fc f884 	bl	8009aa0 <_printf_i>
 800d998:	e7e4      	b.n	800d964 <_vfiprintf_r+0x208>
 800d99a:	bf00      	nop
 800d99c:	0800e0e0 	.word	0x0800e0e0
 800d9a0:	0800e100 	.word	0x0800e100
 800d9a4:	0800e0c0 	.word	0x0800e0c0
 800d9a8:	0800e2f4 	.word	0x0800e2f4
 800d9ac:	0800e2fe 	.word	0x0800e2fe
 800d9b0:	08009559 	.word	0x08009559
 800d9b4:	0800d737 	.word	0x0800d737
 800d9b8:	0800e2fa 	.word	0x0800e2fa
 800d9bc:	00000000 	.word	0x00000000

0800d9c0 <nan>:
 800d9c0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d9c8 <nan+0x8>
 800d9c4:	4770      	bx	lr
 800d9c6:	bf00      	nop
 800d9c8:	00000000 	.word	0x00000000
 800d9cc:	7ff80000 	.word	0x7ff80000

0800d9d0 <_sbrk_r>:
 800d9d0:	b538      	push	{r3, r4, r5, lr}
 800d9d2:	4d06      	ldr	r5, [pc, #24]	; (800d9ec <_sbrk_r+0x1c>)
 800d9d4:	2300      	movs	r3, #0
 800d9d6:	4604      	mov	r4, r0
 800d9d8:	4608      	mov	r0, r1
 800d9da:	602b      	str	r3, [r5, #0]
 800d9dc:	f7f5 fe60 	bl	80036a0 <_sbrk>
 800d9e0:	1c43      	adds	r3, r0, #1
 800d9e2:	d102      	bne.n	800d9ea <_sbrk_r+0x1a>
 800d9e4:	682b      	ldr	r3, [r5, #0]
 800d9e6:	b103      	cbz	r3, 800d9ea <_sbrk_r+0x1a>
 800d9e8:	6023      	str	r3, [r4, #0]
 800d9ea:	bd38      	pop	{r3, r4, r5, pc}
 800d9ec:	20000948 	.word	0x20000948

0800d9f0 <__sread>:
 800d9f0:	b510      	push	{r4, lr}
 800d9f2:	460c      	mov	r4, r1
 800d9f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9f8:	f000 f912 	bl	800dc20 <_read_r>
 800d9fc:	2800      	cmp	r0, #0
 800d9fe:	bfab      	itete	ge
 800da00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800da02:	89a3      	ldrhlt	r3, [r4, #12]
 800da04:	181b      	addge	r3, r3, r0
 800da06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800da0a:	bfac      	ite	ge
 800da0c:	6563      	strge	r3, [r4, #84]	; 0x54
 800da0e:	81a3      	strhlt	r3, [r4, #12]
 800da10:	bd10      	pop	{r4, pc}

0800da12 <__swrite>:
 800da12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da16:	461f      	mov	r7, r3
 800da18:	898b      	ldrh	r3, [r1, #12]
 800da1a:	05db      	lsls	r3, r3, #23
 800da1c:	4605      	mov	r5, r0
 800da1e:	460c      	mov	r4, r1
 800da20:	4616      	mov	r6, r2
 800da22:	d505      	bpl.n	800da30 <__swrite+0x1e>
 800da24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da28:	2302      	movs	r3, #2
 800da2a:	2200      	movs	r2, #0
 800da2c:	f000 f890 	bl	800db50 <_lseek_r>
 800da30:	89a3      	ldrh	r3, [r4, #12]
 800da32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800da3a:	81a3      	strh	r3, [r4, #12]
 800da3c:	4632      	mov	r2, r6
 800da3e:	463b      	mov	r3, r7
 800da40:	4628      	mov	r0, r5
 800da42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da46:	f000 b837 	b.w	800dab8 <_write_r>

0800da4a <__sseek>:
 800da4a:	b510      	push	{r4, lr}
 800da4c:	460c      	mov	r4, r1
 800da4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da52:	f000 f87d 	bl	800db50 <_lseek_r>
 800da56:	1c43      	adds	r3, r0, #1
 800da58:	89a3      	ldrh	r3, [r4, #12]
 800da5a:	bf15      	itete	ne
 800da5c:	6560      	strne	r0, [r4, #84]	; 0x54
 800da5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800da62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800da66:	81a3      	strheq	r3, [r4, #12]
 800da68:	bf18      	it	ne
 800da6a:	81a3      	strhne	r3, [r4, #12]
 800da6c:	bd10      	pop	{r4, pc}

0800da6e <__sclose>:
 800da6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da72:	f000 b83b 	b.w	800daec <_close_r>

0800da76 <strncmp>:
 800da76:	b510      	push	{r4, lr}
 800da78:	b17a      	cbz	r2, 800da9a <strncmp+0x24>
 800da7a:	4603      	mov	r3, r0
 800da7c:	3901      	subs	r1, #1
 800da7e:	1884      	adds	r4, r0, r2
 800da80:	f813 0b01 	ldrb.w	r0, [r3], #1
 800da84:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800da88:	4290      	cmp	r0, r2
 800da8a:	d101      	bne.n	800da90 <strncmp+0x1a>
 800da8c:	42a3      	cmp	r3, r4
 800da8e:	d101      	bne.n	800da94 <strncmp+0x1e>
 800da90:	1a80      	subs	r0, r0, r2
 800da92:	bd10      	pop	{r4, pc}
 800da94:	2800      	cmp	r0, #0
 800da96:	d1f3      	bne.n	800da80 <strncmp+0xa>
 800da98:	e7fa      	b.n	800da90 <strncmp+0x1a>
 800da9a:	4610      	mov	r0, r2
 800da9c:	e7f9      	b.n	800da92 <strncmp+0x1c>

0800da9e <__ascii_wctomb>:
 800da9e:	b149      	cbz	r1, 800dab4 <__ascii_wctomb+0x16>
 800daa0:	2aff      	cmp	r2, #255	; 0xff
 800daa2:	bf85      	ittet	hi
 800daa4:	238a      	movhi	r3, #138	; 0x8a
 800daa6:	6003      	strhi	r3, [r0, #0]
 800daa8:	700a      	strbls	r2, [r1, #0]
 800daaa:	f04f 30ff 	movhi.w	r0, #4294967295
 800daae:	bf98      	it	ls
 800dab0:	2001      	movls	r0, #1
 800dab2:	4770      	bx	lr
 800dab4:	4608      	mov	r0, r1
 800dab6:	4770      	bx	lr

0800dab8 <_write_r>:
 800dab8:	b538      	push	{r3, r4, r5, lr}
 800daba:	4d07      	ldr	r5, [pc, #28]	; (800dad8 <_write_r+0x20>)
 800dabc:	4604      	mov	r4, r0
 800dabe:	4608      	mov	r0, r1
 800dac0:	4611      	mov	r1, r2
 800dac2:	2200      	movs	r2, #0
 800dac4:	602a      	str	r2, [r5, #0]
 800dac6:	461a      	mov	r2, r3
 800dac8:	f7f5 fd99 	bl	80035fe <_write>
 800dacc:	1c43      	adds	r3, r0, #1
 800dace:	d102      	bne.n	800dad6 <_write_r+0x1e>
 800dad0:	682b      	ldr	r3, [r5, #0]
 800dad2:	b103      	cbz	r3, 800dad6 <_write_r+0x1e>
 800dad4:	6023      	str	r3, [r4, #0]
 800dad6:	bd38      	pop	{r3, r4, r5, pc}
 800dad8:	20000948 	.word	0x20000948

0800dadc <abort>:
 800dadc:	b508      	push	{r3, lr}
 800dade:	2006      	movs	r0, #6
 800dae0:	f000 f8d8 	bl	800dc94 <raise>
 800dae4:	2001      	movs	r0, #1
 800dae6:	f7f5 fd63 	bl	80035b0 <_exit>
	...

0800daec <_close_r>:
 800daec:	b538      	push	{r3, r4, r5, lr}
 800daee:	4d06      	ldr	r5, [pc, #24]	; (800db08 <_close_r+0x1c>)
 800daf0:	2300      	movs	r3, #0
 800daf2:	4604      	mov	r4, r0
 800daf4:	4608      	mov	r0, r1
 800daf6:	602b      	str	r3, [r5, #0]
 800daf8:	f7f5 fd9d 	bl	8003636 <_close>
 800dafc:	1c43      	adds	r3, r0, #1
 800dafe:	d102      	bne.n	800db06 <_close_r+0x1a>
 800db00:	682b      	ldr	r3, [r5, #0]
 800db02:	b103      	cbz	r3, 800db06 <_close_r+0x1a>
 800db04:	6023      	str	r3, [r4, #0]
 800db06:	bd38      	pop	{r3, r4, r5, pc}
 800db08:	20000948 	.word	0x20000948

0800db0c <_fstat_r>:
 800db0c:	b538      	push	{r3, r4, r5, lr}
 800db0e:	4d07      	ldr	r5, [pc, #28]	; (800db2c <_fstat_r+0x20>)
 800db10:	2300      	movs	r3, #0
 800db12:	4604      	mov	r4, r0
 800db14:	4608      	mov	r0, r1
 800db16:	4611      	mov	r1, r2
 800db18:	602b      	str	r3, [r5, #0]
 800db1a:	f7f5 fd98 	bl	800364e <_fstat>
 800db1e:	1c43      	adds	r3, r0, #1
 800db20:	d102      	bne.n	800db28 <_fstat_r+0x1c>
 800db22:	682b      	ldr	r3, [r5, #0]
 800db24:	b103      	cbz	r3, 800db28 <_fstat_r+0x1c>
 800db26:	6023      	str	r3, [r4, #0]
 800db28:	bd38      	pop	{r3, r4, r5, pc}
 800db2a:	bf00      	nop
 800db2c:	20000948 	.word	0x20000948

0800db30 <_isatty_r>:
 800db30:	b538      	push	{r3, r4, r5, lr}
 800db32:	4d06      	ldr	r5, [pc, #24]	; (800db4c <_isatty_r+0x1c>)
 800db34:	2300      	movs	r3, #0
 800db36:	4604      	mov	r4, r0
 800db38:	4608      	mov	r0, r1
 800db3a:	602b      	str	r3, [r5, #0]
 800db3c:	f7f5 fd97 	bl	800366e <_isatty>
 800db40:	1c43      	adds	r3, r0, #1
 800db42:	d102      	bne.n	800db4a <_isatty_r+0x1a>
 800db44:	682b      	ldr	r3, [r5, #0]
 800db46:	b103      	cbz	r3, 800db4a <_isatty_r+0x1a>
 800db48:	6023      	str	r3, [r4, #0]
 800db4a:	bd38      	pop	{r3, r4, r5, pc}
 800db4c:	20000948 	.word	0x20000948

0800db50 <_lseek_r>:
 800db50:	b538      	push	{r3, r4, r5, lr}
 800db52:	4d07      	ldr	r5, [pc, #28]	; (800db70 <_lseek_r+0x20>)
 800db54:	4604      	mov	r4, r0
 800db56:	4608      	mov	r0, r1
 800db58:	4611      	mov	r1, r2
 800db5a:	2200      	movs	r2, #0
 800db5c:	602a      	str	r2, [r5, #0]
 800db5e:	461a      	mov	r2, r3
 800db60:	f7f5 fd90 	bl	8003684 <_lseek>
 800db64:	1c43      	adds	r3, r0, #1
 800db66:	d102      	bne.n	800db6e <_lseek_r+0x1e>
 800db68:	682b      	ldr	r3, [r5, #0]
 800db6a:	b103      	cbz	r3, 800db6e <_lseek_r+0x1e>
 800db6c:	6023      	str	r3, [r4, #0]
 800db6e:	bd38      	pop	{r3, r4, r5, pc}
 800db70:	20000948 	.word	0x20000948

0800db74 <memmove>:
 800db74:	4288      	cmp	r0, r1
 800db76:	b510      	push	{r4, lr}
 800db78:	eb01 0402 	add.w	r4, r1, r2
 800db7c:	d902      	bls.n	800db84 <memmove+0x10>
 800db7e:	4284      	cmp	r4, r0
 800db80:	4623      	mov	r3, r4
 800db82:	d807      	bhi.n	800db94 <memmove+0x20>
 800db84:	1e43      	subs	r3, r0, #1
 800db86:	42a1      	cmp	r1, r4
 800db88:	d008      	beq.n	800db9c <memmove+0x28>
 800db8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db92:	e7f8      	b.n	800db86 <memmove+0x12>
 800db94:	4402      	add	r2, r0
 800db96:	4601      	mov	r1, r0
 800db98:	428a      	cmp	r2, r1
 800db9a:	d100      	bne.n	800db9e <memmove+0x2a>
 800db9c:	bd10      	pop	{r4, pc}
 800db9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dba2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dba6:	e7f7      	b.n	800db98 <memmove+0x24>

0800dba8 <__malloc_lock>:
 800dba8:	4801      	ldr	r0, [pc, #4]	; (800dbb0 <__malloc_lock+0x8>)
 800dbaa:	f7fe be18 	b.w	800c7de <__retarget_lock_acquire_recursive>
 800dbae:	bf00      	nop
 800dbb0:	2000093c 	.word	0x2000093c

0800dbb4 <__malloc_unlock>:
 800dbb4:	4801      	ldr	r0, [pc, #4]	; (800dbbc <__malloc_unlock+0x8>)
 800dbb6:	f7fe be13 	b.w	800c7e0 <__retarget_lock_release_recursive>
 800dbba:	bf00      	nop
 800dbbc:	2000093c 	.word	0x2000093c

0800dbc0 <_realloc_r>:
 800dbc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbc4:	4680      	mov	r8, r0
 800dbc6:	4614      	mov	r4, r2
 800dbc8:	460e      	mov	r6, r1
 800dbca:	b921      	cbnz	r1, 800dbd6 <_realloc_r+0x16>
 800dbcc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dbd0:	4611      	mov	r1, r2
 800dbd2:	f7ff bbc9 	b.w	800d368 <_malloc_r>
 800dbd6:	b92a      	cbnz	r2, 800dbe4 <_realloc_r+0x24>
 800dbd8:	f7ff fb5a 	bl	800d290 <_free_r>
 800dbdc:	4625      	mov	r5, r4
 800dbde:	4628      	mov	r0, r5
 800dbe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbe4:	f000 f872 	bl	800dccc <_malloc_usable_size_r>
 800dbe8:	4284      	cmp	r4, r0
 800dbea:	4607      	mov	r7, r0
 800dbec:	d802      	bhi.n	800dbf4 <_realloc_r+0x34>
 800dbee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dbf2:	d812      	bhi.n	800dc1a <_realloc_r+0x5a>
 800dbf4:	4621      	mov	r1, r4
 800dbf6:	4640      	mov	r0, r8
 800dbf8:	f7ff fbb6 	bl	800d368 <_malloc_r>
 800dbfc:	4605      	mov	r5, r0
 800dbfe:	2800      	cmp	r0, #0
 800dc00:	d0ed      	beq.n	800dbde <_realloc_r+0x1e>
 800dc02:	42bc      	cmp	r4, r7
 800dc04:	4622      	mov	r2, r4
 800dc06:	4631      	mov	r1, r6
 800dc08:	bf28      	it	cs
 800dc0a:	463a      	movcs	r2, r7
 800dc0c:	f7fb fbee 	bl	80093ec <memcpy>
 800dc10:	4631      	mov	r1, r6
 800dc12:	4640      	mov	r0, r8
 800dc14:	f7ff fb3c 	bl	800d290 <_free_r>
 800dc18:	e7e1      	b.n	800dbde <_realloc_r+0x1e>
 800dc1a:	4635      	mov	r5, r6
 800dc1c:	e7df      	b.n	800dbde <_realloc_r+0x1e>
	...

0800dc20 <_read_r>:
 800dc20:	b538      	push	{r3, r4, r5, lr}
 800dc22:	4d07      	ldr	r5, [pc, #28]	; (800dc40 <_read_r+0x20>)
 800dc24:	4604      	mov	r4, r0
 800dc26:	4608      	mov	r0, r1
 800dc28:	4611      	mov	r1, r2
 800dc2a:	2200      	movs	r2, #0
 800dc2c:	602a      	str	r2, [r5, #0]
 800dc2e:	461a      	mov	r2, r3
 800dc30:	f7f5 fcc8 	bl	80035c4 <_read>
 800dc34:	1c43      	adds	r3, r0, #1
 800dc36:	d102      	bne.n	800dc3e <_read_r+0x1e>
 800dc38:	682b      	ldr	r3, [r5, #0]
 800dc3a:	b103      	cbz	r3, 800dc3e <_read_r+0x1e>
 800dc3c:	6023      	str	r3, [r4, #0]
 800dc3e:	bd38      	pop	{r3, r4, r5, pc}
 800dc40:	20000948 	.word	0x20000948

0800dc44 <_raise_r>:
 800dc44:	291f      	cmp	r1, #31
 800dc46:	b538      	push	{r3, r4, r5, lr}
 800dc48:	4604      	mov	r4, r0
 800dc4a:	460d      	mov	r5, r1
 800dc4c:	d904      	bls.n	800dc58 <_raise_r+0x14>
 800dc4e:	2316      	movs	r3, #22
 800dc50:	6003      	str	r3, [r0, #0]
 800dc52:	f04f 30ff 	mov.w	r0, #4294967295
 800dc56:	bd38      	pop	{r3, r4, r5, pc}
 800dc58:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800dc5a:	b112      	cbz	r2, 800dc62 <_raise_r+0x1e>
 800dc5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dc60:	b94b      	cbnz	r3, 800dc76 <_raise_r+0x32>
 800dc62:	4620      	mov	r0, r4
 800dc64:	f000 f830 	bl	800dcc8 <_getpid_r>
 800dc68:	462a      	mov	r2, r5
 800dc6a:	4601      	mov	r1, r0
 800dc6c:	4620      	mov	r0, r4
 800dc6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc72:	f000 b817 	b.w	800dca4 <_kill_r>
 800dc76:	2b01      	cmp	r3, #1
 800dc78:	d00a      	beq.n	800dc90 <_raise_r+0x4c>
 800dc7a:	1c59      	adds	r1, r3, #1
 800dc7c:	d103      	bne.n	800dc86 <_raise_r+0x42>
 800dc7e:	2316      	movs	r3, #22
 800dc80:	6003      	str	r3, [r0, #0]
 800dc82:	2001      	movs	r0, #1
 800dc84:	e7e7      	b.n	800dc56 <_raise_r+0x12>
 800dc86:	2400      	movs	r4, #0
 800dc88:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800dc8c:	4628      	mov	r0, r5
 800dc8e:	4798      	blx	r3
 800dc90:	2000      	movs	r0, #0
 800dc92:	e7e0      	b.n	800dc56 <_raise_r+0x12>

0800dc94 <raise>:
 800dc94:	4b02      	ldr	r3, [pc, #8]	; (800dca0 <raise+0xc>)
 800dc96:	4601      	mov	r1, r0
 800dc98:	6818      	ldr	r0, [r3, #0]
 800dc9a:	f7ff bfd3 	b.w	800dc44 <_raise_r>
 800dc9e:	bf00      	nop
 800dca0:	20000030 	.word	0x20000030

0800dca4 <_kill_r>:
 800dca4:	b538      	push	{r3, r4, r5, lr}
 800dca6:	4d07      	ldr	r5, [pc, #28]	; (800dcc4 <_kill_r+0x20>)
 800dca8:	2300      	movs	r3, #0
 800dcaa:	4604      	mov	r4, r0
 800dcac:	4608      	mov	r0, r1
 800dcae:	4611      	mov	r1, r2
 800dcb0:	602b      	str	r3, [r5, #0]
 800dcb2:	f7f5 fc6d 	bl	8003590 <_kill>
 800dcb6:	1c43      	adds	r3, r0, #1
 800dcb8:	d102      	bne.n	800dcc0 <_kill_r+0x1c>
 800dcba:	682b      	ldr	r3, [r5, #0]
 800dcbc:	b103      	cbz	r3, 800dcc0 <_kill_r+0x1c>
 800dcbe:	6023      	str	r3, [r4, #0]
 800dcc0:	bd38      	pop	{r3, r4, r5, pc}
 800dcc2:	bf00      	nop
 800dcc4:	20000948 	.word	0x20000948

0800dcc8 <_getpid_r>:
 800dcc8:	f7f5 bc5a 	b.w	8003580 <_getpid>

0800dccc <_malloc_usable_size_r>:
 800dccc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dcd0:	1f18      	subs	r0, r3, #4
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	bfbc      	itt	lt
 800dcd6:	580b      	ldrlt	r3, [r1, r0]
 800dcd8:	18c0      	addlt	r0, r0, r3
 800dcda:	4770      	bx	lr

0800dcdc <_init>:
 800dcdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcde:	bf00      	nop
 800dce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dce2:	bc08      	pop	{r3}
 800dce4:	469e      	mov	lr, r3
 800dce6:	4770      	bx	lr

0800dce8 <_fini>:
 800dce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcea:	bf00      	nop
 800dcec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dcee:	bc08      	pop	{r3}
 800dcf0:	469e      	mov	lr, r3
 800dcf2:	4770      	bx	lr
