INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/auto_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_melody
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/music_to_frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_to_frequency
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/music_to_frequency.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/music_to_frequency.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song2
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song2.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song3
WARNING: [VRFC 10-480] case statement with no case item violates IEEE 1800 syntax [C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sources_1/new/song3.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Documents/GitHub/Piano/piano.srcs/sim_1/new/auto_play_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_play_tb
