INFO: Using Synplify installation C:/Microsemi/Libero_v11.6/Synopsys/fpga_J-2015.03M-3/lib for variable $LIBWARNING: File 'C:/Projects/Verilog/led_IGLOO/led_dac_adc_qudr/led_dac_adc_work/libero/Mayak_DAC_ADC/hdl/dds.v' already exists in projectWARNING: File 'C:/Projects/Verilog/led_IGLOO/led_dac_adc_qudr/led_dac_adc_work/libero/Mayak_DAC_ADC/hdl/dds.v' already exists in projectWARNING: File 'C:/Projects/Verilog/led_IGLOO/led_dac_adc_qudr/led_dac_adc_work/libero/Mayak_DAC_ADC/hdl/dds.v' already exists in projectINFO: Added instrumentation 'synthesis_1' to the projectINFO: Current design is buildINFO: Loading instrumentation 'synthesis_1'INFO: Reading Identify Instrumentor constraints file: C:/Projects/Verilog/led_IGLOO/led_dac_adc_qudr/led_dac_adc_work/libero/Mayak_DAC_ADC/synthesis/synthesis_1/identify.idcINFO: device jtagport builtinINFO: iice new IICE -type regularINFO: iice current IICEINFO: iice controller -iice IICE noneINFO: iice sampler -iice IICE -depth 1024Setting sampledepth to 1024 for IICE named IICEINFO: signals add -iice IICE -silent -trigger -sample /led_igloo_0/BW /led_igloo_0/BW_out /led_igloo_0/clk_dac1 /led_igloo_0/clk_dac2 /led_igloo_0/dac1_db /led_igloo_0/dac_count /led_igloo_0/data_from_adc /led_igloo_0/dds_cos /led_igloo_0/dds_sin /led_igloo_0/fab_clk_8MHz /led_igloo_0/fpga_count /led_igloo_0/fpga_shift_2 /led_igloo_0/fr_adc_count /led_igloo_0/fr_dac_count /led_igloo_0/freq /led_igloo_0/sdv_count /led_igloo_0/temp1 /led_igloo_0/temp1_csn /led_igloo_0/temp2 /led_igloo_0/temp2_csn /led_igloo_0/temp3 /led_igloo_0/temp3_csn /led_igloo_0/temp_count /led_igloo_0/temp_count_data /led_igloo_0/temp_sck /led_igloo_0/temp_so /led_igloo_0/time_sensINFO: iice clock -iice IICE -edge positive /led_igloo_0/fab_clk_16MHzSetting clock to /led_igloo_0/fab_clk_16MHz for IICE named IICEINFO: signals add -sample -trigger -iice IICE /led_igloo_0/SENSE_DOUTINFO: /led_igloo_0/SENSE_DOUT added for sampling and triggering to iice: IICETotal instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 379
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 379INFO: signals add -sample -trigger -iice IICE /led_igloo_0/data_2adcINFO: /led_igloo_0/data_2adc added for sampling and triggering to iice: IICETotal instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 451
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 451INFO: signals add -sample -trigger -iice IICE /led_igloo_0/SENSE_DININFO: /led_igloo_0/SENSE_DIN added for sampling and triggering to iice: IICETotal instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 453
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 453INFO: signals add -sample -trigger -iice IICE /led_igloo_0/oclk_1INFO: /led_igloo_0/oclk_1 added for sampling and triggering to iice: IICETotal instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 454
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 454INFO: signals add -sample -trigger -iice IICE /led_igloo_0/SENSE_CS_1INFO: /led_igloo_0/SENSE_CS_1 added for sampling and triggering to iice: IICETotal instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 455
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 455INFO: write instrumentation -save_orig_src -idc_onlyINFO: Instrumenting design `build' in directory C:/Projects/Verilog/led_IGLOO/led_dac_adc_qudr/led_dac_adc_work/libero/Mayak_DAC_ADC/synthesis/synthesis_1INFO: Current instrumentation information: 	IICE=IICE 
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 455
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 455INFO: write instrumentation -save_orig_src -idc_onlyINFO: Instrumenting design `build' in directory C:/Projects/Verilog/led_IGLOO/led_dac_adc_qudr/led_dac_adc_work/libero/Mayak_DAC_ADC/synthesis/synthesis_1INFO: Current instrumentation information: 	IICE=IICE 
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 455
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 455