{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684112968531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684112968532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 22:09:28 2023 " "Processing started: Sun May 14 22:09:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684112968532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112968532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2 -c TP2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2 -c TP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112968532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684112968891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684112968891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file prog_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Prog_mem " "Found entity 1: Prog_mem" {  } { { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112980186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112980186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP2 " "Found entity 1: TP2" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112980187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112980187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu.v 1 1 " "Found 1 design units, including 1 entities, in source file ifu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ifu " "Found entity 1: ifu" {  } { { "ifu.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/ifu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112980188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112980188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/decoder.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112980189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112980189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/alu.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112980190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112980190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch32.v 1 1 " "Found 1 design units, including 1 entities, in source file latch32.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch32 " "Found entity 1: latch32" {  } { { "latch32.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/latch32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112980191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112980191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Found entity 1: reg_bank" {  } { { "reg_bank.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/reg_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112980193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112980193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchdec.v 1 1 " "Found 1 design units, including 1 entities, in source file latchdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 latchDec " "Found entity 1: latchDec" {  } { { "latchDec.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/latchDec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112980194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112980194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchaluin.v 1 1 " "Found 1 design units, including 1 entities, in source file latchaluin.v" { { "Info" "ISGN_ENTITY_NAME" "1 latchAluIn " "Found entity 1: latchAluIn" {  } { { "latchAluIn.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/latchAluIn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112980195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112980195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch5.v 1 1 " "Found 1 design units, including 1 entities, in source file latch5.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch5 " "Found entity 1: latch5" {  } { { "latch5.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/latch5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112980196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112980196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP2 " "Elaborating entity \"TP2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684112980224 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "latchDec LATCH_DEC " "Block or symbol \"latchDec\" of instance \"LATCH_DEC\" overlaps another block or symbol" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 128 1128 1328 304 "LATCH_DEC" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684112980226 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "latch32 LATCH_busA " "Block or symbol \"latch32\" of instance \"LATCH_busA\" overlaps another block or symbol" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 320 960 1128 432 "LATCH_busA" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684112980226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch32 latch32:LATCH_busA " "Elaborating entity \"latch32\" for hierarchy \"latch32:LATCH_busA\"" {  } { { "TP2.bdf" "LATCH_busA" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 320 960 1128 432 "LATCH_busA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112980227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank reg_bank:REG_BANK " "Elaborating entity \"reg_bank\" for hierarchy \"reg_bank:REG_BANK\"" {  } { { "TP2.bdf" "REG_BANK" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 408 680 872 584 "REG_BANK" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112980228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "TP2.bdf" "ALU" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 528 1192 1376 672 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112980234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latchAluIn latchAluIn:LATCH_aluIn " "Elaborating entity \"latchAluIn\" for hierarchy \"latchAluIn:LATCH_aluIn\"" {  } { { "TP2.bdf" "LATCH_aluIn" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 544 1400 1600 688 "LATCH_aluIn" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112980319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latchDec latchDec:LATCH_DEC " "Elaborating entity \"latchDec\" for hierarchy \"latchDec:LATCH_DEC\"" {  } { { "TP2.bdf" "LATCH_DEC" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 128 1128 1328 304 "LATCH_DEC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112980322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:DECODER " "Elaborating entity \"decoder\" for hierarchy \"decoder:DECODER\"" {  } { { "TP2.bdf" "DECODER" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 160 864 1072 304 "DECODER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112980324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu ifu:IFU " "Elaborating entity \"ifu\" for hierarchy \"ifu:IFU\"" {  } { { "TP2.bdf" "IFU" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 136 336 528 280 "IFU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112980328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prog_mem Prog_mem:ROM " "Elaborating entity \"Prog_mem\" for hierarchy \"Prog_mem:ROM\"" {  } { { "TP2.bdf" "ROM" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 160 32 248 288 "ROM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112980341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Prog_mem:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Prog_mem:ROM\|altsyncram:altsyncram_component\"" {  } { { "Prog_mem.v" "altsyncram_component" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112980422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Prog_mem:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Prog_mem:ROM\|altsyncram:altsyncram_component\"" {  } { { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112980424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Prog_mem:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Prog_mem:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112980425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112980425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112980425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file prog_mem.mif " "Parameter \"init_file\" = \"prog_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112980425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112980425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112980425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112980425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112980425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112980425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112980425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112980425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112980425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112980425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112980425 ""}  } { { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684112980425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4j91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4j91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4j91 " "Found entity 1: altsyncram_4j91" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112980498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112980498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4j91 Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated " "Elaborating entity \"altsyncram_4j91\" for hierarchy \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112980499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch5 latch5:LATCH_rd22 " "Elaborating entity \"latch5\" for hierarchy \"latch5:LATCH_rd22\"" {  } { { "TP2.bdf" "LATCH_rd22" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 472 336 496 584 "LATCH_rd22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112980502 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "reg_bank:REG_BANK\|banco_rtl_0 " "Inferred dual-clock RAM node \"reg_bank:REG_BANK\|banco_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1684112981007 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "reg_bank:REG_BANK\|banco_rtl_1 " "Inferred dual-clock RAM node \"reg_bank:REG_BANK\|banco_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1684112981008 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_bank:REG_BANK\|banco_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reg_bank:REG_BANK\|banco_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_bank:REG_BANK\|banco_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"reg_bank:REG_BANK\|banco_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684112981291 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684112981291 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684112981291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_bank:REG_BANK\|altsyncram:banco_rtl_0 " "Elaborated megafunction instantiation \"reg_bank:REG_BANK\|altsyncram:banco_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112981311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_bank:REG_BANK\|altsyncram:banco_rtl_0 " "Instantiated megafunction \"reg_bank:REG_BANK\|altsyncram:banco_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112981311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112981311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112981311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112981311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112981311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112981311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112981311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112981311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112981311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112981311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112981311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112981311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112981311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684112981311 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684112981311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvc1 " "Found entity 1: altsyncram_kvc1" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_kvc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684112981354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112981354 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[31\] GND " "Pin \"imm\[31\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112983030 "|TP2|imm[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[30\] GND " "Pin \"imm\[30\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112983030 "|TP2|imm[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[29\] GND " "Pin \"imm\[29\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112983030 "|TP2|imm[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[28\] GND " "Pin \"imm\[28\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112983030 "|TP2|imm[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[27\] GND " "Pin \"imm\[27\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112983030 "|TP2|imm[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[26\] GND " "Pin \"imm\[26\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112983030 "|TP2|imm[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[25\] GND " "Pin \"imm\[25\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112983030 "|TP2|imm[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[24\] GND " "Pin \"imm\[24\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112983030 "|TP2|imm[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[23\] GND " "Pin \"imm\[23\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112983030 "|TP2|imm[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[22\] GND " "Pin \"imm\[22\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112983030 "|TP2|imm[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[21\] GND " "Pin \"imm\[21\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112983030 "|TP2|imm[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[20\] GND " "Pin \"imm\[20\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 696 1416 1592 712 "imm\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112983030 "|TP2|imm[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel_Out\[5\] GND " "Pin \"sel_Out\[5\]\" is stuck at GND" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 312 1088 1265 328 "sel_Out\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684112983030 "|TP2|sel_Out[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684112983030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684112983117 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684112985473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684112985696 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684112985696 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "140 " "Design contains 140 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[31\] " "Pin \"Alu_BusA\[31\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[30\] " "Pin \"Alu_BusA\[30\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[29\] " "Pin \"Alu_BusA\[29\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[28\] " "Pin \"Alu_BusA\[28\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[27\] " "Pin \"Alu_BusA\[27\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[26\] " "Pin \"Alu_BusA\[26\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[25\] " "Pin \"Alu_BusA\[25\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[24\] " "Pin \"Alu_BusA\[24\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[23\] " "Pin \"Alu_BusA\[23\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[22\] " "Pin \"Alu_BusA\[22\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[21\] " "Pin \"Alu_BusA\[21\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[20\] " "Pin \"Alu_BusA\[20\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[19\] " "Pin \"Alu_BusA\[19\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[18\] " "Pin \"Alu_BusA\[18\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[17\] " "Pin \"Alu_BusA\[17\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[16\] " "Pin \"Alu_BusA\[16\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[15\] " "Pin \"Alu_BusA\[15\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[14\] " "Pin \"Alu_BusA\[14\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[13\] " "Pin \"Alu_BusA\[13\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[12\] " "Pin \"Alu_BusA\[12\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[11\] " "Pin \"Alu_BusA\[11\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[10\] " "Pin \"Alu_BusA\[10\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[9\] " "Pin \"Alu_BusA\[9\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[8\] " "Pin \"Alu_BusA\[8\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[7\] " "Pin \"Alu_BusA\[7\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[6\] " "Pin \"Alu_BusA\[6\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[5\] " "Pin \"Alu_BusA\[5\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[4\] " "Pin \"Alu_BusA\[4\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[3\] " "Pin \"Alu_BusA\[3\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[2\] " "Pin \"Alu_BusA\[2\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[1\] " "Pin \"Alu_BusA\[1\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusA\[0\] " "Pin \"Alu_BusA\[0\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 456 1288 1485 472 "Alu_BusA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[11\] " "Pin \"PC\[11\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[10\] " "Pin \"PC\[10\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[9\] " "Pin \"PC\[9\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[8\] " "Pin \"PC\[8\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[7\] " "Pin \"PC\[7\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[6\] " "Pin \"PC\[6\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[5\] " "Pin \"PC\[5\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[4\] " "Pin \"PC\[4\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[3\] " "Pin \"PC\[3\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[2\] " "Pin \"PC\[2\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[1\] " "Pin \"PC\[1\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[0\] " "Pin \"PC\[0\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 104 8 184 120 "PC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[31\] " "Pin \"Alu_BusB\[31\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[30\] " "Pin \"Alu_BusB\[30\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[29\] " "Pin \"Alu_BusB\[29\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[28\] " "Pin \"Alu_BusB\[28\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[27\] " "Pin \"Alu_BusB\[27\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[26\] " "Pin \"Alu_BusB\[26\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[25\] " "Pin \"Alu_BusB\[25\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[24\] " "Pin \"Alu_BusB\[24\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[23\] " "Pin \"Alu_BusB\[23\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[22\] " "Pin \"Alu_BusB\[22\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[21\] " "Pin \"Alu_BusB\[21\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[20\] " "Pin \"Alu_BusB\[20\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[19\] " "Pin \"Alu_BusB\[19\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[18\] " "Pin \"Alu_BusB\[18\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[17\] " "Pin \"Alu_BusB\[17\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[16\] " "Pin \"Alu_BusB\[16\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[15\] " "Pin \"Alu_BusB\[15\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[14\] " "Pin \"Alu_BusB\[14\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[13\] " "Pin \"Alu_BusB\[13\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[12\] " "Pin \"Alu_BusB\[12\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[11\] " "Pin \"Alu_BusB\[11\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[10\] " "Pin \"Alu_BusB\[10\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[9\] " "Pin \"Alu_BusB\[9\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[8\] " "Pin \"Alu_BusB\[8\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[7\] " "Pin \"Alu_BusB\[7\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[6\] " "Pin \"Alu_BusB\[6\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[5\] " "Pin \"Alu_BusB\[5\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[4\] " "Pin \"Alu_BusB\[4\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[3\] " "Pin \"Alu_BusB\[3\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[2\] " "Pin \"Alu_BusB\[2\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[1\] " "Pin \"Alu_BusB\[1\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusB\[0\] " "Pin \"Alu_BusB\[0\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 480 1240 1438 496 "Alu_BusB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[31\] " "Pin \"Alu_BusC\[31\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[30\] " "Pin \"Alu_BusC\[30\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[29\] " "Pin \"Alu_BusC\[29\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[28\] " "Pin \"Alu_BusC\[28\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[27\] " "Pin \"Alu_BusC\[27\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[26\] " "Pin \"Alu_BusC\[26\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[25\] " "Pin \"Alu_BusC\[25\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[24\] " "Pin \"Alu_BusC\[24\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[23\] " "Pin \"Alu_BusC\[23\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[22\] " "Pin \"Alu_BusC\[22\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[21\] " "Pin \"Alu_BusC\[21\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[20\] " "Pin \"Alu_BusC\[20\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[19\] " "Pin \"Alu_BusC\[19\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[18\] " "Pin \"Alu_BusC\[18\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[17\] " "Pin \"Alu_BusC\[17\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[16\] " "Pin \"Alu_BusC\[16\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[15\] " "Pin \"Alu_BusC\[15\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[14\] " "Pin \"Alu_BusC\[14\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[13\] " "Pin \"Alu_BusC\[13\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[12\] " "Pin \"Alu_BusC\[12\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[11\] " "Pin \"Alu_BusC\[11\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[10\] " "Pin \"Alu_BusC\[10\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[9\] " "Pin \"Alu_BusC\[9\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[8\] " "Pin \"Alu_BusC\[8\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[7\] " "Pin \"Alu_BusC\[7\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[6\] " "Pin \"Alu_BusC\[6\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[5\] " "Pin \"Alu_BusC\[5\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[4\] " "Pin \"Alu_BusC\[4\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[3\] " "Pin \"Alu_BusC\[3\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[2\] " "Pin \"Alu_BusC\[2\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[1\] " "Pin \"Alu_BusC\[1\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Alu_BusC\[0\] " "Pin \"Alu_BusC\[0\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 672 608 807 688 "Alu_BusC" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[31\] " "Pin \"instruction\[31\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[30\] " "Pin \"instruction\[30\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[29\] " "Pin \"instruction\[29\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[28\] " "Pin \"instruction\[28\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[27\] " "Pin \"instruction\[27\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[26\] " "Pin \"instruction\[26\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[25\] " "Pin \"instruction\[25\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[24\] " "Pin \"instruction\[24\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[23\] " "Pin \"instruction\[23\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[22\] " "Pin \"instruction\[22\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[21\] " "Pin \"instruction\[21\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[20\] " "Pin \"instruction\[20\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[19\] " "Pin \"instruction\[19\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[18\] " "Pin \"instruction\[18\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[17\] " "Pin \"instruction\[17\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[16\] " "Pin \"instruction\[16\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[15\] " "Pin \"instruction\[15\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[14\] " "Pin \"instruction\[14\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[13\] " "Pin \"instruction\[13\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[12\] " "Pin \"instruction\[12\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[11\] " "Pin \"instruction\[11\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[10\] " "Pin \"instruction\[10\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[9\] " "Pin \"instruction\[9\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[8\] " "Pin \"instruction\[8\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[7\] " "Pin \"instruction\[7\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[6\] " "Pin \"instruction\[6\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[5\] " "Pin \"instruction\[5\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[4\] " "Pin \"instruction\[4\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[3\] " "Pin \"instruction\[3\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[2\] " "Pin \"instruction\[2\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[1\] " "Pin \"instruction\[1\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instruction\[0\] " "Pin \"instruction\[0\]\" is virtual output pin" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 40 856 1058 56 "instruction" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1684112985752 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1684112985752 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "36 " "Ignored 36 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC31 " "Ignored Virtual Pin assignment to \"PC31\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC24 " "Ignored Virtual Pin assignment to \"PC24\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC16 " "Ignored Virtual Pin assignment to \"PC16\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ifu:IFU " "Ignored Virtual Pin assignment to \"ifu:IFU\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC28 " "Ignored Virtual Pin assignment to \"PC28\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "latch32:LATCH_IFU " "Ignored Virtual Pin assignment to \"latch32:LATCH_IFU\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC19 " "Ignored Virtual Pin assignment to \"PC19\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC13 " "Ignored Virtual Pin assignment to \"PC13\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC23 " "Ignored Virtual Pin assignment to \"PC23\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC12 " "Ignored Virtual Pin assignment to \"PC12\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC29 " "Ignored Virtual Pin assignment to \"PC29\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "alu:ALU " "Ignored Virtual Pin assignment to \"alu:ALU\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "latchDec:LATCH_DEC " "Ignored Virtual Pin assignment to \"latchDec:LATCH_DEC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Prog_mem:ROM " "Ignored Virtual Pin assignment to \"Prog_mem:ROM\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC27 " "Ignored Virtual Pin assignment to \"PC27\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC26 " "Ignored Virtual Pin assignment to \"PC26\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "selA " "Ignored Virtual Pin assignment to \"selA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "latch32:LATCH_busC " "Ignored Virtual Pin assignment to \"latch32:LATCH_busC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "selB " "Ignored Virtual Pin assignment to \"selB\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC17 " "Ignored Virtual Pin assignment to \"PC17\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC18 " "Ignored Virtual Pin assignment to \"PC18\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "latchAluIn:LATCH_aluIn " "Ignored Virtual Pin assignment to \"latchAluIn:LATCH_aluIn\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "latch32:LATCH_busA " "Ignored Virtual Pin assignment to \"latch32:LATCH_busA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "decoder:DECODER " "Ignored Virtual Pin assignment to \"decoder:DECODER\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC14 " "Ignored Virtual Pin assignment to \"PC14\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "latch5:LATCH_rd22 " "Ignored Virtual Pin assignment to \"latch5:LATCH_rd22\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "latch32:LATCH_busB " "Ignored Virtual Pin assignment to \"latch32:LATCH_busB\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "reg_bank:REG_BANK " "Ignored Virtual Pin assignment to \"reg_bank:REG_BANK\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC21 " "Ignored Virtual Pin assignment to \"PC21\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "selOut " "Ignored Virtual Pin assignment to \"selOut\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "latch5:LATCH_rd1 " "Ignored Virtual Pin assignment to \"latch5:LATCH_rd1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC22 " "Ignored Virtual Pin assignment to \"PC22\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC20 " "Ignored Virtual Pin assignment to \"PC20\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC25 " "Ignored Virtual Pin assignment to \"PC25\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC30 " "Ignored Virtual Pin assignment to \"PC30\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC15 " "Ignored Virtual Pin assignment to \"PC15\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1684112985760 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1684112985760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1794 " "Implemented 1794 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684112985820 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684112985820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1644 " "Implemented 1644 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684112985820 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684112985820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684112985820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684112985852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 22:09:45 2023 " "Processing ended: Sun May 14 22:09:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684112985852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684112985852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684112985852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684112985852 ""}
