# Copyright 2023-2025 NXP
#
# SPDX-License-Identifier: BSD-3-Clause

revisions:
  a0: {}
  a1: {}
latest: a1

# General MCU information
info:
  use_in_doc: True # Include this MCU in generated documentation
  purpose: i.MX 9 Applications Processors
  spsdk_predecessor_name: mx93
  # Web page of MCU representative
  web: https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-9-processors/i-mx-93-applications-processor-family-arm-cortex-a55-ml-acceleration-power-efficient-mpu:i.MX93
  memory_map:
    ocram_ns:
      start_int: 0x20480000
      size_int: 0xA0000
      external: false
      non_xip_type: int_ram
    ocram_s:
      start_int: 0x30480000
      size_int: 0xA0000
      external: false
      non_xip_type: int_ram
    dram1:
      start_int: 0x80000000
      size_int: 0x10000000
      external: true
      non_xip_type: ext_ram_ddr
    dram2:
      start_int: 0x90000000
      size_int: 0x10000000
      external: true
      non_xip_type: ext_ram_ddr
    dram3:
      start_int: 0xA0000000
      size_int: 0x10000000
      external: true
      non_xip_type: ext_ram_ddr
    dram4:
      start_int: 0xB0000000
      size_int: 0x44000
      external: true
      non_xip_type: ext_ram_ddr
    dram5:
      start_int: 0xB0044000
      size_int: 0xBC000
      external: true
      non_xip_type: ext_ram_ddr
    dram6:
      start_int: 0xB0100000
      size_int: 0xFF00000
      external: true
      non_xip_type: ext_ram_ddr
    dram7:
      start_int: 0xC0000000
      size_int: 0x40000000
      external: true
      non_xip_type: ext_ram_ddr
    flexspi1_ns:
      start_int: 0x28000000
      size_int: 0x08000000
      external: true
      non_xip_type: ext_ram_flexspi
      mirror_of: flexspi1_s
    flexspi1_s:
      start_int: 0x38000000
      size_int: 0x08000000
      external: true
      non_xip_type: ext_ram_flexspi
    flexspi2_ns:
      start_int: 0x04000000
      size_int: 0x04000000
      external: true
      non_xip_type: ext_ram_flexspi
      mirror_of: flexspi2_s
      evk_default: true
    flexspi2_s:
      start_int: 0x14000000
      size_int: 0x04000000
      external: true
      non_xip_type: ext_ram_flexspi
  isp:
    interfaces: [usb]
    rom:
      protocol: sdps
      protocol_params:
        no_cmd: True
        hid_ep1: True
        hid_pack_size: 1020
      usb:
        vid: 0x1FC9
        pid: 0x014E

features:
  # ======== Fuses description section ========
  fuses:
    tool: nxpele
    grouped_registers:
      - uid: otfad1_key
        name: OTFAD1_KEY
        width: 128
        reverse_subregs_order: True
        reversed: True
        config_as_hexstring: true
        description: OTFAD1 Key known as KEK.
        sub_regs: [fuse184, fuse185, fuse186, fuse187]
      - uid: otfad2_key
        name: OTFAD2_KEY
        width: 128
        reverse_subregs_order: True
        reversed: True
        config_as_hexstring: true
        description: OTFAD2 Key known as KEK.
        sub_regs: [fuse178, fuse179, fuse180, fuse181]
      - uid: srkh
        name: SRKH
        width: 256
        reversed: True
        config_as_hexstring: True
        description: "SHA256 hash digest of hash of four SRK keys"
        sub_regs:
          [
            "fuse128",
            "fuse129",
            "fuse130",
            "fuse131",
            "fuse132",
            "fuse133",
            "fuse134",
            "fuse135",
          ]
  # ======== Communication buffer section ========
  comm_buffer:
    address: 0x8380_0000 # comm buffer in DDR
    size: 0x20000

  # ======== Certificate block section ========
  cert_block:
    sub_features: [based_on_srk]
    rot_type: "srk_table_ahab"

  # ======== DAT section ========
  dat:
    socc: 0x4D58005D # SOCC identification
    based_on_ele: True # Flag if the implementation of DAT is based on EdgeLock Enclave
    dmbox_ap_ix: 0
    test_address: 0x2048_0000

  # ======== AHAB section ========
  ahab:
    valid_offset_minimal_alignment: 0x400
    containers_max_cnt: 3
    oem_images_max_cnt: 8
    container_types: [1] # Supported container types
    core_ids:
      CORTEX_M33: [1, "cortex-m33", "Cortex M33"]
      CORTEX_A55: [2, "cortex-a55", "Cortex A55"]
      ELE: [6, "ele", "EdgeLock Enclave"]
      V2X_1: [9, "v2x-1", "V2X 1"]
      V2X_2: [10, "v2x-2", "V2X 2"]
    image_types:
      application:
        EXECUTABLE: [0x03, executable, Executable Image]
        DATA: [0x04, data, Data Image]
        PROVISIONING_IMAGE: [0x07, provisioning_image, Provisioning Image]
        PROVISIONING_DATA: [0x09, provisioning_data, Provisioning data Image]
        V2X_DUMMY: [0x0E, v2x_dummy, V2X dummy Image]
      ele:
        ELE: [0x06, ele, EdgeLock Enclave Image]
      v2x:
        V2X_PRIMARY: [0x0B, v2x_primary, V2X primary Image]
        V2X_SECONDARY: [0x0C, v2x_secondary, V2X secondary Image]
        V2X_ROM_PATCH: [0x0D, v2x_rom_patch, V2X rom patch Image]

    image_types_mapping:
      ele: [6]
      v2x: [9, 10]

    # AHAB extra images
    ddr_alignments: [0x8000, 0x4000, 0x8000, 0]
    ddr_fw_alignment: 0x4

    spl_ddr_load_address: 0x2049A000
    spl_ddr_core_id: cortex-a55
    spl_ddr_meta_data_start_cpu_id: 2

    atf_load_address: 0x204E0000
    atf_core_id: cortex-a55
    atf_meta_data_start_cpu_id: 2

    uboot_load_address: 0x80200000
    uboot_core_id: cortex-a55
    uboot_meta_data_start_cpu_id: 2

    tee_load_address: 0x96000000
    tee_core_id: cortex-a55
    tee_meta_data_start_cpu_id: 2

    extra_images: ["spl_ddr", "atf", "uboot", "tee"]

  # ======== EdgeLock Enclave section ========
  ele: {}

  # ======== OTFAD section ========
  otfad:
    keyblob_byte_swap_cnt: 8
    sb_21_supported: False
    has_kek_fuses: True
    supports_key_scrambling: True

    fuses_1: # Fuses for OTFAD1
      _name: Configuration of fuses for OTFAD1
      _no_verify: True
      fuse188: # OTFAD CFG Fuse
        fuse188-bit-3: 1 # OTFAD Enable
        fuse188-bit-7: __scramble_enabled # OTFAD enable scrambling
        fuse188-bits-8-15: __key_scramble_align # OTFAD scramble align
      fuse189: __key_scramble_mask # OTFAD Scramble Key
      otfad1_key: __kek # OTFAD Key

    fuses_2: # Fuses for OTFAD2
      _name: Configuration of fuses for OTFAD2
      _no_verify: True
      fuse182: # OTFAD CFG Fuse
        fuse182-bit-3: 1 # OTFAD Enable
        fuse182-bit-7: __scramble_enabled # OTFAD enable scrambling
        fuse182-bits-8-15: __key_scramble_align # OTFAD scramble align
      fuse183: __key_scramble_mask # OTFAD Scramble Key
      otfad2_key: __kek # OTFAD Key

    additional_template: ["otfad_scramble"]
    additional_template_text: |
      Is important to use physical addresses (non-secure) in settings of OTFAD to proper run the decryption on device.
      For example:
        In case of using FlexSPI2 the secure base address address is 0x1400_0000. But in setting of the OTFAD use 0x0400_0000 as a base address.
        The code must be still linked on secure base address 0x1400_0000 to proper run of OTFAD hardware.

        Same is for FlexSPI1, but instead of 0x3800_0000 base address, the 0x2800_0000 must be used in OTFAD configuration.

  # ======== Bootable image section ========
  bootable_image:
    mem_types:
      serial_downloader:
        segments:
          primary_image_container_set: 0x0
          secondary_image_container_set: -1 # Just behind previous segment
      flexspi_nor:
        segments:
          keyblob: 0x0000
          fcb: 0x0400
          #not_used: 0xC00
          primary_image_container_set: 0x1_000
          secondary_image_container_set: -1 # Just behind previous segment
      emmc:
        segments:
          primary_image_container_set: 0x8_000
          secondary_image_container_set: -1 # Just behind previous segment
      sd:
        segments:
          primary_image_container_set: 0x8_000
          secondary_image_container_set: -1 # Just behind previous segment
      # flexspi_nand:
      #   segments:
      #     xmcd: 0x00
      #     primary_image_container_set: 0x400
      #     secondary_image_container_set: -1 # Just behind previous segment
      recovery_spi:
        note: Connected to LPSPI1/2/3/4. SPI NOR recovery image
        segments:
          primary_image_container_set: 0x00
          secondary_image_container_set: -1 # Just behind previous segment

  # ======== Misc signing section ========
  signing:
    pss_padding: true

  # ======== Fastboot ========
  fastboot:
    address: 0x8280_0000
    size: 0x2000_0000

  # ======== nxpuuu ==========
  nxpuuu: {}

  # ======== EL2GO TP section ========
  el2go_tp:
    el2go_interface: uboot_fastboot
    el2go_name: IMX9
    prov_method: oem_app
    validation_method: max_count=16;max_total_size=16384
