GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBDMA.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBDVP.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVI.v'
Undeclared symbol 'i2c_sel', assumed default net type 'wire'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVI.v":40)
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVO.v'
Undeclared symbol 'hdmi4_rst_n', assumed default net type 'wire'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVO.v":46)
Undeclared symbol 'vo_hs', assumed default net type 'wire'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVO.v":80)
WARN  (EX3801) : Parameter 'H_TOTAL' becomes localparam in 'vga_timing' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVO.v":130)
WARN  (EX3801) : Parameter 'V_TOTAL' becomes localparam in 'vga_timing' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVO.v":131)
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVP.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\DDR3MI\DDR3MI.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\DVI_RX\DVI_RX.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\DVI_TX\DVI_TX.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\Frame_Buffer\Frame_Buffer.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\PLL\HDMI_PLL.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\PLL\SYS_PLL.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\binarizer.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\cutter.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\edger.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filler.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v'
WARN  (EX3792) : Literal value 'd1280 truncated to fit in 9 bits("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":435)
WARN  (EX3792) : Literal value 'd720 truncated to fit in 8 bits("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":436)
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\i2c_edid.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\rgb2ycbcr.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v'
WARN  (EX3801) : Parameter 'DATA_WIDTH' becomes localparam in 'scaler' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":29)
WARN  (EX3801) : Parameter 'CHANNELS' becomes localparam in 'scaler' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":30)
WARN  (EX3801) : Parameter 'BUFFER_SIZE' becomes localparam in 'scaler' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":31)
WARN  (EX3801) : Parameter 'DISCARD_CNT_WIDTH' becomes localparam in 'scaler' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":33)
WARN  (EX3801) : Parameter 'FRACTION_BITS' becomes localparam in 'scaler' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":34)
WARN  (EX3801) : Parameter 'SCALE_INT_BITS' becomes localparam in 'scaler' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":35)
WARN  (EX3801) : Parameter 'SCALE_FRAC_BITS' becomes localparam in 'scaler' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":36)
WARN  (EX3801) : Parameter 'SCALE_BITS' becomes localparam in 'scaler' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":37)
WARN  (EX3788) : Block identifier is required on this block("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":652)
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\edid_prom\edid_prom.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v'
Undeclared symbol 'cmos_clk', assumed default net type 'wire'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":117)
Undeclared symbol 'pll_stop', assumed default net type 'wire'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":124)
Undeclared symbol 'O_pll_phase_lock', assumed default net type 'wire'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":144)
Analyzing Verilog file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'
Analyzing included file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Back to file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Analyzing included file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Back to file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Analyzing Verilog file 'S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'top'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":1)
WARN  (EX3780) : Using initial value of 'VP_CR' since it is never assigned("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":79)
WARN  (EX3780) : Using initial value of 'VP_START' since it is never assigned("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":81)
WARN  (EX3780) : Using initial value of 'VP_END' since it is never assigned("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":82)
WARN  (EX3780) : Using initial value of 'VP_SCALER' since it is never assigned("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":83)
Compiling module 'HDMI_PLL'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\PLL\HDMI_PLL.v":10)
Compiling module 'SYS_PLL'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\PLL\SYS_PLL.v":10)
Compiling module 'EDID_PROM_Top'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\edid_prom\edid_prom.v":819)
Compiling module '**'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\edid_prom\edid_prom.v":818)
Compiling module 'DVI_RX'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\DVI_RX\DVI_RX.v":7006)
Compiling module '**'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\DVI_RX\DVI_RX.v":7005)
Compiling module 'AHBVI'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVI.v":1)
Compiling module 'CAM'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":39)
Compiling module 'timing_check'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":175)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":260)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":286)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":303)
Compiling module 'lut_ov5640_rgb565(HActive=12'd1280,VActive=12'd720,HTotal=13'd1892,VTotal=13'd740,USE_4vs3_frame="false")'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1495)
Compiling module 'i2c_config'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":329)
Compiling module 'i2c_master_top'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":448)
Compiling module 'i2c_master_byte_ctrl'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":744)
Compiling module 'i2c_master_bit_ctrl'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1118)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1167)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1183)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1184)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1186)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1187)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1189)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1190)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1192)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1193)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1203)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1204)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1206)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1207)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1219)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1238)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1239)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1241)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1242)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1244)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1245)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1247)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1248)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1250)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1251)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1253)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1254)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1263)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1264)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1266)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1267)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1269)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1270)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1276)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1277)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1278)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1287)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1288)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1289)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1292)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1293)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1294)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1298)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1325)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1326)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1327)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1328)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1329)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1331)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1332)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1333)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1334)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1335)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1337)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1344)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1345)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1346)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1347)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1348)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1351)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1352)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1353)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1358)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1359)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1360)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1361)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1365)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1366)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1367)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1368)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1372)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1373)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1374)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1375)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1379)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1380)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1381)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1382)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1386)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1387)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1388)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1389)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1390)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1395)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1396)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1397)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1398)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1402)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1403)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1404)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1405)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1409)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1410)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1411)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1412)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1416)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1417)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1418)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1419)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1420)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1425)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1426)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1427)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1428)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1432)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1433)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1434)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1435)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1439)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1440)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1441)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1442)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1446)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1447)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1448)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1449)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1450)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1455)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1456)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1457)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1458)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1462)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1463)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1464)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1465)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1470)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1471)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1472)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1473)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1477)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1478)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1479)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1480)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1481)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":1340)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":843)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":844)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":845)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":846)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":850)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":851)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":852)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":853)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":864)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":865)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":866)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":867)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":868)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":869)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":870)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":872)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":873)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":874)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":875)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":876)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":877)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":878)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":881)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":882)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":883)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":884)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":890)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":891)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":893)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":894)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":896)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":897)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":900)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":901)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":904)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":910)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":911)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":913)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":914)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":917)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":923)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":924)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":926)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":927)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":928)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":934)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":935)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":937)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":938)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":941)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":942)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":948)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":949)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":951)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":952)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":955)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":959)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":961)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":962)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":966)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":967)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":970)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":886)
WARN  (EX1998) : Net 'i2c_read_req' does not have a driver("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":356)
Compiling module 'cmos_8_16bit'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":130)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 3 for port 'i2c_sel'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVI.v":40)
Compiling module 'testpattern'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVI.v":183)
Compiling module 'AHBVP(H_DISP=12'b010100000000,V_DISP=12'b001011010000)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVP.v":1)
WARN  (EX3780) : Using initial value of 'START_X' since it is never assigned("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVP.v":57)
WARN  (EX3780) : Using initial value of 'START_Y' since it is never assigned("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVP.v":58)
WARN  (EX3780) : Using initial value of 'END_X' since it is never assigned("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVP.v":59)
WARN  (EX3780) : Using initial value of 'END_Y' since it is never assigned("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVP.v":60)
WARN  (EX3780) : Using initial value of 'OUTPUT_X_RES' since it is never assigned("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVP.v":61)
WARN  (EX3780) : Using initial value of 'OUTPUT_Y_RES' since it is never assigned("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVP.v":62)
Compiling module 'cutter(H_DISP=12'b010100000000,V_DISP=12'b001011010000)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\cutter.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\cutter.v":42)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\cutter.v":45)
Compiling module 'filter(IMG_HDISP=12'b010100000000,IMG_VDISP=12'b001011010000)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":1)
WARN  (EX3073) : Port 'matrix_vs' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":216)
WARN  (EX3073) : Port 'matrix_vs' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":237)
Compiling module 'gaussian(IMG_HDISP=12'b010100000000,IMG_VDISP=12'b001011010000)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":128)
Compiling module 'matrix3x3(IMG_HDISP=12'b010100000000,IMG_VDISP=12'b001011010000)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":827)
Compiling module 'line_shift_ram(LINE_LENGTH=12'b010100000000)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":943)
Extracting RAM for identifier 'line_ram'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":955)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 8("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":252)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 8("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":254)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 8("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":256)
WARN  (EX3073) : Port 'matrix_vs' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":369)
WARN  (EX3073) : Port 'matrix_vs' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":390)
Compiling module 'mean(IMG_HDISP=12'b010100000000,IMG_VDISP=12'b001011010000)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":281)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 8("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":405)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 8("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":407)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 8("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":409)
WARN  (EX3073) : Port 'matrix_vs' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":539)
WARN  (EX3073) : Port 'matrix_vs' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":576)
Compiling module 'median(IMG_HDISP=12'b010100000000,IMG_VDISP=12'b001011010000)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":434)
Compiling module 'Matrix3x3Median'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":616)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 1("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":609)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 1("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":610)
WARN  (EX3073) : Port 'DataVal' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":67)
Compiling module 'scaler'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":3)
WARN  (EX3780) : Using initial value of 'algorithm_sel' since it is never assigned("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":46)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 18("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":39)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 18("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":40)
Compiling module 'FIFO(DATA_WIDTH=24,FIFO_DEPTH=1024)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":792)
Extracting RAM for identifier 'FifoBuff'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":876)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":828)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":829)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":830)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":834)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":835)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":836)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":844)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":845)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":848)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":849)
Compiling module 'FifoAddrCnt(CounterWidth_C=10)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1136)
Compiling module 'GrayCnt(CounterWidth_C=10)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1200)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1228)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1229)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1230)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1247)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1248)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1175)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1176)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1183)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1184)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":880)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":911)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":927)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":928)
Compiling module 'GrayDecode(DataWidht_C=10)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1264)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":944)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":945)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":961)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":962)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":966)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":967)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":976)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":977)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":987)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":988)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":989)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1006)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1007)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1021)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1037)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1038)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1054)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1055)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1059)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1060)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1072)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1073)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1082)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1083)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1084)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1093)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1094)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1113)
Compiling module 'streamScaler(DISCARD_CNT_WIDTH=2,BUFFER_SIZE=3)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":114)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":252)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":258)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 25("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":259)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 25("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":286)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":441)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":444)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":495)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":524)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":526)
Compiling module 'ramFifo(DATA_WIDTH=24,ADDRESS_WIDTH=11,BUFFER_SIZE=3)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":574)
Compiling module 'ramDualPort(DATA_WIDTH=24,ADDRESS_WIDTH=11)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":686)
Extracting RAM for identifier 'ram'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":697)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'addrB'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":647)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 24 for port 'dataB'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":648)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'addrB'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":647)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 24 for port 'dataB'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":648)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'addrB'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":647)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 24 for port 'dataB'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":648)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":672)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":673)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":675)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":676)
WARN  (EX1998) : Net 'ramDataOutA[7][23]' does not have a driver("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":626)
WARN  (EX1998) : Net 'ramDataOutB[7][23]' does not have a driver("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":627)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 2 for port 'inputDiscardCnt'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":102)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 25 for port 'leftOffset'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":103)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 14 for port 'topFracOffset'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":104)
Compiling module 'rgb2ycbcr'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\rgb2ycbcr.v":1)
Compiling module 'edger(IMG_HDISP=12'b010100000000,IMG_VDISP=12'b001011010000)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\edger.v":1)
Compiling module 'binarizer'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\binarizer.v":1)
Compiling module 'filler(H_DISP=12'b010100000000)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filler.v":1)
WARN  (EX3791) : Expression size 27 truncated to fit in target size 26("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filler.v":97)
Compiling module 'AHBDMA'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBDMA.v":1)
Compiling module 'Frame_Buffer'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\Frame_Buffer\Frame_Buffer.v":5020)
Compiling module '**'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\Frame_Buffer\Frame_Buffer.v":5019)
WARN  (EX3670) : Actual bit length 29 differs from formal bit length 28 for port 'O_addr'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBDMA.v":89)
Compiling module 'DDR3MI'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\DDR3MI\DDR3MI.v":31949)
Compiling module '**'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\DDR3MI\DDR3MI.v":31948)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 15 for port 'O_ddr_addr'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBDMA.v":129)
WARN  (EX3073) : Port 'active_x' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVO.v":83)
Compiling module 'AHBVO'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVO.v":1)
Compiling module 'vga_timing'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVO.v":107)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 10("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVO.v":208)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 10("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVO.v":213)
Compiling module 'DVI_TX'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\DVI_TX\DVI_TX.v":1088)
Compiling module '**'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\DVI_TX\DVI_TX.v":1087)
WARN  (EX2565) : Input 'VP_SR[31]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[30]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[29]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[28]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[27]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[26]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[25]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[24]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[23]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[22]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[21]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[20]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[19]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[18]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[17]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[16]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[15]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[14]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[13]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[12]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[11]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[10]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[9]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[8]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (EX2565) : Input 'VP_SR[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
Compiling module 'gw_gao'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Compiling module '**'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "lut_ov5640_rgb565" instantiated to "lut_ov5640_rgb565" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":98)
WARN  (NL0002) : The module "timing_check" instantiated to "timing_check" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v":86)
WARN  (NL0002) : The module "testpattern" instantiated to "testpattern" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVI.v":89)
WARN  (NL0002) : The module "AHBVP" instantiated to "AHBVP" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":209)
WARN  (NL0002) : The module "binarizer" instantiated to "binarizer" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVP.v":228)
WARN  (NL0002) : The module "cutter" instantiated to "cutter" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVP.v":109)
WARN  (NL0002) : The module "edger" instantiated to "edger" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVP.v":208)
WARN  (NL0002) : The module "matrix3x3" instantiated to "matrix3x3" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\edger.v":45)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram0" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":876)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram1" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":886)
WARN  (NL0002) : The module "filler" instantiated to "filler" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVP.v":290)
WARN  (NL0002) : The module "filter" instantiated to "filter" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVP.v":131)
WARN  (NL0002) : The module "gaussian" instantiated to "gaussian" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":46)
WARN  (NL0002) : The module "matrix3x3" instantiated to "matrix3x3_b" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":237)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram0" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":876)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram1" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":886)
WARN  (NL0002) : The module "matrix3x3" instantiated to "matrix3x3_g" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":216)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram0" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":876)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram1" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":886)
WARN  (NL0002) : The module "matrix3x3" instantiated to "matrix3x3_r" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":195)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram0" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":876)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram1" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":886)
WARN  (NL0002) : The module "mean" instantiated to "mean" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":69)
WARN  (NL0002) : The module "matrix3x3" instantiated to "matrix3x3_b" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":390)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram0" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":876)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram1" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":886)
WARN  (NL0002) : The module "matrix3x3" instantiated to "matrix3x3_g" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":369)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram0" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":876)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram1" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":886)
WARN  (NL0002) : The module "matrix3x3" instantiated to "matrix3x3_r" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":348)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram0" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":876)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram1" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":886)
WARN  (NL0002) : The module "median" instantiated to "median" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":92)
WARN  (NL0002) : The module "Matrix3x3Median" instantiated to "Matrix3x3Median_b" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":592)
WARN  (NL0002) : The module "Matrix3x3Median" instantiated to "Matrix3x3Median_g" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":555)
WARN  (NL0002) : The module "Matrix3x3Median" instantiated to "Matrix3x3Median_r" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":518)
WARN  (NL0002) : The module "matrix3x3" instantiated to "matrix3x3_b" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":576)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram0" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":876)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram1" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":886)
WARN  (NL0002) : The module "matrix3x3" instantiated to "matrix3x3_g" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":539)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram0" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":876)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram1" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":886)
WARN  (NL0002) : The module "matrix3x3" instantiated to "matrix3x3_r" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":501)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram0" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":876)
WARN  (NL0002) : The module "line_shift_ram" instantiated to "line_shift_ram1" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v":886)
WARN  (NL0002) : The module "rgb2ycbcr" instantiated to "rgb2ycbcr" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVP.v":185)
WARN  (NL0002) : The module "scaler" instantiated to "scaler" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVP.v":164)
WARN  (NL0002) : The module "FIFO" instantiated to "FIFO" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":67)
WARN  (NL0002) : The module "GrayDecode" instantiated to "RRAGray2Hex" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1029)
WARN  (NL0002) : The module "GrayDecode" instantiated to "RWAGray2Hex" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1028)
WARN  (NL0002) : The module "FifoAddrCnt" instantiated to "U1_WrAddrCnt" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":873)
WARN  (NL0002) : The module "GrayCnt" instantiated to "U1_AddrCnt" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1169)
WARN  (NL0002) : The module "FifoAddrCnt" instantiated to "U2_RdAddrCnt" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":905)
WARN  (NL0002) : The module "GrayCnt" instantiated to "U1_AddrCnt" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":1169)
WARN  (NL0002) : The module "GrayDecode" instantiated to "WRAGray2Hex" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":935)
WARN  (NL0002) : The module "GrayDecode" instantiated to "WWAGray2Hex" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":936)
WARN  (NL0002) : The module "streamScaler" instantiated to "streamScaler" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":105)
WARN  (NL0002) : The module "ramFifo" instantiated to "ramFifo" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":565)
WARN  (NL0002) : The module "ramDualPort" instantiated to "[0].ramDualPort" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":651)
WARN  (NL0002) : The module "ramDualPort" instantiated to "[1].ramDualPort" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":651)
WARN  (NL0002) : The module "ramDualPort" instantiated to "[2].ramDualPort" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v":651)
WARN  (NL0002) : The module "EDID_PROM_Top" instantiated to "EDID_PROM_Top" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v":134)
WARN  (NL0002) : The module "~i2c_slave_wrapper.EDID_PROM_Top" instantiated to "i2c_slave_wrapper_inst" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\edid_prom\edid_prom.v":846)
WARN  (NL0002) : The module "~edid_ram.EDID_PROM_Top" instantiated to "edid_ram_inst" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\edid_prom\edid_prom.v":818)
WARN  (NL0002) : The module "~i2c_slave.EDID_PROM_Top" instantiated to "u_i2c_slave" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\edid_prom\edid_prom.v":818)
[95%] Generate netlist file "F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\impl\gwsynthesis\DVP.vg" completed
[100%] Generate report file "F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\impl\gwsynthesis\DVP_syn.rpt.html" completed
GowinSynthesis finish
