
---------- Begin Simulation Statistics ----------
simSeconds                                   0.110730                       # Number of seconds simulated (Second)
simTicks                                 110730062632                       # Number of ticks simulated (Tick)
finalTick                                110730062632                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    899.42                       # Real time elapsed on the host (Second)
hostTickRate                                123112152                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2286620                       # Number of bytes of host memory used (Byte)
simInsts                                    261123673                       # Number of instructions simulated (Count)
simOps                                      312341073                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   290323                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     347268                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           476                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        232626183                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.890076                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.123499                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       335634488                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   177325                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      331408500                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 196240                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             23470739                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          19259194                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                1183                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           232225943                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.427095                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.351358                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  75405466     32.47%     32.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  56524427     24.34%     56.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  51331774     22.10%     78.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  30436463     13.11%     92.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  13217064      5.69%     97.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4107181      1.77%     99.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    949078      0.41%     99.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    223413      0.10%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     31077      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             232225943                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 205741      0.86%      0.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    3211      0.01%      0.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                  517      0.00%      0.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                1984343      8.31%      9.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc             1016062      4.25%     13.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 780512      3.27%     16.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                 323760      1.36%     18.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc               1016231      4.25%     22.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                 83949      0.35%     22.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc             500940      2.10%     24.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     24.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift               256393      1.07%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 736815      3.08%     28.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite              16980271     71.08%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      4667154      1.41%      1.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     179655166     54.21%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1826385      0.55%     56.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         91847      0.03%     56.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          604      0.00%     56.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            4      0.00%     56.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          617      0.00%     56.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     56.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     56.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv          606      0.00%     56.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc         6518      0.00%     56.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     56.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd     16022643      4.83%     61.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc      3395690      1.02%     62.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      5261197      1.59%     63.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp      1671227      0.50%     64.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            1      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      4556176      1.37%     65.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult       408729      0.12%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc      2870772      0.87%     66.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift      4085634      1.23%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     69270314     20.90%     88.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     37617216     11.35%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      331408500                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.424640                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            23888745                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.072082                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                799041946                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               300837123                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       267740703                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                120085982                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                58469345                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        55133014                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   290794675                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    59835416                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   4224231                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           13620                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          400240                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       67872772                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      38665700                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1281235                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2260018                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                37935183                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          27710516                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           1822402                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             17704599                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               893343                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                17456259                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.985973                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 2696611                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                785                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups         1094963                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             833302                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           261661                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted       185241                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        21265090                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          176142                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1784211                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    228653375                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.367016                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.595963                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       107679723     47.09%     47.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        38467900     16.82%     63.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        21280951      9.31%     73.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        13356267      5.84%     79.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        47868534     20.93%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    228653375                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      172889                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               2271526                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      4622821      1.48%      1.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    169456060     54.21%     55.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1797863      0.58%     56.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        91421      0.03%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          604      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            4      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          605      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv          606      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         6515      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd     15769927      5.05%     61.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc      3381077      1.08%     62.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      5207853      1.67%     64.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp      1592829      0.51%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            1      0.00%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      4483103      1.43%     66.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult       408442      0.13%     66.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc      2870682      0.92%     67.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift      4072746      1.30%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     62331794     19.94%     88.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     36477786     11.67%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    312572739                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      47868534                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            261355339                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              312572739                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      261123673                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        312341073                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.890076                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.123499                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           98809580                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         252033203                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         62331794                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        36477786                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts          54636315                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      4622821      1.48%      1.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    169456060     54.21%     55.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      1797863      0.58%     56.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        91421      0.03%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          604      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            4      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          605      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv          606      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc         6515      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd     15769927      5.05%     61.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc      3381077      1.08%     62.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      5207853      1.67%     64.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp      1592829      0.51%     64.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            1      0.00%     64.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      4483103      1.43%     66.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult       408442      0.13%     66.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc      2870682      0.92%     67.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift      4072746      1.30%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     62331794     19.94%     88.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     36477786     11.67%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    312572739                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     31807270                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     28664136                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      3143134                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     23550915                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      8256355                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2271526                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2271522                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       98048634                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          98048634                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      98097548                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         98097548                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      3176518                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         3176518                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      3217438                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        3217438                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  35065435393                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  35065435393                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  35065435393                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  35065435393                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    101225152                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     101225152                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    101314986                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    101314986                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.031381                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.031381                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.031757                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.031757                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 11038.953783                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 11038.953783                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 10898.558230                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 10898.558230                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       457593                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        55445                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       8.253098                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      2118813                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           2118813                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      1654961                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1654961                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      1654961                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1654961                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1521557                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1521557                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1562477                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher       617655                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2180132                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  15955235495                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  15955235495                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  16247689419                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher   8094915202                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  24342604621                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.015031                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.015031                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.015422                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.021518                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 10486.124079                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 10486.124079                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 10398.674297                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 13105.884680                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 11165.656309                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2176011                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher       617655                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total       617655                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher   8094915202                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total   8094915202                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 13105.884680                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 13105.884680                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data       172823                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total       172823                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data          308                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total          308                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data      2811256                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      2811256                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data       173131                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total       173131                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.001779                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.001779                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data  9127.454545                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total  9127.454545                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data          303                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total          303                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            5                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            5                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       347004                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       347004                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.000029                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.000029                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 69400.800000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 69400.800000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     63241389                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        63241389                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1534813                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1534813                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  14732215232                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  14732215232                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     64776202                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     64776202                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.023694                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.023694                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data  9598.703707                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total  9598.703707                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       614645                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       614645                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       920168                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       920168                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7402088932                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7402088932                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.014205                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.014205                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data  8044.279884                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total  8044.279884                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data        48914                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total         48914                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data        40920                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total        40920                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        89834                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        89834                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.455507                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.455507                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data        40920                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total        40920                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data    292453924                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total    292453924                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.455507                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.455507                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data  7146.967840                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total  7146.967840                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data       172883                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total       172883                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.misses::cpu.data            5                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.misses::total            5                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.missLatency::cpu.data        45220                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.missLatency::total        45220                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.accesses::cpu.data       172888                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total       172888                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.missRate::cpu.data     0.000029                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.missRate::total     0.000029                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMissLatency::cpu.data         9044                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMissLatency::total         9044                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.mshrMisses::cpu.data            5                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMisses::total            5                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMissLatency::cpu.data        35700                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissLatency::total        35700                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissRate::cpu.data     0.000029                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.mshrMissRate::total     0.000029                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::cpu.data         7140                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::total         7140                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data        81251                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total        81251                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data       205955                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total       205955                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data   6928906928                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total   6928906928                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data       287206                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total       287206                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.717099                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.717099                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 33642.819684                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 33642.819684                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data        73970                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total        73970                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data       131985                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total       131985                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data   3739601267                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total   3739601267                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.459548                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.459548                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 28333.532348                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 28333.532348                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     34725994                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       34725994                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1435750                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1435750                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  13404313233                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  13404313233                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     36161744                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     36161744                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.039704                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.039704                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data  9336.105334                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total  9336.105334                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       966346                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       966346                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       469404                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       469404                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   4813545296                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   4813545296                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.012981                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.012981                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 10254.589428                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 10254.589428                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses      1521557                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued         1102786                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused           64333                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful          400638                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss         6911                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.363296                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.208427                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache       183247                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR       301884                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate            485131                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified      2423596                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit       875240                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand       232911                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage        488136                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage         1603                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.648091                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            100627406                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2177035                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              46.222227                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              283220                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   738.552911                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   285.095180                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.721243                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.278413                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999656                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          217                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          807                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1          197                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           73                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          719                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.211914                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.788086                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          408821055                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         408821055                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 64876661                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              86957205                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  54363701                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              24217515                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1810861                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             16848069                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 38986                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              348142762                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               6552317                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           327184269                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                243407                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         33236792                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        68063011                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       37297988                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.406481                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       62654613                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      61979404                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     336861726                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    197314368                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         105360999                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    106162698                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      2812182                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads     181574431                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           20986172                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     132700010                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3698104                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  92338320                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                761785                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          232225943                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.561109                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.786254                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                119205847     51.33%     51.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 15695182      6.76%     58.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 15636506      6.73%     64.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 11191861      4.82%     69.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 70496547     30.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                4                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            232225943                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             305979839                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.315328                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           37935183                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.163074                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     97676865                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       91983176                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          91983176                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      91983176                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         91983176                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       355144                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          355144                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       355144                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         355144                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   2890491435                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   2890491435                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   2890491435                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   2890491435                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     92338320                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      92338320                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     92338320                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     92338320                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.003846                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.003846                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.003846                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.003846                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst  8138.927970                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total  8138.927970                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst  8138.927970                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total  8138.927970                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          783                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      55.928571                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst         4856                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          4856                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         4856                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         4856                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       350288                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       350288                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       350288                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       350288                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   2501491859                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   2501491859                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   2501491859                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   2501491859                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.003794                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.003794                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.003794                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.003794                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst  7141.243374                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total  7141.243374                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst  7141.243374                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total  7141.243374                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 349263                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     91983176                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        91983176                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       355144                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        355144                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   2890491435                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   2890491435                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     92338320                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     92338320                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.003846                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.003846                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst  8138.927970                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total  8138.927970                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         4856                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         4856                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       350288                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       350288                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   2501491859                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   2501491859                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.003794                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.003794                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst  7141.243374                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total  7141.243374                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses       350288                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1022.238005                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             92333463                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             350287                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             263.593747                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               96628                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1022.238005                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998279                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998279                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          106                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          537                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          274                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           57                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           50                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          369703567                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         369703567                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1810861                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    7127288                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   941278                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              336055220                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 67872772                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                38665700                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                177324                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    766193                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    11987                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          24183                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         828248                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      1032923                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1861171                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                323281015                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               322873717                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 194802739                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 303888083                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.387951                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.641034                       # Average fanout of values written-back ((Count/Count))
system.cpu.l2bus.transDist::ReadResp          1921962                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::WritebackDirty      2192332                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::CleanEvict         413766                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::HardPFReq           24289                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::UpgradeReq           3822                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::SCUpgradeReq            5                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::UpgradeResp          3827                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadExReq          467829                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadExResp         467829                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadCleanReq       350288                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadSharedReq      1571675                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::InvalidateReq       137891                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::InvalidateResp       137891                       # Transaction distribution (Count)
system.cpu.l2bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port      1049838                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      6538455                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktCount::total              7588293                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port     22418368                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    266132288                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.pktSize::total             288550656                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.snoops                        105113                       # Total snoops (Count)
system.cpu.l2bus.snoopTraffic                 4705216                       # Total snoop traffic (Byte)
system.cpu.l2bus.snoopFanout::samples         2636623                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::mean           0.000649                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::stdev          0.025466                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::0               2634912     99.94%     99.94% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::1                  1711      0.06%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::2                     0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::overflows             0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::min_value             0                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::max_value             1                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::total           2636623                       # Request fanout histogram (Count)
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2bus.reqLayer0.occupancy       4437860046                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.reqLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.respLayer0.occupancy       501374536                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.respLayer1.occupancy      2979875655                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.respLayer1.utilization           0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.snoop_filter.totRequests      5056784                       # Total number of requests made to the snoop filter. (Count)
system.cpu.l2bus.snoop_filter.hitSingleRequests      2529462                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.l2bus.snoop_filter.hitMultiRequests          254                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.l2bus.snoop_filter.totSnoops          1456                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.l2bus.snoop_filter.hitSingleSnoops         1456                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.l2cache.demandHits::cpu.inst        344719                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data       1419387                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.dcache.prefetcher       583245                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total          2347351                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.inst       344719                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data      1419387                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.dcache.prefetcher       583245                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total         2347351                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.inst         5569                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data         8063                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.dcache.prefetcher        28809                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total          42441                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst         5569                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data         8063                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.dcache.prefetcher        28809                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total         42441                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.inst    341828452                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data    318176012                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.dcache.prefetcher   3089606375                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total   3749610839                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst    341828452                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data    318176012                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.dcache.prefetcher   3089606375                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total   3749610839                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.inst       350288                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data      1427450                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.dcache.prefetcher       612054                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total      2389792                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst       350288                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data      1427450                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.dcache.prefetcher       612054                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total      2389792                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.inst     0.015898                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.005649                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.dcache.prefetcher     0.047069                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.017759                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.015898                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.005649                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.dcache.prefetcher     0.047069                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.017759                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 61380.580356                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 39461.244202                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 107244.485230                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::total 88348.786292                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 61380.580356                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 39461.244202                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 107244.485230                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::total 88348.786292                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks        73519                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total            73519                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrHits::cpu.data           59                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::cpu.dcache.prefetcher        16505                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::total        16564                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::cpu.data           59                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::cpu.dcache.prefetcher        16505                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::total        16564                       # number of overall MSHR hits (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst         5569                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data         8004                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.dcache.prefetcher        12304                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total        25877                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst         5569                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data         8004                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.dcache.prefetcher        12304                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.l2cache.prefetcher        24289                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total        50166                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst    317973240                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data    281405971                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher    873452468                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total   1472831679                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst    317973240                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data    281405971                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher    873452468                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.l2cache.prefetcher   3211655742                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total   4684487421                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.015898                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.005607                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.020103                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.010828                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.015898                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.005607                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.020103                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.020992                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 57097.008440                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 35158.167291                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 70989.309818                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 56916.631719                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 57097.008440                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 35158.167291                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 70989.309818                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.l2cache.prefetcher 132226.758697                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 93379.727724                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.replacements                 80824                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks         1387                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total         1387                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.HardPFReq.mshrMisses::cpu.l2cache.prefetcher        24289                       # number of HardPFReq MSHR misses (Count)
system.cpu.l2cache.HardPFReq.mshrMisses::total        24289                       # number of HardPFReq MSHR misses (Count)
system.cpu.l2cache.HardPFReq.mshrMissLatency::cpu.l2cache.prefetcher   3211655742                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq.mshrMissLatency::total   3211655742                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq.mshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l2cache.HardPFReq.avgMshrMissLatency::cpu.l2cache.prefetcher 132226.758697                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.HardPFReq.avgMshrMissLatency::total 132226.758697                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.hits::cpu.data        81469                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::cpu.dcache.prefetcher         5574                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::total        87043                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.misses::cpu.data        50821                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::cpu.dcache.prefetcher           27                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::total        50848                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.missLatency::cpu.data    759028648                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.missLatency::cpu.dcache.prefetcher       179928                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.missLatency::total    759208576                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.accesses::cpu.data       132290                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::cpu.dcache.prefetcher         5601                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::total       137891                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.missRate::cpu.data     0.384164                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::cpu.dcache.prefetcher     0.004821                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::total     0.368755                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMissLatency::cpu.data 14935.334763                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMissLatency::cpu.dcache.prefetcher         6664                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMissLatency::total 14930.942731                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.mshrHits::cpu.data         4344                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrHits::cpu.dcache.prefetcher            1                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrHits::total         4345                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::cpu.data        46477                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::cpu.dcache.prefetcher           26                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::total        46503                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::cpu.data   1720695423                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::cpu.dcache.prefetcher       586432                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::total   1721281855                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissRate::cpu.data     0.351327                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::cpu.dcache.prefetcher     0.004642                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::total     0.337245                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::cpu.data 37022.514857                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::cpu.dcache.prefetcher 22555.076923                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::total 37014.426059                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst       344719                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total       344719                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst         5569                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total         5569                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst    341828452                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total    341828452                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst       350288                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total       350288                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.015898                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.015898                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 61380.580356                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 61380.580356                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst         5569                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total         5569                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst    317973240                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total    317973240                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.015898                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.015898                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 57097.008440                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 57097.008440                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data       460697                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::cpu.dcache.prefetcher         1220                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total       461917                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data         5896                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.dcache.prefetcher           16                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total         5912                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data    174075104                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::cpu.dcache.prefetcher       373184                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total    174448288                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data       466593                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::cpu.dcache.prefetcher         1236                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total       467829                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.012636                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::cpu.dcache.prefetcher     0.012945                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.012637                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 29524.271370                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.dcache.prefetcher        23324                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 29507.491204                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrHits::cpu.data           59                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrHits::total           59                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data         5837                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.dcache.prefetcher           16                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total         5853                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data    146588491                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.dcache.prefetcher       304640                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total    146893131                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.012510                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.dcache.prefetcher     0.012945                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.012511                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 25113.669865                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.dcache.prefetcher        19040                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 25097.066632                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.data       958690                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher       582025                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total      1540715                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data         2167                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher        28793                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total        30960                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data    144100908                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher   3089233191                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total   3233334099                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data       960857                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher       610818                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total      1571675                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.002255                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.047138                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.019699                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 66497.880941                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 107291.119057                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 104435.855911                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher        16505                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::total        16505                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data         2167                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher        12288                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total        14455                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    134817480                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher    873147828                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total   1007965308                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.002255                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.020117                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.009197                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 62213.880941                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 71056.952148                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 69731.256174                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.SCUpgradeReq.hits::cpu.data            5                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.hits::total            5                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::cpu.data            5                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.hits::cpu.data         3822                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total         3822                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data         3822                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total         3822                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks      2118813                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total      2118813                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks      2118813                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total      2118813                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.prefetcher.demandMshrMisses        25877                       # demands not covered by prefetchs (Count)
system.cpu.l2cache.prefetcher.pfIssued          66115                       # number of hwpf issued (Count)
system.cpu.l2cache.prefetcher.pfUnused           1152                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l2cache.prefetcher.pfUseful           2207                       # number of useful prefetch (Count)
system.cpu.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l2cache.prefetcher.accuracy       0.033381                       # accuracy of the prefetcher (Count)
system.cpu.l2cache.prefetcher.coverage       0.078586                       # coverage brought by this prefetcher (Count)
system.cpu.l2cache.prefetcher.pfHitInCache          502                       # number of prefetches hitting in cache (Count)
system.cpu.l2cache.prefetcher.pfHitInMSHR        41324                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l2cache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l2cache.prefetcher.pfLate            41826                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l2cache.prefetcher.pfIdentified        74895                       # number of prefetch candidates identified (Count)
system.cpu.l2cache.prefetcher.pfBufferHit         4959                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l2cache.prefetcher.pfRemovedDemand         1392                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l2cache.prefetcher.pfSpanPage         4021                       # number of prefetches that crossed the page (Count)
system.cpu.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse        15770.569190                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs             5012017                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs            188075                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs             26.649034                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              91868                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks  6782.466047                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst  1984.491409                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  1910.315849                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.dcache.prefetcher  2686.259146                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.l2cache.prefetcher  2407.036740                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.413969                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.121124                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.116596                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.163956                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.l2cache.prefetcher     0.146914                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.962559                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1022         5611                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.occupanciesTaskId::1024        10252                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1022::0           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::1           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::2          109                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::3          714                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::4         4758                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0          145                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1          481                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2          312                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3         1114                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::4         8200                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1022     0.342468                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.ratioOccsTaskId::1024     0.625732                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses          40640315                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses         40640315                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1060661                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 5540978                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 9754                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               24183                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2187914                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               231947                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  42831                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           62242376                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.633061                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.306444                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               60586451     97.34%     97.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               473613      0.76%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              1088106      1.75%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                80811      0.13%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 5385      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  405      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  782      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   31      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   25      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   13      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 25      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 15      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 17      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                297      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                781      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                728      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1120      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1086      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                571      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                555      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                535      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                219      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                112      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                195      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 97      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 34      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 28      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              276      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              760                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             62242376                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1810861                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 83549636                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                19809122                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        6900475                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  59490775                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              60665074                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              339240778                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts               3800050                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    30                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               41942622                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                 219936                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           357640866                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   650876897                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                349541171                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                121749386                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             329292758                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 28348108                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  284458                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              177325                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 148480959                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        514565886                       # The number of ROB reads (Count)
system.cpu.rob.writes                       671252575                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                261123673                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  312341073                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  3252                       # Number of system calls (Count)
system.l3cache.demandHits::cpu.inst              2318                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data              6241                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.dcache.prefetcher         6065                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.l2cache.prefetcher         1643                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total                16267                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst             2318                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data             6241                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.dcache.prefetcher         6065                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.l2cache.prefetcher         1643                       # number of overall hits (Count)
system.l3cache.overallHits::total               16267                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            3250                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data            1763                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.dcache.prefetcher         6239                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.l2cache.prefetcher        22644                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total              33896                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           3250                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data           1763                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.dcache.prefetcher         6239                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.l2cache.prefetcher        22644                       # number of overall misses (Count)
system.l3cache.overallMisses::total             33896                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst    258368516                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data    154185444                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.dcache.prefetcher    727003947                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.l2cache.prefetcher   3187599621                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total    4327157528                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst    258368516                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data    154185444                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.dcache.prefetcher    727003947                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.l2cache.prefetcher   3187599621                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total   4327157528                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst          5568                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data          8004                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.dcache.prefetcher        12304                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.l2cache.prefetcher        24287                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total            50163                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst         5568                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data         8004                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.dcache.prefetcher        12304                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.l2cache.prefetcher        24287                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total           50163                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.583693                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.220265                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.dcache.prefetcher     0.507071                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.l2cache.prefetcher     0.932351                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.675717                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.583693                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.220265                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.dcache.prefetcher     0.507071                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.l2cache.prefetcher     0.932351                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.675717                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 79498.004923                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 87456.292683                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.dcache.prefetcher 116525.716782                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.l2cache.prefetcher 140770.165209                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 127659.827944                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 79498.004923                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 87456.292683                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.dcache.prefetcher 116525.716782                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.l2cache.prefetcher 140770.165209                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 127659.827944                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.demandMshrMisses::cpu.inst         3250                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data         1763                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.dcache.prefetcher         6239                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.l2cache.prefetcher        22644                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total          33896                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         3250                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data         1763                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.dcache.prefetcher         6239                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.l2cache.prefetcher        22644                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total         33896                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst    211957566                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data    129009804                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.dcache.prefetcher    637407052                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.l2cache.prefetcher   2862268251                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total   3840642673                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst    211957566                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data    129009804                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.dcache.prefetcher    637407052                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.l2cache.prefetcher   2862268251                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total   3840642673                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.583693                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.220265                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.dcache.prefetcher     0.507071                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.l2cache.prefetcher     0.932351                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.675717                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.583693                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.220265                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.dcache.prefetcher     0.507071                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.l2cache.prefetcher     0.932351                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.675717                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 65217.712615                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 73176.292683                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 102164.938612                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.l2cache.prefetcher 126402.943429                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 113306.663707                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 65217.712615                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 73176.292683                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 102164.938612                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.l2cache.prefetcher 126402.943429                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 113306.663707                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                         0                       # number of replacements (Count)
system.l3cache.InvalidateReq.hits::cpu.data          335                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.hits::cpu.dcache.prefetcher           21                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.hits::total          356                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.misses::cpu.data        46142                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.misses::cpu.dcache.prefetcher            5                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.misses::total        46147                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.accesses::cpu.data        46477                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.accesses::cpu.dcache.prefetcher           26                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.accesses::total        46503                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.missRate::cpu.data     0.992792                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.missRate::cpu.dcache.prefetcher     0.192308                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.missRate::total     0.992345                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMisses::cpu.data        46142                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMisses::cpu.dcache.prefetcher            5                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMisses::total        46147                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMissLatency::cpu.data    835770796                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissLatency::cpu.dcache.prefetcher        91392                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissLatency::total    835862188                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissRate::cpu.data     0.992792                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMissRate::cpu.dcache.prefetcher     0.192308                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMissRate::total     0.992345                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.avgMshrMissLatency::cpu.data 18113.016254                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.InvalidateReq.avgMshrMissLatency::cpu.dcache.prefetcher 18278.400000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.InvalidateReq.avgMshrMissLatency::total 18113.034173                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.hits::cpu.data          5348                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::cpu.dcache.prefetcher           16                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total             5364                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data          489                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total            489                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data     42434924                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total     42434924                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data         5837                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::cpu.dcache.prefetcher           16                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total         5853                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.083776                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.083547                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 86778.985685                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 86778.985685                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data          489                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total          489                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data     35452004                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total     35452004                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.083776                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.083547                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 72498.985685                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 72498.985685                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst         2318                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data          893                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.dcache.prefetcher         6049                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.l2cache.prefetcher         1643                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total        10903                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         3250                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data         1274                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.dcache.prefetcher         6239                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.l2cache.prefetcher        22644                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total        33407                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst    258368516                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data    111750520                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher    727003947                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.l2cache.prefetcher   3187599621                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total   4284722604                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst         5568                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data         2167                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.dcache.prefetcher        12288                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.l2cache.prefetcher        24287                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total        44310                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.583693                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.587910                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.507731                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.l2cache.prefetcher     0.932351                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.753938                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 79498.004923                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 87716.263736                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 116525.716782                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.l2cache.prefetcher 140770.165209                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 128258.227437                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         3250                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data         1274                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher         6239                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.l2cache.prefetcher        22644                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total        33407                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst    211957566                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data     93557800                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher    637407052                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.l2cache.prefetcher   2862268251                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total   3805190669                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.583693                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.587910                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.507731                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.l2cache.prefetcher     0.932351                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.753938                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 65217.712615                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 73436.263736                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 102164.938612                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.l2cache.prefetcher 126402.943429                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 113903.992247                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks        73519                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total        73519                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks        73519                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total        73519                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse            71007.911141                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                  131276                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                 75803                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.731805                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                  77588                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks 40212.721777                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst  2870.951162                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data  1263.457802                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.dcache.prefetcher  4538.962164                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.l2cache.prefetcher 22121.818237                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.306799                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.021904                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.009639                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.dcache.prefetcher     0.034630                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.l2cache.prefetcher     0.168776                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.541747                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1022        28818                       # Occupied blocks per task id (Count)
system.l3cache.tags.occupanciesTaskId::1024        46629                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1022::0               7                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::1               5                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::3             276                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::4           28530                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::0             106                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             344                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2               6                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3             171                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4           46002                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1022     0.219864                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.ratioOccsTaskId::1024     0.355751                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses               2914571                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses              2914571                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu.inst::samples      3250.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      1763.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples      6239.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l2cache.prefetcher::samples     22644.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000870546                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                77494                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        33896                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      33896                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        4.22                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  33896                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     5280                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     2995                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     2273                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     1939                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     1631                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     1474                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     1390                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                     1283                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                     1227                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     1178                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    1170                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                    1149                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                    1123                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                    1119                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                    1109                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                    1101                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                    1088                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                    1084                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                    1078                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                    1075                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                    1063                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                    1062                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  2169344                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               19591283.05751612                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   110729956960                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     3266755.87                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       208000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       112832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher       399296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l2cache.prefetcher      1449216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1878441.997195167001                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 1018982.535709255142                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 3606030.652461737394                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l2cache.prefetcher 13087827.872149957344                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         3250                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         1763                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher         6239                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l2cache.prefetcher        22644                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     84185354                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     59715280                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher    390302042                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l2cache.prefetcher   1955837016                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25903.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     33871.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     62558.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l2cache.prefetcher     86373.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       208000                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       112832                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher       399296                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l2cache.prefetcher      1449216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         2169344                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       208000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       208000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          3250                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          1763                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher         6239                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l2cache.prefetcher        22644                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            33896                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         1878442                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         1018983                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher      3606031                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l2cache.prefetcher     13087828                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           19591283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      1878442                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        1878442                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        1878442                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        1018983                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher      3606031                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l2cache.prefetcher     13087828                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          19591283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 33896                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1999                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          2065                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          2065                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          2265                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          2043                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          2000                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          2040                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          2038                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          2232                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          2347                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         2096                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1977                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         2090                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         2209                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         2262                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         2168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1854489692                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              169480000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2490039692                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 54711.17                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            73461.17                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                30694                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             90.55                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         3197                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   678.055677                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   490.461989                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   372.387841                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          450     14.08%     14.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          243      7.60%     21.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          175      5.47%     27.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          153      4.79%     31.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          112      3.50%     35.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          108      3.38%     38.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          570     17.83%     56.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           67      2.10%     58.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1319     41.26%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         3197                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                2169344                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                19.591283                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.15                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.15                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                90.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         11788140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          6250365                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       117917100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 8740795440.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   2554553040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  40369141920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    51800446005                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    467.808333                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 104924790138                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   3697460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2107812494                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         11074140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          5882250                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       124100340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 8740795440.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   2477079210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  40434383040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    51793314420                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    467.743928                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 105094864284                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   3697460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1937738348                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               33407                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                489                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               489                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          33407                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          46147                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port       113939                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  113939                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port      2169344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2169344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              80043                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    80043    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                80043                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 110730062632                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            38100468                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           87667536                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          80043                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
