

================================================================
== Vitis HLS Report for 'from_mont_25'
================================================================
* Date:           Tue May 20 14:37:23 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      459|      719|  4.590 us|  7.190 us|  459|  719|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                 |                                       |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                    |                 Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_from_mont_25_Pipeline_1_fu_32                |from_mont_25_Pipeline_1                |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mp_mul_144_fu_38                             |mp_mul_144                             |      212|      310|  2.120 us|  3.100 us|  212|  310|                                              no|
        |grp_rdc_mont_3_fu_49                             |rdc_mont_3                             |      190|      352|  1.900 us|  3.520 us|  190|  352|                                              no|
        |grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58  |from_mont_25_Pipeline_VITIS_LOOP_91_1  |       11|       11|  0.110 us|  0.110 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67  |from_mont_25_Pipeline_VITIS_LOOP_97_2  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   32|    8116|  10355|    -|
|Memory           |        2|    -|      64|      8|    0|
|Multiplexer      |        -|    -|       0|    235|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   32|    8195|  10598|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   14|       7|     19|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                 Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |grp_from_mont_25_Pipeline_1_fu_32                |from_mont_25_Pipeline_1                |        0|   0|     7|    54|    0|
    |grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58  |from_mont_25_Pipeline_VITIS_LOOP_91_1  |        0|   0|   274|   620|    0|
    |grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67  |from_mont_25_Pipeline_VITIS_LOOP_97_2  |        0|   0|   334|   700|    0|
    |grp_mp_mul_144_fu_38                             |mp_mul_144                             |        0|  16|  3332|  3499|    0|
    |grp_rdc_mont_3_fu_49                             |rdc_mont_3                             |        0|  16|  4169|  5482|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                       |        0|  32|  8116| 10355|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |temp_U  |fpsqr503_mont_1_temp_RAM_AUTO_1R1W  |        2|   0|   0|    0|    16|   64|     1|         1024|
    |one_U   |from_mont_25_one_ROM_AUTO_1R        |        0|  64|   8|    0|     8|   64|     1|          512|
    +--------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                                    |        2|  64|   8|    0|    24|  128|     2|         1536|
    +--------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  59|         11|    1|         11|
    |t_i_address0   |  20|          4|    4|         16|
    |t_i_address1   |  14|          3|    4|         12|
    |t_i_ce0        |  20|          4|    1|          4|
    |t_i_ce1        |  14|          3|    1|          3|
    |t_i_d0         |  20|          4|   64|        256|
    |t_i_we0        |  20|          4|    1|          4|
    |temp_address0  |  20|          4|    4|         16|
    |temp_ce0       |  20|          4|    1|          4|
    |temp_d0        |  14|          3|   64|        192|
    |temp_we0       |  14|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          | 235|         47|  146|        521|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |  10|   0|   10|          0|
    |grp_from_mont_25_Pipeline_1_fu_32_ap_start_reg                |   1|   0|    1|          0|
    |grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_start_reg  |   1|   0|    1|          0|
    |grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_start_reg  |   1|   0|    1|          0|
    |grp_mp_mul_144_fu_38_ap_start_reg                             |   1|   0|    1|          0|
    |grp_rdc_mont_3_fu_49_ap_start_reg                             |   1|   0|    1|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         |  15|   0|   15|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  from_mont.25|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  from_mont.25|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  from_mont.25|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  from_mont.25|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  from_mont.25|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  from_mont.25|  return value|
|ma_address0   |  out|    4|   ap_memory|            ma|         array|
|ma_ce0        |  out|    1|   ap_memory|            ma|         array|
|ma_q0         |   in|   64|   ap_memory|            ma|         array|
|t_i_address0  |  out|    4|   ap_memory|           t_i|         array|
|t_i_ce0       |  out|    1|   ap_memory|           t_i|         array|
|t_i_we0       |  out|    1|   ap_memory|           t_i|         array|
|t_i_d0        |  out|   64|   ap_memory|           t_i|         array|
|t_i_q0        |   in|   64|   ap_memory|           t_i|         array|
|t_i_address1  |  out|    4|   ap_memory|           t_i|         array|
|t_i_ce1       |  out|    1|   ap_memory|           t_i|         array|
|t_i_q1        |   in|   64|   ap_memory|           t_i|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%borrow_loc = alloca i32 1"   --->   Operation 11 'alloca' 'borrow_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%temp = alloca i32 1" [src/fpx.c:60->src/fpx.c:43]   --->   Operation 12 'alloca' 'temp' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @from_mont.25_Pipeline_1, i64 %temp"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 4.95>
ST_2 : Operation 14 [1/2] (4.95ns)   --->   "%call_ln0 = call void @from_mont.25_Pipeline_1, i64 %temp"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln62 = call void @mp_mul.144, i64 %ma, i1 0, i64 %one, i64 %temp" [src/fpx.c:62->src/fpx.c:43]   --->   Operation 15 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.73>
ST_4 : Operation 16 [1/2] (1.73ns)   --->   "%call_ln62 = call void @mp_mul.144, i64 %ma, i1 0, i64 %one, i64 %temp" [src/fpx.c:62->src/fpx.c:43]   --->   Operation 16 'call' 'call_ln62' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln63 = call void @rdc_mont.3, i64 %temp, i64 %t_i, i64 %p503p1_1" [src/fpx.c:63->src/fpx.c:43]   --->   Operation 17 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln63 = call void @rdc_mont.3, i64 %temp, i64 %t_i, i64 %p503p1_1" [src/fpx.c:63->src/fpx.c:43]   --->   Operation 18 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @from_mont.25_Pipeline_VITIS_LOOP_91_1, i64 %t_i, i1 %borrow_loc, i64 %p503_1"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @from_mont.25_Pipeline_VITIS_LOOP_91_1, i64 %t_i, i1 %borrow_loc, i64 %p503_1"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 21 [1/1] (0.00ns)   --->   "%borrow_loc_load = load i1 %borrow_loc"   --->   Operation 21 'load' 'borrow_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 22 [2/2] (0.99ns)   --->   "%call_ln0 = call void @from_mont.25_Pipeline_VITIS_LOOP_97_2, i64 %t_i, i1 %borrow_loc_load, i64 %p503_1"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @from_mont.25_Pipeline_VITIS_LOOP_97_2, i64 %t_i, i1 %borrow_loc_load, i64 %p503_1"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [src/fpx.c:45]   --->   Operation 24 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ma]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ t_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ one]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p503_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
borrow_loc      (alloca) [ 00111111110]
temp            (alloca) [ 00111110000]
call_ln0        (call  ) [ 00000000000]
call_ln62       (call  ) [ 00000000000]
call_ln63       (call  ) [ 00000000000]
call_ln0        (call  ) [ 00000000000]
borrow_loc_load (load  ) [ 00000000001]
call_ln0        (call  ) [ 00000000000]
ret_ln45        (ret   ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ma">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ma"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_i"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="one">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p503p1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p503_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from_mont.25_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.144"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont.3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from_mont.25_Pipeline_VITIS_LOOP_91_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from_mont.25_Pipeline_VITIS_LOOP_97_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="borrow_loc_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="borrow_loc/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="temp_alloca_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="grp_from_mont_25_Pipeline_1_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="64" slack="0"/>
<pin id="35" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_mp_mul_144_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="64" slack="0"/>
<pin id="41" dir="0" index="2" bw="1" slack="0"/>
<pin id="42" dir="0" index="3" bw="64" slack="0"/>
<pin id="43" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="44" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_rdc_mont_3_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="0" slack="0"/>
<pin id="51" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="64" slack="0"/>
<pin id="53" dir="0" index="3" bw="64" slack="0"/>
<pin id="54" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/5 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="6"/>
<pin id="62" dir="0" index="3" bw="64" slack="0"/>
<pin id="63" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="64" slack="0"/>
<pin id="70" dir="0" index="2" bw="1" slack="0"/>
<pin id="71" dir="0" index="3" bw="64" slack="0"/>
<pin id="72" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="76" class="1004" name="borrow_loc_load_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="8"/>
<pin id="78" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="borrow_loc_load/9 "/>
</bind>
</comp>

<comp id="80" class="1005" name="borrow_loc_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="6"/>
<pin id="82" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="borrow_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="10" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="31"><net_src comp="10" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="36"><net_src comp="12" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="28" pin="1"/><net_sink comp="32" pin=1"/></net>

<net id="45"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="47"><net_src comp="16" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="38" pin=3"/></net>

<net id="55"><net_src comp="18" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="49" pin=2"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="49" pin=3"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="67" pin=3"/></net>

<net id="79"><net_src comp="76" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="83"><net_src comp="24" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="85"><net_src comp="80" pin="1"/><net_sink comp="76" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t_i | {5 6 7 8 9 10 }
	Port: one | {}
	Port: p503p1_1 | {}
	Port: p503_1 | {}
 - Input state : 
	Port: from_mont.25 : ma | {3 4 }
	Port: from_mont.25 : t_i | {5 6 7 8 9 10 }
	Port: from_mont.25 : one | {3 4 }
	Port: from_mont.25 : p503p1_1 | {5 6 }
	Port: from_mont.25 : p503_1 | {7 8 9 10 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		call_ln0 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |        grp_from_mont_25_Pipeline_1_fu_32        |    0    |    0    |    5    |    26   |
|          |               grp_mp_mul_144_fu_38              |    48   | 39.9386 |   4500  |   3398  |
|   call   |               grp_rdc_mont_3_fu_49              |    48   | 46.7678 |   5294  |   5183  |
|          | grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58 |    0    |  4.764  |   206   |   592   |
|          | grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67 |    0    |  3.176  |   270   |   700   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    96   | 94.6464 |  10275  |   9899  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|temp|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|borrow_loc_reg_80|    1   |
+-----------------+--------+
|      Total      |    1   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   96   |   94   |  10275 |  9899  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    1   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   96   |   94   |  10276 |  9899  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
