;redcode
;assert 1
	SPL 0, <-902
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN @12, #200
	SUB @127, 100
	SUB 0, 800
	MOV 0, 800
	SUB 330, 90
	SLT 501, @42
	SUB #12, @200
	ADD 271, @79
	ADD 200, 60
	JMP <127, 106
	SUB @127, 100
	MOV 0, <-20
	SUB 330, 90
	MOV 0, 0
	SLT 0, <-20
	ADD 270, 1
	ADD 270, 1
	DJN @71, <2
	SUB @127, 106
	SUB @127, 100
	SUB #0, -0
	ADD 270, 1
	ADD 270, 1
	SUB @0, 2
	ADD 200, 60
	ADD 200, 60
	MOV -7, <-20
	MOV 0, <-20
	SUB @0, 2
	MOV 0, <-20
	SUB @127, 100
	MOV 0, <-20
	MOV -7, <-920
	SUB @0, 2
	SPL 0, <-902
	SUB @0, 2
	SUB @0, 2
	SUB @0, 2
	SUB @0, 2
	MOV 0, -4
	SUB 330, 90
	SPL 0, <-902
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	CMP -7, <-420
	MOV 0, <-20
	ADD 271, @79
	DJN -1, @-20
	JMN @12, #200
	SUB @127, 100
	SUB @0, 2
	JMP <127, 106
	SUB 0, 800
	SUB @127, 106
	MOV 0, <-20
	JMN <127, 106
	ADD 271, @79
	SUB 330, 90
