// Seed: 3696846531
module module_0 (
    input tri0 id_0,
    input tri1 id_1
);
  assign id_3 = 1;
  assign id_3 = 1;
  module_2();
endmodule
module module_1 (
    input wire id_0
    , id_3,
    input tri0 id_1
);
  assign id_3[1==1'b0] = 1 == id_1;
  supply0 id_4 = 1;
  module_0(
      id_1, id_0
  );
endmodule
module module_2 ();
  event id_1 (
      id_2,
      1 != id_2
  );
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_3;
  wire id_1;
  module_2();
  wire id_2 = id_2, id_3;
endmodule
