****************************************
Report : clock timing
        -type skew
        -nworst 1
        -setup
Design : ORCA_TOP
Version: V-2023.12
Date   : Sat May 18 18:53:24 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Mode: func
  Clock: PCI_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  I_CLOCKING/pci_rst_n_buf_reg/CLK             0.69                       rp-+       Cmax
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__9_/CLK
                                               0.61     0.04      0.04    rp-+       Cmax

---------------------------------------------------------------------------------------------------

  Mode: func
  Clock: SYS_2x_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK
                                               0.77                       rp-+       Cmax
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                                               0.67     0.05      0.05    rp-+       Cmax

---------------------------------------------------------------------------------------------------

  Mode: func
  Clock: SYS_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
                                               0.76                       rp-+       Cmax
  I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
                                               0.69     0.05      0.03    rp-+       Cmax

---------------------------------------------------------------------------------------------------

  Mode: func
  Clock: SDRAM_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/CLK
                                               1.15                       fp-+       Cmax
  I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1
                                               0.99     0.07      0.09    rp-+       Cmax

---------------------------------------------------------------------------------------------------

  Mode: func
  Clock: SD_DDR_CLK

  No local skews.


  Mode: func
  Clock: SD_DDR_CLKn

  No local skews.

1
