Loading plugins phase: Elapsed time ==> 0s.320ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\PSoC\USBFS_UART01\USBFS_UART02.cydsn\USBFS_UART02.cyprj -d CY8C5868AXI-LP035 -s C:\PSoC\USBFS_UART01\USBFS_UART02.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.865ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.250ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  USBFS_UART02.v
Program  :   C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\PSoC\USBFS_UART01\USBFS_UART02.cydsn\USBFS_UART02.cyprj -dcpsoc3 USBFS_UART02.v -verilog
======================================================================

======================================================================
Compiling:  USBFS_UART02.v
Program  :   C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\PSoC\USBFS_UART01\USBFS_UART02.cydsn\USBFS_UART02.cyprj -dcpsoc3 USBFS_UART02.v -verilog
======================================================================

======================================================================
Compiling:  USBFS_UART02.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\PSoC\USBFS_UART01\USBFS_UART02.cydsn\USBFS_UART02.cyprj -dcpsoc3 -verilog USBFS_UART02.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Mar 22 18:59:13 2018


======================================================================
Compiling:  USBFS_UART02.v
Program  :   vpp
Options  :    -yv2 -q10 USBFS_UART02.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Mar 22 18:59:13 2018

Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'USBFS_UART02.ctl'.
C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  USBFS_UART02.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\PSoC\USBFS_UART01\USBFS_UART02.cydsn\USBFS_UART02.cyprj -dcpsoc3 -verilog USBFS_UART02.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Mar 22 18:59:14 2018

Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\PSoC\USBFS_UART01\USBFS_UART02.cydsn\codegentemp\USBFS_UART02.ctl'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\PSoC\USBFS_UART01\USBFS_UART02.cydsn\codegentemp\USBFS_UART02.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  USBFS_UART02.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\PSoC\USBFS_UART01\USBFS_UART02.cydsn\USBFS_UART02.cyprj -dcpsoc3 -verilog USBFS_UART02.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Mar 22 18:59:18 2018

Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\PSoC\USBFS_UART01\USBFS_UART02.cydsn\codegentemp\USBFS_UART02.ctl'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\PSoC\USBFS_UART01\USBFS_UART02.cydsn\codegentemp\USBFS_UART02.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\PWM1p:PWMUDB:km_run\
	\PWM1p:PWMUDB:ctrl_cmpmode2_2\
	\PWM1p:PWMUDB:ctrl_cmpmode2_1\
	\PWM1p:PWMUDB:ctrl_cmpmode2_0\
	\PWM1p:PWMUDB:ctrl_cmpmode1_2\
	\PWM1p:PWMUDB:ctrl_cmpmode1_1\
	\PWM1p:PWMUDB:ctrl_cmpmode1_0\
	\PWM1p:PWMUDB:capt_rising\
	\PWM1p:PWMUDB:capt_falling\
	\PWM1p:PWMUDB:trig_rise\
	\PWM1p:PWMUDB:trig_fall\
	\PWM1p:PWMUDB:sc_kill\
	\PWM1p:PWMUDB:min_kill\
	\PWM1p:PWMUDB:km_tc\
	\PWM1p:PWMUDB:db_tc\
	\PWM1p:PWMUDB:dith_sel\
	\PWM1p:PWMUDB:compare2\
	\PWM1p:Net_101\
	Net_911
	Net_912
	\PWM1p:PWMUDB:MODULE_1:b_31\
	\PWM1p:PWMUDB:MODULE_1:b_30\
	\PWM1p:PWMUDB:MODULE_1:b_29\
	\PWM1p:PWMUDB:MODULE_1:b_28\
	\PWM1p:PWMUDB:MODULE_1:b_27\
	\PWM1p:PWMUDB:MODULE_1:b_26\
	\PWM1p:PWMUDB:MODULE_1:b_25\
	\PWM1p:PWMUDB:MODULE_1:b_24\
	\PWM1p:PWMUDB:MODULE_1:b_23\
	\PWM1p:PWMUDB:MODULE_1:b_22\
	\PWM1p:PWMUDB:MODULE_1:b_21\
	\PWM1p:PWMUDB:MODULE_1:b_20\
	\PWM1p:PWMUDB:MODULE_1:b_19\
	\PWM1p:PWMUDB:MODULE_1:b_18\
	\PWM1p:PWMUDB:MODULE_1:b_17\
	\PWM1p:PWMUDB:MODULE_1:b_16\
	\PWM1p:PWMUDB:MODULE_1:b_15\
	\PWM1p:PWMUDB:MODULE_1:b_14\
	\PWM1p:PWMUDB:MODULE_1:b_13\
	\PWM1p:PWMUDB:MODULE_1:b_12\
	\PWM1p:PWMUDB:MODULE_1:b_11\
	\PWM1p:PWMUDB:MODULE_1:b_10\
	\PWM1p:PWMUDB:MODULE_1:b_9\
	\PWM1p:PWMUDB:MODULE_1:b_8\
	\PWM1p:PWMUDB:MODULE_1:b_7\
	\PWM1p:PWMUDB:MODULE_1:b_6\
	\PWM1p:PWMUDB:MODULE_1:b_5\
	\PWM1p:PWMUDB:MODULE_1:b_4\
	\PWM1p:PWMUDB:MODULE_1:b_3\
	\PWM1p:PWMUDB:MODULE_1:b_2\
	\PWM1p:PWMUDB:MODULE_1:b_1\
	\PWM1p:PWMUDB:MODULE_1:b_0\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_913
	Net_910
	\PWM1p:Net_113\
	\PWM1p:Net_107\
	\PWM1p:Net_114\
	\PWM2p:PWMUDB:km_run\
	\PWM2p:PWMUDB:ctrl_cmpmode2_2\
	\PWM2p:PWMUDB:ctrl_cmpmode2_1\
	\PWM2p:PWMUDB:ctrl_cmpmode2_0\
	\PWM2p:PWMUDB:ctrl_cmpmode1_2\
	\PWM2p:PWMUDB:ctrl_cmpmode1_1\
	\PWM2p:PWMUDB:ctrl_cmpmode1_0\
	\PWM2p:PWMUDB:capt_rising\
	\PWM2p:PWMUDB:capt_falling\
	\PWM2p:PWMUDB:trig_rise\
	\PWM2p:PWMUDB:trig_fall\
	\PWM2p:PWMUDB:sc_kill\
	\PWM2p:PWMUDB:min_kill\
	\PWM2p:PWMUDB:km_tc\
	\PWM2p:PWMUDB:db_tc\
	\PWM2p:PWMUDB:dith_sel\
	\PWM2p:PWMUDB:compare2\
	\PWM2p:Net_101\
	Net_995
	Net_996
	\PWM2p:PWMUDB:MODULE_2:b_31\
	\PWM2p:PWMUDB:MODULE_2:b_30\
	\PWM2p:PWMUDB:MODULE_2:b_29\
	\PWM2p:PWMUDB:MODULE_2:b_28\
	\PWM2p:PWMUDB:MODULE_2:b_27\
	\PWM2p:PWMUDB:MODULE_2:b_26\
	\PWM2p:PWMUDB:MODULE_2:b_25\
	\PWM2p:PWMUDB:MODULE_2:b_24\
	\PWM2p:PWMUDB:MODULE_2:b_23\
	\PWM2p:PWMUDB:MODULE_2:b_22\
	\PWM2p:PWMUDB:MODULE_2:b_21\
	\PWM2p:PWMUDB:MODULE_2:b_20\
	\PWM2p:PWMUDB:MODULE_2:b_19\
	\PWM2p:PWMUDB:MODULE_2:b_18\
	\PWM2p:PWMUDB:MODULE_2:b_17\
	\PWM2p:PWMUDB:MODULE_2:b_16\
	\PWM2p:PWMUDB:MODULE_2:b_15\
	\PWM2p:PWMUDB:MODULE_2:b_14\
	\PWM2p:PWMUDB:MODULE_2:b_13\
	\PWM2p:PWMUDB:MODULE_2:b_12\
	\PWM2p:PWMUDB:MODULE_2:b_11\
	\PWM2p:PWMUDB:MODULE_2:b_10\
	\PWM2p:PWMUDB:MODULE_2:b_9\
	\PWM2p:PWMUDB:MODULE_2:b_8\
	\PWM2p:PWMUDB:MODULE_2:b_7\
	\PWM2p:PWMUDB:MODULE_2:b_6\
	\PWM2p:PWMUDB:MODULE_2:b_5\
	\PWM2p:PWMUDB:MODULE_2:b_4\
	\PWM2p:PWMUDB:MODULE_2:b_3\
	\PWM2p:PWMUDB:MODULE_2:b_2\
	\PWM2p:PWMUDB:MODULE_2:b_1\
	\PWM2p:PWMUDB:MODULE_2:b_0\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_997
	Net_994
	\PWM2p:Net_113\
	\PWM2p:Net_107\
	\PWM2p:Net_114\
	\PWM1y:PWMUDB:km_run\
	\PWM1y:PWMUDB:ctrl_cmpmode2_2\
	\PWM1y:PWMUDB:ctrl_cmpmode2_1\
	\PWM1y:PWMUDB:ctrl_cmpmode2_0\
	\PWM1y:PWMUDB:ctrl_cmpmode1_2\
	\PWM1y:PWMUDB:ctrl_cmpmode1_1\
	\PWM1y:PWMUDB:ctrl_cmpmode1_0\
	\PWM1y:PWMUDB:capt_rising\
	\PWM1y:PWMUDB:capt_falling\
	\PWM1y:PWMUDB:trig_rise\
	\PWM1y:PWMUDB:trig_fall\
	\PWM1y:PWMUDB:sc_kill\
	\PWM1y:PWMUDB:min_kill\
	\PWM1y:PWMUDB:km_tc\
	\PWM1y:PWMUDB:db_tc\
	\PWM1y:PWMUDB:dith_sel\
	\PWM1y:PWMUDB:compare2\
	\PWM1y:Net_101\
	Net_1031
	Net_1032
	\PWM1y:PWMUDB:MODULE_3:b_31\
	\PWM1y:PWMUDB:MODULE_3:b_30\
	\PWM1y:PWMUDB:MODULE_3:b_29\
	\PWM1y:PWMUDB:MODULE_3:b_28\
	\PWM1y:PWMUDB:MODULE_3:b_27\
	\PWM1y:PWMUDB:MODULE_3:b_26\
	\PWM1y:PWMUDB:MODULE_3:b_25\
	\PWM1y:PWMUDB:MODULE_3:b_24\
	\PWM1y:PWMUDB:MODULE_3:b_23\
	\PWM1y:PWMUDB:MODULE_3:b_22\
	\PWM1y:PWMUDB:MODULE_3:b_21\
	\PWM1y:PWMUDB:MODULE_3:b_20\
	\PWM1y:PWMUDB:MODULE_3:b_19\
	\PWM1y:PWMUDB:MODULE_3:b_18\
	\PWM1y:PWMUDB:MODULE_3:b_17\
	\PWM1y:PWMUDB:MODULE_3:b_16\
	\PWM1y:PWMUDB:MODULE_3:b_15\
	\PWM1y:PWMUDB:MODULE_3:b_14\
	\PWM1y:PWMUDB:MODULE_3:b_13\
	\PWM1y:PWMUDB:MODULE_3:b_12\
	\PWM1y:PWMUDB:MODULE_3:b_11\
	\PWM1y:PWMUDB:MODULE_3:b_10\
	\PWM1y:PWMUDB:MODULE_3:b_9\
	\PWM1y:PWMUDB:MODULE_3:b_8\
	\PWM1y:PWMUDB:MODULE_3:b_7\
	\PWM1y:PWMUDB:MODULE_3:b_6\
	\PWM1y:PWMUDB:MODULE_3:b_5\
	\PWM1y:PWMUDB:MODULE_3:b_4\
	\PWM1y:PWMUDB:MODULE_3:b_3\
	\PWM1y:PWMUDB:MODULE_3:b_2\
	\PWM1y:PWMUDB:MODULE_3:b_1\
	\PWM1y:PWMUDB:MODULE_3:b_0\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1033
	Net_1030
	\PWM1y:Net_113\
	\PWM1y:Net_107\
	\PWM1y:Net_114\
	\PWM2y:PWMUDB:km_run\
	\PWM2y:PWMUDB:ctrl_cmpmode2_2\
	\PWM2y:PWMUDB:ctrl_cmpmode2_1\
	\PWM2y:PWMUDB:ctrl_cmpmode2_0\
	\PWM2y:PWMUDB:ctrl_cmpmode1_2\
	\PWM2y:PWMUDB:ctrl_cmpmode1_1\
	\PWM2y:PWMUDB:ctrl_cmpmode1_0\
	\PWM2y:PWMUDB:capt_rising\
	\PWM2y:PWMUDB:capt_falling\
	\PWM2y:PWMUDB:trig_rise\
	\PWM2y:PWMUDB:trig_fall\
	\PWM2y:PWMUDB:sc_kill\
	\PWM2y:PWMUDB:min_kill\
	\PWM2y:PWMUDB:km_tc\
	\PWM2y:PWMUDB:db_tc\
	\PWM2y:PWMUDB:dith_sel\
	\PWM2y:PWMUDB:compare2\
	\PWM2y:Net_101\
	Net_1055
	Net_1056
	\PWM2y:PWMUDB:MODULE_4:b_31\
	\PWM2y:PWMUDB:MODULE_4:b_30\
	\PWM2y:PWMUDB:MODULE_4:b_29\
	\PWM2y:PWMUDB:MODULE_4:b_28\
	\PWM2y:PWMUDB:MODULE_4:b_27\
	\PWM2y:PWMUDB:MODULE_4:b_26\
	\PWM2y:PWMUDB:MODULE_4:b_25\
	\PWM2y:PWMUDB:MODULE_4:b_24\
	\PWM2y:PWMUDB:MODULE_4:b_23\
	\PWM2y:PWMUDB:MODULE_4:b_22\
	\PWM2y:PWMUDB:MODULE_4:b_21\
	\PWM2y:PWMUDB:MODULE_4:b_20\
	\PWM2y:PWMUDB:MODULE_4:b_19\
	\PWM2y:PWMUDB:MODULE_4:b_18\
	\PWM2y:PWMUDB:MODULE_4:b_17\
	\PWM2y:PWMUDB:MODULE_4:b_16\
	\PWM2y:PWMUDB:MODULE_4:b_15\
	\PWM2y:PWMUDB:MODULE_4:b_14\
	\PWM2y:PWMUDB:MODULE_4:b_13\
	\PWM2y:PWMUDB:MODULE_4:b_12\
	\PWM2y:PWMUDB:MODULE_4:b_11\
	\PWM2y:PWMUDB:MODULE_4:b_10\
	\PWM2y:PWMUDB:MODULE_4:b_9\
	\PWM2y:PWMUDB:MODULE_4:b_8\
	\PWM2y:PWMUDB:MODULE_4:b_7\
	\PWM2y:PWMUDB:MODULE_4:b_6\
	\PWM2y:PWMUDB:MODULE_4:b_5\
	\PWM2y:PWMUDB:MODULE_4:b_4\
	\PWM2y:PWMUDB:MODULE_4:b_3\
	\PWM2y:PWMUDB:MODULE_4:b_2\
	\PWM2y:PWMUDB:MODULE_4:b_1\
	\PWM2y:PWMUDB:MODULE_4:b_0\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1057
	Net_1054
	\PWM2y:Net_113\
	\PWM2y:Net_107\
	\PWM2y:Net_114\
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\
	\QD:Net_1129\
	\QD:Cnt16:Net_82\
	\QD:Cnt16:Net_95\
	\QD:Cnt16:Net_91\
	\QD:Cnt16:Net_102\
	\QD:Cnt16:CounterUDB:ctrl_cmod_2\
	\QD:Cnt16:CounterUDB:ctrl_cmod_1\
	\QD:Cnt16:CounterUDB:ctrl_cmod_0\

    Synthesized names
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM1p:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM2p:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM1y:PWMUDB:add_vi_vv_MODGEN_3_2\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM2y:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 562 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBUART:tmpOE__Dm_net_0\
Aliasing \USBUART:tmpOE__Dp_net_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_6\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM1p:PWMUDB:hwCapture\ to zero
Aliasing \PWM1p:PWMUDB:trig_out\ to \USBUART:tmpOE__Dm_net_0\
Aliasing Net_747 to zero
Aliasing \PWM1p:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM1p:PWMUDB:ltch_kill_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM1p:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM1p:PWMUDB:min_kill_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM1p:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM1p:PWMUDB:final_kill\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM1p:PWMUDB:dith_count_1\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM1p:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM1p:PWMUDB:dith_count_0\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM1p:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM1p:PWMUDB:status_6\ to zero
Aliasing \PWM1p:PWMUDB:status_4\ to zero
Aliasing \PWM1p:PWMUDB:cmp2\ to zero
Aliasing \PWM1p:PWMUDB:cmp1_status_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM1p:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM1p:PWMUDB:cmp2_status_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM1p:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM1p:PWMUDB:final_kill_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM1p:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM1p:PWMUDB:cs_addr_0\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM1p:PWMUDB:pwm1_i\ to zero
Aliasing \PWM1p:PWMUDB:pwm2_i\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM2p:PWMUDB:hwCapture\ to zero
Aliasing \PWM2p:PWMUDB:trig_out\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM2p:PWMUDB:runmode_enable\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2p:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM2p:PWMUDB:ltch_kill_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2p:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM2p:PWMUDB:min_kill_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2p:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM2p:PWMUDB:final_kill\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM2p:PWMUDB:dith_count_1\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2p:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM2p:PWMUDB:dith_count_0\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2p:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM2p:PWMUDB:status_6\ to zero
Aliasing \PWM2p:PWMUDB:status_4\ to zero
Aliasing \PWM2p:PWMUDB:cmp2\ to zero
Aliasing \PWM2p:PWMUDB:cmp1_status_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2p:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM2p:PWMUDB:cmp2_status_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2p:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM2p:PWMUDB:final_kill_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2p:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM2p:PWMUDB:cs_addr_0\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2p:PWMUDB:pwm1_i\ to zero
Aliasing \PWM2p:PWMUDB:pwm2_i\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM1y:PWMUDB:hwCapture\ to zero
Aliasing \PWM1y:PWMUDB:trig_out\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM1y:PWMUDB:runmode_enable\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM1y:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM1y:PWMUDB:ltch_kill_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM1y:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM1y:PWMUDB:min_kill_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM1y:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM1y:PWMUDB:final_kill\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM1y:PWMUDB:dith_count_1\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM1y:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM1y:PWMUDB:dith_count_0\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM1y:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM1y:PWMUDB:status_6\ to zero
Aliasing \PWM1y:PWMUDB:status_4\ to zero
Aliasing \PWM1y:PWMUDB:cmp2\ to zero
Aliasing \PWM1y:PWMUDB:cmp1_status_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM1y:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM1y:PWMUDB:cmp2_status_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM1y:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM1y:PWMUDB:final_kill_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM1y:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM1y:PWMUDB:cs_addr_0\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM1y:PWMUDB:pwm1_i\ to zero
Aliasing \PWM1y:PWMUDB:pwm2_i\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM2y:PWMUDB:hwCapture\ to zero
Aliasing \PWM2y:PWMUDB:trig_out\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM2y:PWMUDB:runmode_enable\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2y:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM2y:PWMUDB:ltch_kill_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2y:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM2y:PWMUDB:min_kill_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2y:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM2y:PWMUDB:final_kill\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM2y:PWMUDB:dith_count_1\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2y:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM2y:PWMUDB:dith_count_0\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2y:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM2y:PWMUDB:status_6\ to zero
Aliasing \PWM2y:PWMUDB:status_4\ to zero
Aliasing \PWM2y:PWMUDB:cmp2\ to zero
Aliasing \PWM2y:PWMUDB:cmp1_status_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2y:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM2y:PWMUDB:cmp2_status_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2y:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM2y:PWMUDB:final_kill_reg\\R\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2y:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM2y:PWMUDB:cs_addr_0\ to \PWM1p:PWMUDB:runmode_enable\\R\
Aliasing \PWM2y:PWMUDB:pwm1_i\ to zero
Aliasing \PWM2y:PWMUDB:pwm2_i\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_2_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_3_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_4_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \ADC_DelSig_1:Net_482\ to zero
Aliasing \ADC_DelSig_1:Net_252\ to zero
Aliasing \ADC_DelSig_1:soc\ to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_5_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \QD:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QD:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QD:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QD:Cnt16:CounterUDB:underflow\ to \QD:Cnt16:CounterUDB:status_1\
Aliasing \QD:Cnt16:CounterUDB:tc_i\ to \QD:Cnt16:CounterUDB:reload_tc\
Aliasing \QD:bQuadDec:status_4\ to zero
Aliasing \QD:bQuadDec:status_5\ to zero
Aliasing \QD:bQuadDec:status_6\ to zero
Aliasing \QD:Net_1229\ to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_6_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_7_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_8_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \SR:status_1\ to zero
Aliasing \SR:status_2\ to zero
Aliasing \SR:status_3\ to zero
Aliasing \SR:status_4\ to zero
Aliasing \SR:status_5\ to zero
Aliasing \SR:status_6\ to zero
Aliasing \SR:status_7\ to zero
Aliasing \SR2:status_1\ to zero
Aliasing \SR2:status_2\ to zero
Aliasing \SR2:status_3\ to zero
Aliasing \SR2:status_4\ to zero
Aliasing \SR2:status_5\ to zero
Aliasing \SR2:status_6\ to zero
Aliasing \SR2:status_7\ to zero
Aliasing \SR3:status_1\ to zero
Aliasing \SR3:status_2\ to zero
Aliasing \SR3:status_3\ to zero
Aliasing \SR3:status_4\ to zero
Aliasing \SR3:status_5\ to zero
Aliasing \SR3:status_6\ to zero
Aliasing \SR3:status_7\ to zero
Aliasing \PWM1p:PWMUDB:min_kill_reg\\D\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM1p:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM1p:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM1p:PWMUDB:ltch_kill_reg\\D\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM1p:PWMUDB:prevCompare1\\D\ to \PWM1p:PWMUDB:pwm_temp\
Aliasing \PWM1p:PWMUDB:tc_i_reg\\D\ to \PWM1p:PWMUDB:status_2\
Aliasing \PWM2p:PWMUDB:min_kill_reg\\D\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM2p:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM2p:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM2p:PWMUDB:ltch_kill_reg\\D\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM2p:PWMUDB:prevCompare1\\D\ to \PWM2p:PWMUDB:pwm_temp\
Aliasing \PWM2p:PWMUDB:tc_i_reg\\D\ to \PWM2p:PWMUDB:status_2\
Aliasing \PWM1y:PWMUDB:min_kill_reg\\D\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM1y:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM1y:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM1y:PWMUDB:ltch_kill_reg\\D\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM1y:PWMUDB:prevCompare1\\D\ to \PWM1y:PWMUDB:pwm_temp\
Aliasing \PWM1y:PWMUDB:tc_i_reg\\D\ to \PWM1y:PWMUDB:status_2\
Aliasing \PWM2y:PWMUDB:min_kill_reg\\D\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM2y:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM2y:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM2y:PWMUDB:ltch_kill_reg\\D\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \PWM2y:PWMUDB:prevCompare1\\D\ to \PWM2y:PWMUDB:pwm_temp\
Aliasing \PWM2y:PWMUDB:tc_i_reg\\D\ to \PWM2y:PWMUDB:status_2\
Aliasing \QD:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QD:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QD:Cnt16:CounterUDB:prevCompare\\D\
Removing Rhs of wire one[9] = \USBUART:tmpOE__Dm_net_0\[3]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[12] = one[9]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[65] = one[9]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[66] = one[9]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[67] = one[9]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[68] = one[9]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[69] = one[9]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[70] = one[9]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[71] = one[9]
Removing Lhs of wire \PWM1p:PWMUDB:ctrl_enable\[102] = \PWM1p:PWMUDB:control_7\[94]
Removing Lhs of wire \PWM1p:PWMUDB:hwCapture\[112] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:hwEnable\[113] = \PWM1p:PWMUDB:control_7\[94]
Removing Lhs of wire \PWM1p:PWMUDB:trig_out\[117] = one[9]
Removing Lhs of wire \PWM1p:PWMUDB:runmode_enable\\R\[119] = zero[4]
Removing Lhs of wire Net_747[120] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:runmode_enable\\S\[121] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:final_enable\[122] = \PWM1p:PWMUDB:runmode_enable\[118]
Removing Lhs of wire \PWM1p:PWMUDB:ltch_kill_reg\\R\[126] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:ltch_kill_reg\\S\[127] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:min_kill_reg\\R\[128] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:min_kill_reg\\S\[129] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:final_kill\[132] = one[9]
Removing Lhs of wire \PWM1p:PWMUDB:add_vi_vv_MODGEN_1_1\[136] = \PWM1p:PWMUDB:MODULE_1:g2:a0:s_1\[375]
Removing Lhs of wire \PWM1p:PWMUDB:add_vi_vv_MODGEN_1_0\[138] = \PWM1p:PWMUDB:MODULE_1:g2:a0:s_0\[376]
Removing Lhs of wire \PWM1p:PWMUDB:dith_count_1\\R\[139] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:dith_count_1\\S\[140] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:dith_count_0\\R\[141] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:dith_count_0\\S\[142] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:status_6\[145] = zero[4]
Removing Rhs of wire \PWM1p:PWMUDB:status_5\[146] = \PWM1p:PWMUDB:final_kill_reg\[160]
Removing Lhs of wire \PWM1p:PWMUDB:status_4\[147] = zero[4]
Removing Rhs of wire \PWM1p:PWMUDB:status_3\[148] = \PWM1p:PWMUDB:fifo_full\[167]
Removing Rhs of wire \PWM1p:PWMUDB:status_1\[150] = \PWM1p:PWMUDB:cmp2_status_reg\[159]
Removing Rhs of wire \PWM1p:PWMUDB:status_0\[151] = \PWM1p:PWMUDB:cmp1_status_reg\[158]
Removing Lhs of wire \PWM1p:PWMUDB:cmp2_status\[156] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:cmp2\[157] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:cmp1_status_reg\\R\[161] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:cmp1_status_reg\\S\[162] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:cmp2_status_reg\\R\[163] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:cmp2_status_reg\\S\[164] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:final_kill_reg\\R\[165] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:final_kill_reg\\S\[166] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:cs_addr_2\[168] = \PWM1p:PWMUDB:tc_i\[124]
Removing Lhs of wire \PWM1p:PWMUDB:cs_addr_1\[169] = \PWM1p:PWMUDB:runmode_enable\[118]
Removing Lhs of wire \PWM1p:PWMUDB:cs_addr_0\[170] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:compare1\[203] = \PWM1p:PWMUDB:cmp1_less\[174]
Removing Lhs of wire \PWM1p:PWMUDB:pwm1_i\[208] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:pwm2_i\[210] = zero[4]
Removing Rhs of wire \PWM1p:Net_96\[213] = \PWM1p:PWMUDB:pwm_i_reg\[205]
Removing Lhs of wire \PWM1p:PWMUDB:pwm_temp\[216] = \PWM1p:PWMUDB:cmp1\[154]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_23\[257] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_22\[258] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_21\[259] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_20\[260] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_19\[261] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_18\[262] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_17\[263] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_16\[264] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_15\[265] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_14\[266] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_13\[267] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_12\[268] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_11\[269] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_10\[270] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_9\[271] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_8\[272] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_7\[273] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_6\[274] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_5\[275] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_4\[276] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_3\[277] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_2\[278] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_1\[279] = \PWM1p:PWMUDB:MODIN1_1\[280]
Removing Lhs of wire \PWM1p:PWMUDB:MODIN1_1\[280] = \PWM1p:PWMUDB:dith_count_1\[135]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:a_0\[281] = \PWM1p:PWMUDB:MODIN1_0\[282]
Removing Lhs of wire \PWM1p:PWMUDB:MODIN1_0\[282] = \PWM1p:PWMUDB:dith_count_0\[137]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[414] = one[9]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[415] = one[9]
Removing Rhs of wire Net_1110[416] = \PWM1p:Net_96\[213]
Removing Lhs of wire \PWM2p:PWMUDB:ctrl_enable\[435] = \PWM2p:PWMUDB:control_7\[427]
Removing Lhs of wire \PWM2p:PWMUDB:hwCapture\[445] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:hwEnable\[446] = \PWM2p:PWMUDB:control_7\[427]
Removing Lhs of wire \PWM2p:PWMUDB:trig_out\[450] = one[9]
Removing Lhs of wire \PWM2p:PWMUDB:runmode_enable\\R\[452] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:runmode_enable\\S\[453] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:final_enable\[454] = \PWM2p:PWMUDB:runmode_enable\[451]
Removing Lhs of wire \PWM2p:PWMUDB:ltch_kill_reg\\R\[458] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:ltch_kill_reg\\S\[459] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:min_kill_reg\\R\[460] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:min_kill_reg\\S\[461] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:final_kill\[464] = one[9]
Removing Lhs of wire \PWM2p:PWMUDB:add_vi_vv_MODGEN_2_1\[468] = \PWM2p:PWMUDB:MODULE_2:g2:a0:s_1\[707]
Removing Lhs of wire \PWM2p:PWMUDB:add_vi_vv_MODGEN_2_0\[470] = \PWM2p:PWMUDB:MODULE_2:g2:a0:s_0\[708]
Removing Lhs of wire \PWM2p:PWMUDB:dith_count_1\\R\[471] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:dith_count_1\\S\[472] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:dith_count_0\\R\[473] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:dith_count_0\\S\[474] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:status_6\[477] = zero[4]
Removing Rhs of wire \PWM2p:PWMUDB:status_5\[478] = \PWM2p:PWMUDB:final_kill_reg\[492]
Removing Lhs of wire \PWM2p:PWMUDB:status_4\[479] = zero[4]
Removing Rhs of wire \PWM2p:PWMUDB:status_3\[480] = \PWM2p:PWMUDB:fifo_full\[499]
Removing Rhs of wire \PWM2p:PWMUDB:status_1\[482] = \PWM2p:PWMUDB:cmp2_status_reg\[491]
Removing Rhs of wire \PWM2p:PWMUDB:status_0\[483] = \PWM2p:PWMUDB:cmp1_status_reg\[490]
Removing Lhs of wire \PWM2p:PWMUDB:cmp2_status\[488] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:cmp2\[489] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:cmp1_status_reg\\R\[493] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:cmp1_status_reg\\S\[494] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:cmp2_status_reg\\R\[495] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:cmp2_status_reg\\S\[496] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:final_kill_reg\\R\[497] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:final_kill_reg\\S\[498] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:cs_addr_2\[500] = \PWM2p:PWMUDB:tc_i\[456]
Removing Lhs of wire \PWM2p:PWMUDB:cs_addr_1\[501] = \PWM2p:PWMUDB:runmode_enable\[451]
Removing Lhs of wire \PWM2p:PWMUDB:cs_addr_0\[502] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:compare1\[535] = \PWM2p:PWMUDB:cmp1_less\[506]
Removing Lhs of wire \PWM2p:PWMUDB:pwm1_i\[540] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:pwm2_i\[542] = zero[4]
Removing Rhs of wire \PWM2p:Net_96\[545] = \PWM2p:PWMUDB:pwm_i_reg\[537]
Removing Lhs of wire \PWM2p:PWMUDB:pwm_temp\[548] = \PWM2p:PWMUDB:cmp1\[486]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_23\[589] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_22\[590] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_21\[591] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_20\[592] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_19\[593] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_18\[594] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_17\[595] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_16\[596] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_15\[597] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_14\[598] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_13\[599] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_12\[600] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_11\[601] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_10\[602] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_9\[603] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_8\[604] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_7\[605] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_6\[606] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_5\[607] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_4\[608] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_3\[609] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_2\[610] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_1\[611] = \PWM2p:PWMUDB:MODIN2_1\[612]
Removing Lhs of wire \PWM2p:PWMUDB:MODIN2_1\[612] = \PWM2p:PWMUDB:dith_count_1\[467]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:a_0\[613] = \PWM2p:PWMUDB:MODIN2_0\[614]
Removing Lhs of wire \PWM2p:PWMUDB:MODIN2_0\[614] = \PWM2p:PWMUDB:dith_count_0\[469]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[746] = one[9]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[747] = one[9]
Removing Rhs of wire Net_1178[748] = \PWM2p:Net_96\[545]
Removing Lhs of wire \PWM1y:PWMUDB:ctrl_enable\[767] = \PWM1y:PWMUDB:control_7\[759]
Removing Lhs of wire \PWM1y:PWMUDB:hwCapture\[777] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:hwEnable\[778] = \PWM1y:PWMUDB:control_7\[759]
Removing Lhs of wire \PWM1y:PWMUDB:trig_out\[782] = one[9]
Removing Lhs of wire \PWM1y:PWMUDB:runmode_enable\\R\[784] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:runmode_enable\\S\[785] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:final_enable\[786] = \PWM1y:PWMUDB:runmode_enable\[783]
Removing Lhs of wire \PWM1y:PWMUDB:ltch_kill_reg\\R\[790] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:ltch_kill_reg\\S\[791] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:min_kill_reg\\R\[792] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:min_kill_reg\\S\[793] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:final_kill\[796] = one[9]
Removing Lhs of wire \PWM1y:PWMUDB:add_vi_vv_MODGEN_3_1\[800] = \PWM1y:PWMUDB:MODULE_3:g2:a0:s_1\[1039]
Removing Lhs of wire \PWM1y:PWMUDB:add_vi_vv_MODGEN_3_0\[802] = \PWM1y:PWMUDB:MODULE_3:g2:a0:s_0\[1040]
Removing Lhs of wire \PWM1y:PWMUDB:dith_count_1\\R\[803] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:dith_count_1\\S\[804] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:dith_count_0\\R\[805] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:dith_count_0\\S\[806] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:status_6\[809] = zero[4]
Removing Rhs of wire \PWM1y:PWMUDB:status_5\[810] = \PWM1y:PWMUDB:final_kill_reg\[824]
Removing Lhs of wire \PWM1y:PWMUDB:status_4\[811] = zero[4]
Removing Rhs of wire \PWM1y:PWMUDB:status_3\[812] = \PWM1y:PWMUDB:fifo_full\[831]
Removing Rhs of wire \PWM1y:PWMUDB:status_1\[814] = \PWM1y:PWMUDB:cmp2_status_reg\[823]
Removing Rhs of wire \PWM1y:PWMUDB:status_0\[815] = \PWM1y:PWMUDB:cmp1_status_reg\[822]
Removing Lhs of wire \PWM1y:PWMUDB:cmp2_status\[820] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:cmp2\[821] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:cmp1_status_reg\\R\[825] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:cmp1_status_reg\\S\[826] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:cmp2_status_reg\\R\[827] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:cmp2_status_reg\\S\[828] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:final_kill_reg\\R\[829] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:final_kill_reg\\S\[830] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:cs_addr_2\[832] = \PWM1y:PWMUDB:tc_i\[788]
Removing Lhs of wire \PWM1y:PWMUDB:cs_addr_1\[833] = \PWM1y:PWMUDB:runmode_enable\[783]
Removing Lhs of wire \PWM1y:PWMUDB:cs_addr_0\[834] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:compare1\[867] = \PWM1y:PWMUDB:cmp1_less\[838]
Removing Lhs of wire \PWM1y:PWMUDB:pwm1_i\[872] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:pwm2_i\[874] = zero[4]
Removing Rhs of wire \PWM1y:Net_96\[877] = \PWM1y:PWMUDB:pwm_i_reg\[869]
Removing Lhs of wire \PWM1y:PWMUDB:pwm_temp\[880] = \PWM1y:PWMUDB:cmp1\[818]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_23\[921] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_22\[922] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_21\[923] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_20\[924] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_19\[925] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_18\[926] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_17\[927] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_16\[928] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_15\[929] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_14\[930] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_13\[931] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_12\[932] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_11\[933] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_10\[934] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_9\[935] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_8\[936] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_7\[937] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_6\[938] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_5\[939] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_4\[940] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_3\[941] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_2\[942] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_1\[943] = \PWM1y:PWMUDB:MODIN3_1\[944]
Removing Lhs of wire \PWM1y:PWMUDB:MODIN3_1\[944] = \PWM1y:PWMUDB:dith_count_1\[799]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:a_0\[945] = \PWM1y:PWMUDB:MODIN3_0\[946]
Removing Lhs of wire \PWM1y:PWMUDB:MODIN3_0\[946] = \PWM1y:PWMUDB:dith_count_0\[801]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1078] = one[9]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1079] = one[9]
Removing Rhs of wire Net_1180[1080] = \PWM1y:Net_96\[877]
Removing Lhs of wire \PWM2y:PWMUDB:ctrl_enable\[1099] = \PWM2y:PWMUDB:control_7\[1091]
Removing Lhs of wire \PWM2y:PWMUDB:hwCapture\[1109] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:hwEnable\[1110] = \PWM2y:PWMUDB:control_7\[1091]
Removing Lhs of wire \PWM2y:PWMUDB:trig_out\[1114] = one[9]
Removing Lhs of wire \PWM2y:PWMUDB:runmode_enable\\R\[1116] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:runmode_enable\\S\[1117] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:final_enable\[1118] = \PWM2y:PWMUDB:runmode_enable\[1115]
Removing Lhs of wire \PWM2y:PWMUDB:ltch_kill_reg\\R\[1122] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:ltch_kill_reg\\S\[1123] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:min_kill_reg\\R\[1124] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:min_kill_reg\\S\[1125] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:final_kill\[1128] = one[9]
Removing Lhs of wire \PWM2y:PWMUDB:add_vi_vv_MODGEN_4_1\[1132] = \PWM2y:PWMUDB:MODULE_4:g2:a0:s_1\[1371]
Removing Lhs of wire \PWM2y:PWMUDB:add_vi_vv_MODGEN_4_0\[1134] = \PWM2y:PWMUDB:MODULE_4:g2:a0:s_0\[1372]
Removing Lhs of wire \PWM2y:PWMUDB:dith_count_1\\R\[1135] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:dith_count_1\\S\[1136] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:dith_count_0\\R\[1137] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:dith_count_0\\S\[1138] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:status_6\[1141] = zero[4]
Removing Rhs of wire \PWM2y:PWMUDB:status_5\[1142] = \PWM2y:PWMUDB:final_kill_reg\[1156]
Removing Lhs of wire \PWM2y:PWMUDB:status_4\[1143] = zero[4]
Removing Rhs of wire \PWM2y:PWMUDB:status_3\[1144] = \PWM2y:PWMUDB:fifo_full\[1163]
Removing Rhs of wire \PWM2y:PWMUDB:status_1\[1146] = \PWM2y:PWMUDB:cmp2_status_reg\[1155]
Removing Rhs of wire \PWM2y:PWMUDB:status_0\[1147] = \PWM2y:PWMUDB:cmp1_status_reg\[1154]
Removing Lhs of wire \PWM2y:PWMUDB:cmp2_status\[1152] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:cmp2\[1153] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:cmp1_status_reg\\R\[1157] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:cmp1_status_reg\\S\[1158] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:cmp2_status_reg\\R\[1159] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:cmp2_status_reg\\S\[1160] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:final_kill_reg\\R\[1161] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:final_kill_reg\\S\[1162] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:cs_addr_2\[1164] = \PWM2y:PWMUDB:tc_i\[1120]
Removing Lhs of wire \PWM2y:PWMUDB:cs_addr_1\[1165] = \PWM2y:PWMUDB:runmode_enable\[1115]
Removing Lhs of wire \PWM2y:PWMUDB:cs_addr_0\[1166] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:compare1\[1199] = \PWM2y:PWMUDB:cmp1_less\[1170]
Removing Lhs of wire \PWM2y:PWMUDB:pwm1_i\[1204] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:pwm2_i\[1206] = zero[4]
Removing Rhs of wire \PWM2y:Net_96\[1209] = \PWM2y:PWMUDB:pwm_i_reg\[1201]
Removing Lhs of wire \PWM2y:PWMUDB:pwm_temp\[1212] = \PWM2y:PWMUDB:cmp1\[1150]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_23\[1253] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_22\[1254] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_21\[1255] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_20\[1256] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_19\[1257] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_18\[1258] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_17\[1259] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_16\[1260] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_15\[1261] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_14\[1262] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_13\[1263] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_12\[1264] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_11\[1265] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_10\[1266] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_9\[1267] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_8\[1268] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_7\[1269] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_6\[1270] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_5\[1271] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_4\[1272] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_3\[1273] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_2\[1274] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_1\[1275] = \PWM2y:PWMUDB:MODIN4_1\[1276]
Removing Lhs of wire \PWM2y:PWMUDB:MODIN4_1\[1276] = \PWM2y:PWMUDB:dith_count_1\[1131]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:a_0\[1277] = \PWM2y:PWMUDB:MODIN4_0\[1278]
Removing Lhs of wire \PWM2y:PWMUDB:MODIN4_0\[1278] = \PWM2y:PWMUDB:dith_count_0\[1133]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1410] = one[9]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1411] = one[9]
Removing Rhs of wire Net_1114[1412] = \PWM2y:Net_96\[1209]
Removing Rhs of wire Net_1073[1421] = \mux_1:tmp__mux_1_reg\[1419]
Removing Rhs of wire Net_1078[1424] = \mux_2:tmp__mux_2_reg\[1422]
Removing Lhs of wire tmpOE__Pin_2_net_0[1426] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_0[1431] = one[9]
Removing Lhs of wire tmpOE__Pin_3_net_0[1436] = one[9]
Removing Lhs of wire tmpOE__Pin_4_net_0[1442] = one[9]
Removing Rhs of wire \ADC_DelSig_1:Net_488\[1459] = \ADC_DelSig_1:Net_250\[1495]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[1462] = zero[4]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[1463] = zero[4]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[1497] = zero[4]
Removing Lhs of wire \ADC_DelSig_1:soc\[1499] = one[9]
Removing Lhs of wire tmpOE__Pin_5_net_0[1503] = one[9]
Removing Rhs of wire \QD:Net_1275\[1510] = \QD:Cnt16:Net_49\[1511]
Removing Rhs of wire \QD:Net_1275\[1510] = \QD:Cnt16:CounterUDB:tc_reg_i\[1568]
Removing Lhs of wire \QD:Cnt16:Net_89\[1513] = \QD:Net_1251\[1514]
Removing Lhs of wire \QD:Cnt16:CounterUDB:ctrl_capmode_1\[1524] = zero[4]
Removing Lhs of wire \QD:Cnt16:CounterUDB:ctrl_capmode_0\[1525] = zero[4]
Removing Lhs of wire \QD:Cnt16:CounterUDB:ctrl_enable\[1537] = \QD:Cnt16:CounterUDB:control_7\[1529]
Removing Lhs of wire \QD:Cnt16:CounterUDB:capt_rising\[1539] = zero[4]
Removing Lhs of wire \QD:Cnt16:CounterUDB:capt_falling\[1540] = \QD:Cnt16:CounterUDB:prevCapture\[1538]
Removing Rhs of wire \QD:Net_1260\[1544] = \QD:bQuadDec:state_2\[1682]
Removing Lhs of wire \QD:Cnt16:CounterUDB:final_enable\[1546] = \QD:Cnt16:CounterUDB:control_7\[1529]
Removing Lhs of wire \QD:Cnt16:CounterUDB:counter_enable\[1547] = \QD:Cnt16:CounterUDB:control_7\[1529]
Removing Rhs of wire \QD:Cnt16:CounterUDB:status_0\[1548] = \QD:Cnt16:CounterUDB:cmp_out_status\[1549]
Removing Rhs of wire \QD:Cnt16:CounterUDB:status_1\[1550] = \QD:Cnt16:CounterUDB:per_zero\[1551]
Removing Rhs of wire \QD:Cnt16:CounterUDB:status_2\[1552] = \QD:Cnt16:CounterUDB:overflow_status\[1553]
Removing Rhs of wire \QD:Cnt16:CounterUDB:status_3\[1554] = \QD:Cnt16:CounterUDB:underflow_status\[1555]
Removing Lhs of wire \QD:Cnt16:CounterUDB:status_4\[1556] = \QD:Cnt16:CounterUDB:hwCapture\[1542]
Removing Rhs of wire \QD:Cnt16:CounterUDB:status_5\[1557] = \QD:Cnt16:CounterUDB:fifo_full\[1558]
Removing Rhs of wire \QD:Cnt16:CounterUDB:status_6\[1559] = \QD:Cnt16:CounterUDB:fifo_nempty\[1560]
Removing Rhs of wire \QD:Cnt16:CounterUDB:overflow\[1562] = \QD:Cnt16:CounterUDB:per_FF\[1563]
Removing Lhs of wire \QD:Cnt16:CounterUDB:underflow\[1564] = \QD:Cnt16:CounterUDB:status_1\[1550]
Removing Lhs of wire \QD:Cnt16:CounterUDB:tc_i\[1567] = \QD:Cnt16:CounterUDB:reload_tc\[1545]
Removing Rhs of wire \QD:Cnt16:CounterUDB:cmp_out_i\[1569] = \QD:Cnt16:CounterUDB:cmp_equal\[1570]
Removing Rhs of wire \QD:Net_1264\[1573] = \QD:Cnt16:CounterUDB:cmp_out_reg_i\[1572]
Removing Lhs of wire \QD:Cnt16:CounterUDB:dp_dir\[1577] = \QD:Net_1251\[1514]
Removing Lhs of wire \QD:Cnt16:CounterUDB:cs_addr_2\[1578] = \QD:Net_1251\[1514]
Removing Lhs of wire \QD:Cnt16:CounterUDB:cs_addr_1\[1579] = \QD:Cnt16:CounterUDB:count_enable\[1576]
Removing Lhs of wire \QD:Cnt16:CounterUDB:cs_addr_0\[1580] = \QD:Cnt16:CounterUDB:reload\[1543]
Removing Lhs of wire \QD:Net_1290\[1657] = \QD:Net_1275\[1510]
Removing Lhs of wire \QD:bQuadDec:index_filt\[1680] = \QD:Net_1232\[1681]
Removing Lhs of wire \QD:Net_1232\[1681] = one[9]
Removing Rhs of wire \QD:bQuadDec:error\[1683] = \QD:bQuadDec:state_3\[1684]
Removing Lhs of wire \QD:bQuadDec:status_0\[1687] = \QD:Net_530\[1688]
Removing Lhs of wire \QD:bQuadDec:status_1\[1689] = \QD:Net_611\[1690]
Removing Lhs of wire \QD:bQuadDec:status_2\[1691] = \QD:Net_1260\[1544]
Removing Lhs of wire \QD:bQuadDec:status_3\[1692] = \QD:bQuadDec:error\[1683]
Removing Lhs of wire \QD:bQuadDec:status_4\[1693] = zero[4]
Removing Lhs of wire \QD:bQuadDec:status_5\[1694] = zero[4]
Removing Lhs of wire \QD:bQuadDec:status_6\[1695] = zero[4]
Removing Lhs of wire \QD:Net_1229\[1700] = one[9]
Removing Lhs of wire \QD:Net_1272\[1701] = \QD:Net_1264\[1573]
Removing Lhs of wire tmpOE__Pin_6_net_0[1704] = one[9]
Removing Lhs of wire tmpOE__Pin_7_net_0[1709] = one[9]
Removing Lhs of wire tmpOE__Pin_8_net_0[1715] = one[9]
Removing Lhs of wire \SR:status_0\[1720] = Net_1193[1716]
Removing Lhs of wire \SR:status_1\[1721] = zero[4]
Removing Lhs of wire \SR:status_2\[1722] = zero[4]
Removing Lhs of wire \SR:status_3\[1723] = zero[4]
Removing Lhs of wire \SR:status_4\[1724] = zero[4]
Removing Lhs of wire \SR:status_5\[1725] = zero[4]
Removing Lhs of wire \SR:status_6\[1726] = zero[4]
Removing Lhs of wire \SR:status_7\[1727] = zero[4]
Removing Lhs of wire \SR2:status_0\[1731] = Net_1075[1420]
Removing Lhs of wire \SR2:status_1\[1732] = zero[4]
Removing Lhs of wire \SR2:status_2\[1733] = zero[4]
Removing Lhs of wire \SR2:status_3\[1734] = zero[4]
Removing Lhs of wire \SR2:status_4\[1735] = zero[4]
Removing Lhs of wire \SR2:status_5\[1736] = zero[4]
Removing Lhs of wire \SR2:status_6\[1737] = zero[4]
Removing Lhs of wire \SR2:status_7\[1738] = zero[4]
Removing Lhs of wire \SR3:status_0\[1740] = Net_1079[1423]
Removing Lhs of wire \SR3:status_1\[1741] = zero[4]
Removing Lhs of wire \SR3:status_2\[1742] = zero[4]
Removing Lhs of wire \SR3:status_3\[1743] = zero[4]
Removing Lhs of wire \SR3:status_4\[1744] = zero[4]
Removing Lhs of wire \SR3:status_5\[1745] = zero[4]
Removing Lhs of wire \SR3:status_6\[1746] = zero[4]
Removing Lhs of wire \SR3:status_7\[1747] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:min_kill_reg\\D\[1751] = one[9]
Removing Lhs of wire \PWM1p:PWMUDB:prevCapture\\D\[1752] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:trig_last\\D\[1753] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:ltch_kill_reg\\D\[1756] = one[9]
Removing Lhs of wire \PWM1p:PWMUDB:prevCompare1\\D\[1759] = \PWM1p:PWMUDB:cmp1\[154]
Removing Lhs of wire \PWM1p:PWMUDB:cmp1_status_reg\\D\[1760] = \PWM1p:PWMUDB:cmp1_status\[155]
Removing Lhs of wire \PWM1p:PWMUDB:cmp2_status_reg\\D\[1761] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:pwm_i_reg\\D\[1763] = \PWM1p:PWMUDB:pwm_i\[206]
Removing Lhs of wire \PWM1p:PWMUDB:pwm1_i_reg\\D\[1764] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:pwm2_i_reg\\D\[1765] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:tc_i_reg\\D\[1766] = \PWM1p:PWMUDB:status_2\[149]
Removing Lhs of wire \PWM2p:PWMUDB:min_kill_reg\\D\[1767] = one[9]
Removing Lhs of wire \PWM2p:PWMUDB:prevCapture\\D\[1768] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:trig_last\\D\[1769] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:ltch_kill_reg\\D\[1772] = one[9]
Removing Lhs of wire \PWM2p:PWMUDB:prevCompare1\\D\[1775] = \PWM2p:PWMUDB:cmp1\[486]
Removing Lhs of wire \PWM2p:PWMUDB:cmp1_status_reg\\D\[1776] = \PWM2p:PWMUDB:cmp1_status\[487]
Removing Lhs of wire \PWM2p:PWMUDB:cmp2_status_reg\\D\[1777] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:pwm_i_reg\\D\[1779] = \PWM2p:PWMUDB:pwm_i\[538]
Removing Lhs of wire \PWM2p:PWMUDB:pwm1_i_reg\\D\[1780] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:pwm2_i_reg\\D\[1781] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:tc_i_reg\\D\[1782] = \PWM2p:PWMUDB:status_2\[481]
Removing Lhs of wire \PWM1y:PWMUDB:min_kill_reg\\D\[1783] = one[9]
Removing Lhs of wire \PWM1y:PWMUDB:prevCapture\\D\[1784] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:trig_last\\D\[1785] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:ltch_kill_reg\\D\[1788] = one[9]
Removing Lhs of wire \PWM1y:PWMUDB:prevCompare1\\D\[1791] = \PWM1y:PWMUDB:cmp1\[818]
Removing Lhs of wire \PWM1y:PWMUDB:cmp1_status_reg\\D\[1792] = \PWM1y:PWMUDB:cmp1_status\[819]
Removing Lhs of wire \PWM1y:PWMUDB:cmp2_status_reg\\D\[1793] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:pwm_i_reg\\D\[1795] = \PWM1y:PWMUDB:pwm_i\[870]
Removing Lhs of wire \PWM1y:PWMUDB:pwm1_i_reg\\D\[1796] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:pwm2_i_reg\\D\[1797] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:tc_i_reg\\D\[1798] = \PWM1y:PWMUDB:status_2\[813]
Removing Lhs of wire \PWM2y:PWMUDB:min_kill_reg\\D\[1799] = one[9]
Removing Lhs of wire \PWM2y:PWMUDB:prevCapture\\D\[1800] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:trig_last\\D\[1801] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:ltch_kill_reg\\D\[1804] = one[9]
Removing Lhs of wire \PWM2y:PWMUDB:prevCompare1\\D\[1807] = \PWM2y:PWMUDB:cmp1\[1150]
Removing Lhs of wire \PWM2y:PWMUDB:cmp1_status_reg\\D\[1808] = \PWM2y:PWMUDB:cmp1_status\[1151]
Removing Lhs of wire \PWM2y:PWMUDB:cmp2_status_reg\\D\[1809] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:pwm_i_reg\\D\[1811] = \PWM2y:PWMUDB:pwm_i\[1202]
Removing Lhs of wire \PWM2y:PWMUDB:pwm1_i_reg\\D\[1812] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:pwm2_i_reg\\D\[1813] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:tc_i_reg\\D\[1814] = \PWM2y:PWMUDB:status_2\[1145]
Removing Lhs of wire \QD:Cnt16:CounterUDB:prevCapture\\D\[1816] = zero[4]
Removing Lhs of wire \QD:Cnt16:CounterUDB:overflow_reg_i\\D\[1817] = \QD:Cnt16:CounterUDB:overflow\[1562]
Removing Lhs of wire \QD:Cnt16:CounterUDB:underflow_reg_i\\D\[1818] = \QD:Cnt16:CounterUDB:status_1\[1550]
Removing Lhs of wire \QD:Cnt16:CounterUDB:tc_reg_i\\D\[1819] = \QD:Cnt16:CounterUDB:reload_tc\[1545]
Removing Lhs of wire \QD:Cnt16:CounterUDB:prevCompare\\D\[1820] = \QD:Cnt16:CounterUDB:cmp_out_i\[1569]
Removing Lhs of wire \QD:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1821] = \QD:Cnt16:CounterUDB:cmp_out_i\[1569]
Removing Lhs of wire \QD:Cnt16:CounterUDB:count_stored_i\\D\[1822] = \QD:Net_1203\[1575]

------------------------------------------------------
Aliased 0 equations, 416 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:cmp1\' (cost = 0):
\PWM1p:PWMUDB:cmp1\ <= (\PWM1p:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM1p:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM1p:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM1p:PWMUDB:dith_count_1\ and \PWM1p:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:cmp1\' (cost = 0):
\PWM2p:PWMUDB:cmp1\ <= (\PWM2p:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM2p:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM2p:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM2p:PWMUDB:dith_count_1\ and \PWM2p:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:cmp1\' (cost = 0):
\PWM1y:PWMUDB:cmp1\ <= (\PWM1y:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM1y:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM1y:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM1y:PWMUDB:dith_count_1\ and \PWM1y:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:cmp1\' (cost = 0):
\PWM2y:PWMUDB:cmp1\ <= (\PWM2y:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM2y:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM2y:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM2y:PWMUDB:dith_count_1\ and \PWM2y:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\QD:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QD:Cnt16:CounterUDB:capt_either_edge\ <= (\QD:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QD:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QD:Cnt16:CounterUDB:reload_tc\ <= (\QD:Cnt16:CounterUDB:status_1\
	OR \QD:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QD:bQuadDec:A_j\' (cost = 1):
\QD:bQuadDec:A_j\ <= ((\QD:bQuadDec:quad_A_delayed_0\ and \QD:bQuadDec:quad_A_delayed_1\ and \QD:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QD:bQuadDec:A_k\' (cost = 3):
\QD:bQuadDec:A_k\ <= ((not \QD:bQuadDec:quad_A_delayed_0\ and not \QD:bQuadDec:quad_A_delayed_1\ and not \QD:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QD:bQuadDec:B_j\' (cost = 1):
\QD:bQuadDec:B_j\ <= ((\QD:bQuadDec:quad_B_delayed_0\ and \QD:bQuadDec:quad_B_delayed_1\ and \QD:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QD:bQuadDec:B_k\' (cost = 3):
\QD:bQuadDec:B_k\ <= ((not \QD:bQuadDec:quad_B_delayed_0\ and not \QD:bQuadDec:quad_B_delayed_1\ and not \QD:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QD:Net_1151\' (cost = 0):
\QD:Net_1151\ <= (not \QD:Net_1251\);

Note:  Expanding virtual equation for '\QD:Net_1287\' (cost = 0):
\QD:Net_1287\ <= (not \QD:Net_1264\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM1p:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM1p:PWMUDB:dith_count_0\ and \PWM1p:PWMUDB:dith_count_1\)
	OR (not \PWM1p:PWMUDB:dith_count_1\ and \PWM1p:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM2p:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM2p:PWMUDB:dith_count_0\ and \PWM2p:PWMUDB:dith_count_1\)
	OR (not \PWM2p:PWMUDB:dith_count_1\ and \PWM2p:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM1y:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM1y:PWMUDB:dith_count_0\ and \PWM1y:PWMUDB:dith_count_1\)
	OR (not \PWM1y:PWMUDB:dith_count_1\ and \PWM1y:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM2y:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM2y:PWMUDB:dith_count_0\ and \PWM2y:PWMUDB:dith_count_1\)
	OR (not \PWM2y:PWMUDB:dith_count_1\ and \PWM2y:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\QD:Net_1248\' (cost = 2):
\QD:Net_1248\ <= ((not \QD:Net_1264\ and \QD:Net_1275\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 107 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM1p:PWMUDB:final_capture\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM2p:PWMUDB:final_capture\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM1y:PWMUDB:final_capture\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM2y:PWMUDB:final_capture\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \QD:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM1p:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM2p:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM1y:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM2y:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM1p:PWMUDB:final_capture\[172] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[385] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[395] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[405] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:final_capture\[504] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[717] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[727] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[737] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:final_capture\[836] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1049] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1059] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1069] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:final_capture\[1168] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1381] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1391] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1401] = zero[4]
Removing Lhs of wire \QD:Cnt16:CounterUDB:hwCapture\[1542] = zero[4]
Removing Lhs of wire \PWM1p:PWMUDB:runmode_enable\\D\[1754] = \PWM1p:PWMUDB:control_7\[94]
Removing Lhs of wire \PWM1p:PWMUDB:final_kill_reg\\D\[1762] = zero[4]
Removing Lhs of wire \PWM2p:PWMUDB:runmode_enable\\D\[1770] = \PWM2p:PWMUDB:control_7\[427]
Removing Lhs of wire \PWM2p:PWMUDB:final_kill_reg\\D\[1778] = zero[4]
Removing Lhs of wire \PWM1y:PWMUDB:runmode_enable\\D\[1786] = \PWM1y:PWMUDB:control_7\[759]
Removing Lhs of wire \PWM1y:PWMUDB:final_kill_reg\\D\[1794] = zero[4]
Removing Lhs of wire \PWM2y:PWMUDB:runmode_enable\\D\[1802] = \PWM2y:PWMUDB:control_7\[1091]
Removing Lhs of wire \PWM2y:PWMUDB:final_kill_reg\\D\[1810] = zero[4]

------------------------------------------------------
Aliased 0 equations, 25 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\PSoC\USBFS_UART01\USBFS_UART02.cydsn\USBFS_UART02.cyprj -dcpsoc3 USBFS_UART02.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 6s.856ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 22 March 2018 18:59:19
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\PSoC\USBFS_UART01\USBFS_UART02.cydsn\USBFS_UART02.cyprj -d CY8C5868AXI-LP035 USBFS_UART02.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.050ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM1p:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM2p:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM1y:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM2y:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM1p:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM1p:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM1p:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM1p:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM1p:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM1p:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM2p:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM2p:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM2p:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM2p:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM2p:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM2p:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM1y:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM1y:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM1y:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM1y:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM1y:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM1y:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM2y:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM2y:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM2y:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM2y:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM2y:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM2y:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \QD:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=0, Signal=Net_1155
    Digital Clock 2: Automatic-assigning  clock 'Clock_4'. Fanout=0, Signal=Net_1194
    Digital Clock 3: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_1092
    Digital Clock 4: Automatic-assigning  clock 'Clock_1'. Fanout=4, Signal=Net_478
    Analog  Clock 1: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM1p:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM2p:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM1y:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM2y:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QD:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QD:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QD:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 6 pin(s) will be assigned a location by the fitter: \LCD:LCDPort(1)\, \LCD:LCDPort(2)\, \LCD:LCDPort(3)\, \LCD:LCDPort(4)\, \LCD:LCDPort(5)\, \LCD:LCDPort(6)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QD:Net_1264\, Duplicate of \QD:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QD:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QD:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(15,7)"
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(15,6)"
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(2,0)"
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            fb => Net_1079 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            fb => Net_1075 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            pin_input => Net_1073 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            pin_input => Net_1078 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_5(0)__PA ,
            analog_term => Net_1082 ,
            pad => Pin_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_6(0)__PA ,
            fb => Net_1089 ,
            pad => Pin_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7(0)__PA ,
            fb => Net_1090 ,
            pad => Pin_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_8(0)__PA ,
            fb => Net_1193 ,
            pad => Pin_8(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QD:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QD:Net_1260\ * \QD:Net_1203\ * \QD:bQuadDec:error\ * 
              !\QD:bQuadDec:state_1\ * !\QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * !\QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              !\QD:bQuadDec:state_1\ * \QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * !\QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\ * !\QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * !\QD:bQuadDec:quad_A_filt\ * 
              \QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\ * \QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\ * \QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              \QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              !\QD:bQuadDec:state_1\ * \QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              \QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\ * !\QD:bQuadDec:state_0\
            + \QD:bQuadDec:quad_A_filt\ * !\QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
        );
        Output = \QD:Net_1203_split\ (fanout=1)

    MacroCell: Name=\PWM1p:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1p:PWMUDB:runmode_enable\ * \PWM1p:PWMUDB:tc_i\
        );
        Output = \PWM1p:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM2p:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2p:PWMUDB:runmode_enable\ * \PWM2p:PWMUDB:tc_i\
        );
        Output = \PWM2p:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM1y:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1y:PWMUDB:runmode_enable\ * \PWM1y:PWMUDB:tc_i\
        );
        Output = \PWM1y:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM2y:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2y:PWMUDB:runmode_enable\ * \PWM2y:PWMUDB:tc_i\
        );
        Output = \PWM2y:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_1073, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1110 * !Net_1075
            + Net_1178 * Net_1075
        );
        Output = Net_1073 (fanout=1)

    MacroCell: Name=Net_1078, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1180 * !Net_1079
            + Net_1114 * Net_1079
        );
        Output = Net_1078 (fanout=1)

    MacroCell: Name=\QD:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QD:Net_1260\ * !\QD:Cnt16:CounterUDB:status_1\ * 
              !\QD:Cnt16:CounterUDB:overflow\
        );
        Output = \QD:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QD:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QD:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QD:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Cnt16:CounterUDB:overflow\ * 
              !\QD:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QD:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QD:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Cnt16:CounterUDB:status_1\ * 
              !\QD:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QD:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QD:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Cnt16:CounterUDB:control_7\ * 
              !\QD:Cnt16:CounterUDB:count_stored_i\ * \QD:Net_1203\
        );
        Output = \QD:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QD:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Net_1275\ * \QD:Net_1251\ * 
              !\QD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QD:Net_530\ (fanout=1)

    MacroCell: Name=\QD:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Net_1275\ * !\QD:Net_1251\ * 
              !\QD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QD:Net_611\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\QD:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1089
        );
        Output = \QD:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QD:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:bQuadDec:quad_A_delayed_0\
        );
        Output = \QD:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QD:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:bQuadDec:quad_A_delayed_1\
        );
        Output = \QD:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QD:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1090
        );
        Output = \QD:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QD:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:bQuadDec:quad_B_delayed_0\
        );
        Output = \QD:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QD:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:bQuadDec:quad_B_delayed_1\
        );
        Output = \QD:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\PWM1p:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1p:PWMUDB:control_7\
        );
        Output = \PWM1p:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM1p:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1p:PWMUDB:cmp1_less\
        );
        Output = \PWM1p:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM1p:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1p:PWMUDB:prevCompare1\ * \PWM1p:PWMUDB:cmp1_less\
        );
        Output = \PWM1p:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1110, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1p:PWMUDB:runmode_enable\ * \PWM1p:PWMUDB:cmp1_less\
        );
        Output = Net_1110 (fanout=1)

    MacroCell: Name=\PWM2p:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2p:PWMUDB:control_7\
        );
        Output = \PWM2p:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM2p:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2p:PWMUDB:cmp1_less\
        );
        Output = \PWM2p:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM2p:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2p:PWMUDB:prevCompare1\ * \PWM2p:PWMUDB:cmp1_less\
        );
        Output = \PWM2p:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1178, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2p:PWMUDB:runmode_enable\ * \PWM2p:PWMUDB:cmp1_less\
        );
        Output = Net_1178 (fanout=1)

    MacroCell: Name=\PWM1y:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1y:PWMUDB:control_7\
        );
        Output = \PWM1y:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM1y:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1y:PWMUDB:cmp1_less\
        );
        Output = \PWM1y:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM1y:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1y:PWMUDB:prevCompare1\ * \PWM1y:PWMUDB:cmp1_less\
        );
        Output = \PWM1y:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1180, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1y:PWMUDB:runmode_enable\ * \PWM1y:PWMUDB:cmp1_less\
        );
        Output = Net_1180 (fanout=1)

    MacroCell: Name=\PWM2y:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2y:PWMUDB:control_7\
        );
        Output = \PWM2y:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM2y:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2y:PWMUDB:cmp1_less\
        );
        Output = \PWM2y:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM2y:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2y:PWMUDB:prevCompare1\ * \PWM2y:PWMUDB:cmp1_less\
        );
        Output = \PWM2y:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1114, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2y:PWMUDB:runmode_enable\ * \PWM2y:PWMUDB:cmp1_less\
        );
        Output = Net_1114 (fanout=1)

    MacroCell: Name=\QD:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QD:Net_1251\ * !\QD:Net_1260\ * !\QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_0\
            + \QD:Net_1251\ * !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:error\ * \QD:bQuadDec:state_0\
            + \QD:Net_1251\ * !\QD:Net_1260\ * !\QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * \QD:bQuadDec:state_1\
            + \QD:Net_1251_split\
        );
        Output = \QD:Net_1251\ (fanout=6)

    MacroCell: Name=\QD:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Cnt16:CounterUDB:overflow\
        );
        Output = \QD:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QD:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Cnt16:CounterUDB:status_1\
        );
        Output = \QD:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QD:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QD:Cnt16:CounterUDB:status_1\ * 
              !\QD:Cnt16:CounterUDB:overflow\
        );
        Output = \QD:Net_1275\ (fanout=2)

    MacroCell: Name=\QD:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QD:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QD:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QD:Net_1251\ * !\QD:Net_1260\ * \QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\
            + \QD:Net_1251\ * !\QD:Net_1260\ * \QD:bQuadDec:error\ * 
              !\QD:bQuadDec:state_1\ * !\QD:bQuadDec:state_0\
            + \QD:Net_1251\ * !\QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
            + \QD:Net_1251\ * \QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * !\QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\ * !\QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\ * \QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              \QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              !\QD:bQuadDec:state_1\ * \QD:bQuadDec:state_0\
            + !\QD:bQuadDec:quad_A_filt\ * \QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
        );
        Output = \QD:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QD:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Net_1203\
        );
        Output = \QD:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QD:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QD:bQuadDec:quad_A_filt\ * \QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
            + \QD:Net_1203_split\
        );
        Output = \QD:Net_1203\ (fanout=3)

    MacroCell: Name=\QD:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QD:bQuadDec:quad_A_delayed_0\ * 
              !\QD:bQuadDec:quad_A_delayed_1\ * 
              !\QD:bQuadDec:quad_A_delayed_2\ * \QD:bQuadDec:quad_A_filt\
            + \QD:bQuadDec:quad_A_delayed_0\ * \QD:bQuadDec:quad_A_delayed_1\ * 
              \QD:bQuadDec:quad_A_delayed_2\ * !\QD:bQuadDec:quad_A_filt\
        );
        Output = \QD:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QD:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QD:bQuadDec:quad_B_delayed_0\ * 
              !\QD:bQuadDec:quad_B_delayed_1\ * 
              !\QD:bQuadDec:quad_B_delayed_2\ * \QD:bQuadDec:quad_B_filt\
            + \QD:bQuadDec:quad_B_delayed_0\ * \QD:bQuadDec:quad_B_delayed_1\ * 
              \QD:bQuadDec:quad_B_delayed_2\ * !\QD:bQuadDec:quad_B_filt\
        );
        Output = \QD:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QD:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QD:Net_1260\ * !\QD:bQuadDec:error\
            + !\QD:Net_1260\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
            + !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
        );
        Output = \QD:Net_1260\ (fanout=10)

    MacroCell: Name=\QD:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QD:Net_1260\ * !\QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\ * \QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * !\QD:bQuadDec:quad_A_filt\ * 
              \QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\ * !\QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              !\QD:bQuadDec:state_1\ * \QD:bQuadDec:state_0\
            + \QD:bQuadDec:quad_A_filt\ * \QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
        );
        Output = \QD:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QD:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              \QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:error\ * \QD:bQuadDec:state_1\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              \QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
            + \QD:bQuadDec:quad_A_filt\ * !\QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
        );
        Output = \QD:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QD:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              \QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * \QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_B_filt\ * 
              \QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
            + !\QD:bQuadDec:quad_A_filt\ * \QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
        );
        Output = \QD:bQuadDec:state_0\ (fanout=8)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM1p:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_478 ,
            cs_addr_2 => \PWM1p:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM1p:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM1p:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM1p:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM1p:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM2p:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_478 ,
            cs_addr_2 => \PWM2p:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM2p:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM2p:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM2p:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM2p:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM1y:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_478 ,
            cs_addr_2 => \PWM1y:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM1y:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM1y:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM1y:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM1y:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM2y:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_478 ,
            cs_addr_2 => \PWM2y:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM2y:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM2y:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM2y:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM2y:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\QD:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1092 ,
            cs_addr_2 => \QD:Net_1251\ ,
            cs_addr_1 => \QD:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QD:Cnt16:CounterUDB:reload\ ,
            chain_out => \QD:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QD:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1092 ,
            cs_addr_2 => \QD:Net_1251\ ,
            cs_addr_1 => \QD:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QD:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QD:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QD:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QD:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QD:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QD:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QD:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\SR:sts:sts_reg\
        PORT MAP (
            status_0 => Net_1193 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\SR2:sts:sts_reg\
        PORT MAP (
            status_0 => Net_1075 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\SR3:sts:sts_reg\
        PORT MAP (
            status_0 => Net_1079 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM1p:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_478 ,
            status_3 => \PWM1p:PWMUDB:status_3\ ,
            status_2 => \PWM1p:PWMUDB:status_2\ ,
            status_0 => \PWM1p:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM2p:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_478 ,
            status_3 => \PWM2p:PWMUDB:status_3\ ,
            status_2 => \PWM2p:PWMUDB:status_2\ ,
            status_0 => \PWM2p:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM1y:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_478 ,
            status_3 => \PWM1y:PWMUDB:status_3\ ,
            status_2 => \PWM1y:PWMUDB:status_2\ ,
            status_0 => \PWM1y:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM2y:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_478 ,
            status_3 => \PWM2y:PWMUDB:status_3\ ,
            status_2 => \PWM2y:PWMUDB:status_2\ ,
            status_0 => \PWM2y:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QD:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QD:Net_1260\ ,
            clock => Net_1092 ,
            status_6 => \QD:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QD:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QD:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QD:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QD:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QD:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QD:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_1092 ,
            status_3 => \QD:bQuadDec:error\ ,
            status_2 => \QD:Net_1260\ ,
            status_1 => \QD:Net_611\ ,
            status_0 => \QD:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM1p:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_478 ,
            control_7 => \PWM1p:PWMUDB:control_7\ ,
            control_6 => \PWM1p:PWMUDB:control_6\ ,
            control_5 => \PWM1p:PWMUDB:control_5\ ,
            control_4 => \PWM1p:PWMUDB:control_4\ ,
            control_3 => \PWM1p:PWMUDB:control_3\ ,
            control_2 => \PWM1p:PWMUDB:control_2\ ,
            control_1 => \PWM1p:PWMUDB:control_1\ ,
            control_0 => \PWM1p:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM2p:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_478 ,
            control_7 => \PWM2p:PWMUDB:control_7\ ,
            control_6 => \PWM2p:PWMUDB:control_6\ ,
            control_5 => \PWM2p:PWMUDB:control_5\ ,
            control_4 => \PWM2p:PWMUDB:control_4\ ,
            control_3 => \PWM2p:PWMUDB:control_3\ ,
            control_2 => \PWM2p:PWMUDB:control_2\ ,
            control_1 => \PWM2p:PWMUDB:control_1\ ,
            control_0 => \PWM2p:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM1y:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_478 ,
            control_7 => \PWM1y:PWMUDB:control_7\ ,
            control_6 => \PWM1y:PWMUDB:control_6\ ,
            control_5 => \PWM1y:PWMUDB:control_5\ ,
            control_4 => \PWM1y:PWMUDB:control_4\ ,
            control_3 => \PWM1y:PWMUDB:control_3\ ,
            control_2 => \PWM1y:PWMUDB:control_2\ ,
            control_1 => \PWM1y:PWMUDB:control_1\ ,
            control_0 => \PWM1y:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM2y:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_478 ,
            control_7 => \PWM2y:PWMUDB:control_7\ ,
            control_6 => \PWM2y:PWMUDB:control_6\ ,
            control_5 => \PWM2y:PWMUDB:control_5\ ,
            control_4 => \PWM2y:PWMUDB:control_4\ ,
            control_3 => \PWM2y:PWMUDB:control_3\ ,
            control_2 => \PWM2y:PWMUDB:control_2\ ,
            control_1 => \PWM2y:PWMUDB:control_1\ ,
            control_0 => \PWM2y:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QD:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1092 ,
            control_7 => \QD:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QD:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QD:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QD:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QD:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QD:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QD:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QD:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_1085 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   10 :   22 :   32 : 31.25 %
IO                            :   21 :   51 :   72 : 29.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   51 :  141 :  192 : 26.56 %
  Unique P-terms              :   77 :  307 :  384 : 20.05 %
  Total P-terms               :   83 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    Status Registers          :    3 :      :      :        
    StatusI Registers         :    6 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    5 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.546ms
Tech Mapping phase: Elapsed time ==> 0s.750ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig_1:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Pin_1(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : Pin_2(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : Pin_3(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Pin_4(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_5(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Pin_6(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Pin_7(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_8(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Pin_1(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : Pin_2(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : Pin_3(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Pin_4(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_5(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Pin_6(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Pin_7(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_8(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
USB[0]@[FFB(USB,0)] : \USBUART:USB\

Analog Placement phase: Elapsed time ==> 0s.066ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_DelSig_1:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_1:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig_1:Net_35\ {
  }
  Net: Net_1082 {
    dsm_0_vplus
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_p0_0
    p0_0
  }
  Net: \ADC_DelSig_1:Net_249\ {
  }
  Net: \ADC_DelSig_1:Net_257\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_34\ {
  }
  Net: AmuxNet::\ADC_DelSig_1:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_1082
  agl4_x_dsm_0_vplus                               -> Net_1082
  agl4                                             -> Net_1082
  agl4_x_p0_0                                      -> Net_1082
  p0_0                                             -> Net_1082
  dsm_0_vminus                                     -> \ADC_DelSig_1:Net_20\
  common_vssa                                      -> \ADC_DelSig_1:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig_1:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig_1:AMux\
}
Mux Info {
  Mux: \ADC_DelSig_1:AMux\ {
     Mouth: \ADC_DelSig_1:Net_20\
     Guts:  AmuxNet::\ADC_DelSig_1:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_1:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_1:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.796ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   19 :   29 :   48 :  39.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.11
                   Pterms :            4.37
               Macrocells :            2.68
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.170ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       9.60 :       5.10
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1078, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1180 * !Net_1079
            + Net_1114 * Net_1079
        );
        Output = Net_1078 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1114, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2y:PWMUDB:runmode_enable\ * \PWM2y:PWMUDB:cmp1_less\
        );
        Output = Net_1114 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM2y:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2y:PWMUDB:runmode_enable\ * \PWM2y:PWMUDB:tc_i\
        );
        Output = \PWM2y:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM2y:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2y:PWMUDB:prevCompare1\ * \PWM2y:PWMUDB:cmp1_less\
        );
        Output = \PWM2y:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1180, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1y:PWMUDB:runmode_enable\ * \PWM1y:PWMUDB:cmp1_less\
        );
        Output = Net_1180 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM1y:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1y:PWMUDB:control_7\
        );
        Output = \PWM1y:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM2y:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_478 ,
        cs_addr_2 => \PWM2y:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM2y:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM2y:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM2y:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM2y:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM2y:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_478 ,
        status_3 => \PWM2y:PWMUDB:status_3\ ,
        status_2 => \PWM2y:PWMUDB:status_2\ ,
        status_0 => \PWM2y:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM1y:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_478 ,
        control_7 => \PWM1y:PWMUDB:control_7\ ,
        control_6 => \PWM1y:PWMUDB:control_6\ ,
        control_5 => \PWM1y:PWMUDB:control_5\ ,
        control_4 => \PWM1y:PWMUDB:control_4\ ,
        control_3 => \PWM1y:PWMUDB:control_3\ ,
        control_2 => \PWM1y:PWMUDB:control_2\ ,
        control_1 => \PWM1y:PWMUDB:control_1\ ,
        control_0 => \PWM1y:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QD:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QD:bQuadDec:quad_B_delayed_0\ * 
              !\QD:bQuadDec:quad_B_delayed_1\ * 
              !\QD:bQuadDec:quad_B_delayed_2\ * \QD:bQuadDec:quad_B_filt\
            + \QD:bQuadDec:quad_B_delayed_0\ * \QD:bQuadDec:quad_B_delayed_1\ * 
              \QD:bQuadDec:quad_B_delayed_2\ * !\QD:bQuadDec:quad_B_filt\
        );
        Output = \QD:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1073, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1110 * !Net_1075
            + Net_1178 * Net_1075
        );
        Output = Net_1073 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1110, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1p:PWMUDB:runmode_enable\ * \PWM1p:PWMUDB:cmp1_less\
        );
        Output = Net_1110 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1178, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2p:PWMUDB:runmode_enable\ * \PWM2p:PWMUDB:cmp1_less\
        );
        Output = Net_1178 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\SR3:sts:sts_reg\
    PORT MAP (
        status_0 => Net_1079 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM2p:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2p:PWMUDB:cmp1_less\
        );
        Output = \PWM2p:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM2p:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2p:PWMUDB:control_7\
        );
        Output = \PWM2p:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM2p:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2p:PWMUDB:runmode_enable\ * \PWM2p:PWMUDB:tc_i\
        );
        Output = \PWM2p:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM2p:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2p:PWMUDB:prevCompare1\ * \PWM2p:PWMUDB:cmp1_less\
        );
        Output = \PWM2p:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM2y:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2y:PWMUDB:cmp1_less\
        );
        Output = \PWM2y:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM2p:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_478 ,
        cs_addr_2 => \PWM2p:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM2p:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM2p:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM2p:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM2p:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM2p:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_478 ,
        status_3 => \PWM2p:PWMUDB:status_3\ ,
        status_2 => \PWM2p:PWMUDB:status_2\ ,
        status_0 => \PWM2p:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM2p:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_478 ,
        control_7 => \PWM2p:PWMUDB:control_7\ ,
        control_6 => \PWM2p:PWMUDB:control_6\ ,
        control_5 => \PWM2p:PWMUDB:control_5\ ,
        control_4 => \PWM2p:PWMUDB:control_4\ ,
        control_3 => \PWM2p:PWMUDB:control_3\ ,
        control_2 => \PWM2p:PWMUDB:control_2\ ,
        control_1 => \PWM2p:PWMUDB:control_1\ ,
        control_0 => \PWM2p:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QD:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QD:Net_1251\ * !\QD:Net_1260\ * \QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\
            + \QD:Net_1251\ * !\QD:Net_1260\ * \QD:bQuadDec:error\ * 
              !\QD:bQuadDec:state_1\ * !\QD:bQuadDec:state_0\
            + \QD:Net_1251\ * !\QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
            + \QD:Net_1251\ * \QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * !\QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\ * !\QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\ * \QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              \QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              !\QD:bQuadDec:state_1\ * \QD:bQuadDec:state_0\
            + !\QD:bQuadDec:quad_A_filt\ * \QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
        );
        Output = \QD:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QD:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1092 ,
        cs_addr_2 => \QD:Net_1251\ ,
        cs_addr_1 => \QD:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QD:Cnt16:CounterUDB:reload\ ,
        chain_out => \QD:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\

statuscell: Name =\SR:sts:sts_reg\
    PORT MAP (
        status_0 => Net_1193 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QD:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              \QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * \QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_B_filt\ * 
              \QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
            + !\QD:bQuadDec:quad_A_filt\ * \QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
        );
        Output = \QD:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QD:Net_1251\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QD:Net_1251\ * !\QD:Net_1260\ * !\QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_0\
            + \QD:Net_1251\ * !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:error\ * \QD:bQuadDec:state_0\
            + \QD:Net_1251\ * !\QD:Net_1260\ * !\QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * \QD:bQuadDec:state_1\
            + \QD:Net_1251_split\
        );
        Output = \QD:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QD:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              \QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:error\ * \QD:bQuadDec:state_1\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              \QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
            + \QD:bQuadDec:quad_A_filt\ * !\QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
        );
        Output = \QD:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QD:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_1092 ,
        status_3 => \QD:bQuadDec:error\ ,
        status_2 => \QD:Net_1260\ ,
        status_1 => \QD:Net_611\ ,
        status_0 => \QD:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM1y:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1y:PWMUDB:prevCompare1\ * \PWM1y:PWMUDB:cmp1_less\
        );
        Output = \PWM1y:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM1p:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1p:PWMUDB:cmp1_less\
        );
        Output = \PWM1p:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM1y:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1y:PWMUDB:runmode_enable\ * \PWM1y:PWMUDB:tc_i\
        );
        Output = \PWM1y:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM1y:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1y:PWMUDB:cmp1_less\
        );
        Output = \PWM1y:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM2y:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2y:PWMUDB:control_7\
        );
        Output = \PWM2y:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM1y:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_478 ,
        cs_addr_2 => \PWM1y:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM1y:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM1y:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM1y:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM1y:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM1y:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_478 ,
        status_3 => \PWM1y:PWMUDB:status_3\ ,
        status_2 => \PWM1y:PWMUDB:status_2\ ,
        status_0 => \PWM1y:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM2y:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_478 ,
        control_7 => \PWM2y:PWMUDB:control_7\ ,
        control_6 => \PWM2y:PWMUDB:control_6\ ,
        control_5 => \PWM2y:PWMUDB:control_5\ ,
        control_4 => \PWM2y:PWMUDB:control_4\ ,
        control_3 => \PWM2y:PWMUDB:control_3\ ,
        control_2 => \PWM2y:PWMUDB:control_2\ ,
        control_1 => \PWM2y:PWMUDB:control_1\ ,
        control_0 => \PWM2y:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM1p:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1p:PWMUDB:control_7\
        );
        Output = \PWM1p:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM1p:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1p:PWMUDB:runmode_enable\ * \PWM1p:PWMUDB:tc_i\
        );
        Output = \PWM1p:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM1p:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1p:PWMUDB:prevCompare1\ * \PWM1p:PWMUDB:cmp1_less\
        );
        Output = \PWM1p:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QD:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QD:Net_1260\ * !\QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\ * \QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * !\QD:bQuadDec:quad_A_filt\ * 
              \QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\ * !\QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              !\QD:bQuadDec:state_1\ * \QD:bQuadDec:state_0\
            + \QD:bQuadDec:quad_A_filt\ * \QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
        );
        Output = \QD:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QD:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:bQuadDec:quad_B_delayed_1\
        );
        Output = \QD:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QD:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:bQuadDec:quad_B_delayed_0\
        );
        Output = \QD:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QD:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:bQuadDec:quad_A_delayed_0\
        );
        Output = \QD:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM1p:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_478 ,
        cs_addr_2 => \PWM1p:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM1p:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM1p:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM1p:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM1p:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM1p:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_478 ,
        status_3 => \PWM1p:PWMUDB:status_3\ ,
        status_2 => \PWM1p:PWMUDB:status_2\ ,
        status_0 => \PWM1p:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QD:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QD:Net_1260\ * \QD:Net_1203\ * \QD:bQuadDec:error\ * 
              !\QD:bQuadDec:state_1\ * !\QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * !\QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              !\QD:bQuadDec:state_1\ * \QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * !\QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\ * !\QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * !\QD:bQuadDec:quad_A_filt\ * 
              \QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\ * \QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              !\QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\ * \QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              \QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              !\QD:bQuadDec:state_1\ * \QD:bQuadDec:state_0\
            + !\QD:Net_1260\ * \QD:bQuadDec:quad_A_filt\ * 
              \QD:bQuadDec:quad_B_filt\ * !\QD:bQuadDec:error\ * 
              \QD:bQuadDec:state_1\ * !\QD:bQuadDec:state_0\
            + \QD:bQuadDec:quad_A_filt\ * !\QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
        );
        Output = \QD:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QD:Net_1203\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QD:bQuadDec:quad_A_filt\ * \QD:bQuadDec:quad_B_filt\ * 
              !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
            + \QD:Net_1203_split\
        );
        Output = \QD:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QD:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QD:bQuadDec:quad_A_delayed_0\ * 
              !\QD:bQuadDec:quad_A_delayed_1\ * 
              !\QD:bQuadDec:quad_A_delayed_2\ * \QD:bQuadDec:quad_A_filt\
            + \QD:bQuadDec:quad_A_delayed_0\ * \QD:bQuadDec:quad_A_delayed_1\ * 
              \QD:bQuadDec:quad_A_delayed_2\ * !\QD:bQuadDec:quad_A_filt\
        );
        Output = \QD:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QD:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1090
        );
        Output = \QD:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QD:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:bQuadDec:quad_A_delayed_1\
        );
        Output = \QD:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\SR2:sts:sts_reg\
    PORT MAP (
        status_0 => Net_1075 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\PWM1p:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_478 ,
        control_7 => \PWM1p:PWMUDB:control_7\ ,
        control_6 => \PWM1p:PWMUDB:control_6\ ,
        control_5 => \PWM1p:PWMUDB:control_5\ ,
        control_4 => \PWM1p:PWMUDB:control_4\ ,
        control_3 => \PWM1p:PWMUDB:control_3\ ,
        control_2 => \PWM1p:PWMUDB:control_2\ ,
        control_1 => \PWM1p:PWMUDB:control_1\ ,
        control_0 => \PWM1p:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QD:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QD:Net_1260\ * !\QD:Cnt16:CounterUDB:status_1\ * 
              !\QD:Cnt16:CounterUDB:overflow\
        );
        Output = \QD:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QD:Net_1260\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QD:Net_1260\ * !\QD:bQuadDec:error\
            + !\QD:Net_1260\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
            + !\QD:bQuadDec:error\ * !\QD:bQuadDec:state_1\ * 
              !\QD:bQuadDec:state_0\
        );
        Output = \QD:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QD:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Cnt16:CounterUDB:control_7\ * 
              !\QD:Cnt16:CounterUDB:count_stored_i\ * \QD:Net_1203\
        );
        Output = \QD:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QD:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QD:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QD:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QD:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QD:Net_611\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Net_1275\ * !\QD:Net_1251\ * 
              !\QD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QD:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QD:Net_1275\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QD:Cnt16:CounterUDB:status_1\ * 
              !\QD:Cnt16:CounterUDB:overflow\
        );
        Output = \QD:Net_1275\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\QD:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1092 ,
        cs_addr_2 => \QD:Net_1251\ ,
        cs_addr_1 => \QD:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QD:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QD:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QD:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QD:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QD:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QD:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QD:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\

controlcell: Name =\QD:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1092 ,
        control_7 => \QD:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QD:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QD:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QD:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QD:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QD:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QD:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QD:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QD:Net_530\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Net_1275\ * \QD:Net_1251\ * 
              !\QD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QD:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QD:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Cnt16:CounterUDB:status_1\ * 
              !\QD:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QD:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QD:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Cnt16:CounterUDB:overflow\ * 
              !\QD:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QD:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QD:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1089
        );
        Output = \QD:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QD:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Cnt16:CounterUDB:status_1\
        );
        Output = \QD:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QD:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Net_1203\
        );
        Output = \QD:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QD:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1092) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QD:Cnt16:CounterUDB:overflow\
        );
        Output = \QD:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\QD:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QD:Net_1260\ ,
        clock => Net_1092 ,
        status_6 => \QD:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QD:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QD:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QD:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QD:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QD:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_1085 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_5(0)__PA ,
        analog_term => Net_1082 ,
        pad => Pin_5(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        fb => Net_1075 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_8(0)__PA ,
        fb => Net_1193 ,
        pad => Pin_8(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(2,0)"
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_6(0)__PA ,
        fb => Net_1089 ,
        pad => Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7(0)__PA ,
        fb => Net_1090 ,
        pad => Pin_7(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        pin_input => Net_1078 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        pin_input => Net_1073 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        fb => Net_1079 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(15,6)"
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(15,7)"
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => \ADC_DelSig_1:Net_93\ ,
            dclk_0 => \ADC_DelSig_1:Net_93_local\ ,
            dclk_glb_1 => Net_1155 ,
            dclk_1 => Net_1155_local ,
            dclk_glb_2 => Net_1194 ,
            dclk_2 => Net_1194_local ,
            dclk_glb_3 => Net_1092 ,
            dclk_3 => Net_1092_local ,
            dclk_glb_4 => Net_478 ,
            dclk_4 => Net_478_local ,
            aclk_glb_1 => \ADC_DelSig_1:Net_488\ ,
            aclk_1 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_1 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_1 => \ADC_DelSig_1:Net_488_adig_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_1082 ,
            vminus => \ADC_DelSig_1:Net_20\ ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_249\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_257\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_34\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_1085 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_67 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_DelSig_1:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig_1:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_1:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_1:Net_35\ ,
            muxin_0 => \ADC_DelSig_1:Net_244\ ,
            vout => \ADC_DelSig_1:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+---------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |         Pin_5(0) | Analog(Net_1082)
-----+-----+-------+-----------+------------------+------------------+---------------------------
   1 |   6 |     * |      NONE |    RES_PULL_DOWN |         Pin_1(0) | FB(Net_1075)
     |   7 |     * |      NONE |    RES_PULL_DOWN |         Pin_8(0) | FB(Net_1193)
-----+-----+-------+-----------+------------------+------------------+---------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+---------------------------
   4 |   1 |     * |      NONE |     HI_Z_DIGITAL |         Pin_6(0) | FB(Net_1089)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |         Pin_7(0) | FB(Net_1090)
-----+-----+-------+-----------+------------------+------------------+---------------------------
   5 |   1 |     * |      NONE |         CMOS_OUT |         Pin_4(0) | In(Net_1078)
     |   3 |     * |      NONE |         CMOS_OUT |         Pin_3(0) | In(Net_1073)
     |   7 |     * |      NONE |    RES_PULL_DOWN |         Pin_2(0) | FB(Net_1079)
-----+-----+-------+-----------+------------------+------------------+---------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG |  \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |  \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
-------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.190ms
Digital Placement phase: Elapsed time ==> 4s.051ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "USBFS_UART02_r.vh2" --pcf-path "USBFS_UART02.pco" --des-name "USBFS_UART02" --dsf-path "USBFS_UART02.dsf" --sdc-path "USBFS_UART02.sdc" --lib-path "USBFS_UART02_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.883ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.540ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.100ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in USBFS_UART02_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.396ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.520ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 13s.261ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 13s.261ms
API generation phase: Elapsed time ==> 6s.024ms
Dependency generation phase: Elapsed time ==> 0s.050ms
Cleanup phase: Elapsed time ==> 0s.000ms
