<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::SUnit Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classllvm_1_1SUnit-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::SUnit Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Scheduling unit. This is a node in the scheduling DAG.  
 <a href="classllvm_1_1SUnit.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="ScheduleDAG_8h_source.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for llvm::SUnit:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1SUnit__coll__graph.svg" width="2812" height="1410"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a735fa1e85ee5c8bf992e3e4d27e3d4fe"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDep.html">SDep</a> &gt;::iterator&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a735fa1e85ee5c8bf992e3e4d27e3d4fe">pred_iterator</a></td></tr>
<tr class="separator:a735fa1e85ee5c8bf992e3e4d27e3d4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae97304820cc2fa8743419e91fe326834"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDep.html">SDep</a> &gt;::iterator&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#ae97304820cc2fa8743419e91fe326834">succ_iterator</a></td></tr>
<tr class="separator:ae97304820cc2fa8743419e91fe326834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b60ed5d8a25d285a41b00544b4047c"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDep.html">SDep</a> &gt;::<a class="el" href="classSymbolMapType_1_1const__iterator.html">const_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">const_pred_iterator</a></td></tr>
<tr class="separator:a52b60ed5d8a25d285a41b00544b4047c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac314ec22050f2240611f9150e5bf25"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDep.html">SDep</a> &gt;::<a class="el" href="classSymbolMapType_1_1const__iterator.html">const_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a2ac314ec22050f2240611f9150e5bf25">const_succ_iterator</a></td></tr>
<tr class="separator:a2ac314ec22050f2240611f9150e5bf25"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab6f654823b1290408013a587551746aa"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#ab6f654823b1290408013a587551746aa">SUnit</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *node, <a class="el" href="classunsigned.html">unsigned</a> nodenum)</td></tr>
<tr class="memdesc:ab6f654823b1290408013a587551746aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> for pre-regalloc scheduling to represent an <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG. ">SDNode</a> and any nodes flagged to it.  <a href="#ab6f654823b1290408013a587551746aa">More...</a><br /></td></tr>
<tr class="separator:ab6f654823b1290408013a587551746aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a516a65564958ed71cc1e66256604ae44"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a516a65564958ed71cc1e66256604ae44">SUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *instr, <a class="el" href="classunsigned.html">unsigned</a> nodenum)</td></tr>
<tr class="memdesc:a516a65564958ed71cc1e66256604ae44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> for post-regalloc scheduling to represent a <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a>.  <a href="#a516a65564958ed71cc1e66256604ae44">More...</a><br /></td></tr>
<tr class="separator:a516a65564958ed71cc1e66256604ae44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaadb44f4bcc6e1726089e9862f566c6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#adaadb44f4bcc6e1726089e9862f566c6">SUnit</a> ()</td></tr>
<tr class="memdesc:adaadb44f4bcc6e1726089e9862f566c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs a placeholder <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>.  <a href="#adaadb44f4bcc6e1726089e9862f566c6">More...</a><br /></td></tr>
<tr class="separator:adaadb44f4bcc6e1726089e9862f566c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7406c398c67e53ee3937bf2b6df1c64e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a7406c398c67e53ee3937bf2b6df1c64e">isBoundaryNode</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7406c398c67e53ee3937bf2b6df1c64e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Boundary nodes are placeholders for the boundary of the scheduling region.  <a href="#a7406c398c67e53ee3937bf2b6df1c64e">More...</a><br /></td></tr>
<tr class="separator:a7406c398c67e53ee3937bf2b6df1c64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e76b6a72bd49c97aaf9fe170fb829bd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a1e76b6a72bd49c97aaf9fe170fb829bd">setNode</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a1e76b6a72bd49c97aaf9fe170fb829bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns the representative <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG. ">SDNode</a> for this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>.  <a href="#a1e76b6a72bd49c97aaf9fe170fb829bd">More...</a><br /></td></tr>
<tr class="separator:a1e76b6a72bd49c97aaf9fe170fb829bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a057b0ff5a7b8726e2ae8a44e038dd208"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a057b0ff5a7b8726e2ae8a44e038dd208">getNode</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a057b0ff5a7b8726e2ae8a44e038dd208"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the representative <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG. ">SDNode</a> for this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>.  <a href="#a057b0ff5a7b8726e2ae8a44e038dd208">More...</a><br /></td></tr>
<tr class="separator:a057b0ff5a7b8726e2ae8a44e038dd208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a274909b1f31ad2d3d3379de55467d377"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a274909b1f31ad2d3d3379de55467d377">isInstr</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a274909b1f31ad2d3d3379de55467d377"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> refers to a machine instruction as opposed to an <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG. ">SDNode</a>.  <a href="#a274909b1f31ad2d3d3379de55467d377">More...</a><br /></td></tr>
<tr class="separator:a274909b1f31ad2d3d3379de55467d377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a869f04a623443a4cf2d2857f9cd085"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a5a869f04a623443a4cf2d2857f9cd085">setInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a5a869f04a623443a4cf2d2857f9cd085"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns the instruction for the <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>.  <a href="#a5a869f04a623443a4cf2d2857f9cd085">More...</a><br /></td></tr>
<tr class="separator:a5a869f04a623443a4cf2d2857f9cd085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0727ce4ffb9b167e7ad283259d82b10c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0727ce4ffb9b167e7ad283259d82b10c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the representative <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a> for this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>.  <a href="#a0727ce4ffb9b167e7ad283259d82b10c">More...</a><br /></td></tr>
<tr class="separator:a0727ce4ffb9b167e7ad283259d82b10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af92bf49ed4846e026e68c380d74d7b15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>, <a class="el" href="classbool.html">bool</a> Required=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="memdesc:af92bf49ed4846e026e68c380d74d7b15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds the specified edge as a pred of the current node if not already.  <a href="#af92bf49ed4846e026e68c380d74d7b15">More...</a><br /></td></tr>
<tr class="separator:af92bf49ed4846e026e68c380d74d7b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a10e6734329db955a53b95fcc193cd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a1a10e6734329db955a53b95fcc193cd3">addPredBarrier</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:a1a10e6734329db955a53b95fcc193cd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a barrier edge to SU by calling <a class="el" href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15" title="Adds the specified edge as a pred of the current node if not already. ">addPred()</a>, with latency 0 generally or latency 1 for a store followed by a load.  <a href="#a1a10e6734329db955a53b95fcc193cd3">More...</a><br /></td></tr>
<tr class="separator:a1a10e6734329db955a53b95fcc193cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d3233165db1e6be5c44060cd4a95461"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a6d3233165db1e6be5c44060cd4a95461">removePred</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>)</td></tr>
<tr class="memdesc:a6d3233165db1e6be5c44060cd4a95461"><td class="mdescLeft">&#160;</td><td class="mdescRight">Removes the specified edge as a pred of the current node if it exists.  <a href="#a6d3233165db1e6be5c44060cd4a95461">More...</a><br /></td></tr>
<tr class="separator:a6d3233165db1e6be5c44060cd4a95461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8926b25df7254ba2730fa5d7ec139862"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8926b25df7254ba2730fa5d7ec139862"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the depth of this node, which is the length of the maximum path up to any node which has no predecessors.  <a href="#a8926b25df7254ba2730fa5d7ec139862">More...</a><br /></td></tr>
<tr class="separator:a8926b25df7254ba2730fa5d7ec139862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a582da862b28b876ef2235781392cffa6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a582da862b28b876ef2235781392cffa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the height of this node, which is the length of the maximum path down to any node which has no successors.  <a href="#a582da862b28b876ef2235781392cffa6">More...</a><br /></td></tr>
<tr class="separator:a582da862b28b876ef2235781392cffa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14dce27a63c0eb062c23c0ba436249c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#af14dce27a63c0eb062c23c0ba436249c">setDepthToAtLeast</a> (<a class="el" href="classunsigned.html">unsigned</a> NewDepth)</td></tr>
<tr class="memdesc:af14dce27a63c0eb062c23c0ba436249c"><td class="mdescLeft">&#160;</td><td class="mdescRight">If NewDepth is greater than this node's depth value, sets it to be the new depth value.  <a href="#af14dce27a63c0eb062c23c0ba436249c">More...</a><br /></td></tr>
<tr class="separator:af14dce27a63c0eb062c23c0ba436249c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e90fb55a364cbeedab55c95824668bd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a0e90fb55a364cbeedab55c95824668bd">setHeightToAtLeast</a> (<a class="el" href="classunsigned.html">unsigned</a> NewHeight)</td></tr>
<tr class="memdesc:a0e90fb55a364cbeedab55c95824668bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">If NewHeight is greater than this node's height value, set it to be the new height value.  <a href="#a0e90fb55a364cbeedab55c95824668bd">More...</a><br /></td></tr>
<tr class="separator:a0e90fb55a364cbeedab55c95824668bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb1364902bd813841491d91970ce02b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#addb1364902bd813841491d91970ce02b">setDepthDirty</a> ()</td></tr>
<tr class="memdesc:addb1364902bd813841491d91970ce02b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets a flag in this node to indicate that its stored Depth value will require recomputation the next time <a class="el" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862" title="Returns the depth of this node, which is the length of the maximum path up to any node which has no p...">getDepth()</a> is called.  <a href="#addb1364902bd813841491d91970ce02b">More...</a><br /></td></tr>
<tr class="separator:addb1364902bd813841491d91970ce02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ba3791568e29a8d9214ec7dad855a56"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a5ba3791568e29a8d9214ec7dad855a56">setHeightDirty</a> ()</td></tr>
<tr class="memdesc:a5ba3791568e29a8d9214ec7dad855a56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets a flag in this node to indicate that its stored Height value will require recomputation the next time <a class="el" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6" title="Returns the height of this node, which is the length of the maximum path down to any node which has n...">getHeight()</a> is called.  <a href="#a5ba3791568e29a8d9214ec7dad855a56">More...</a><br /></td></tr>
<tr class="separator:a5ba3791568e29a8d9214ec7dad855a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe37a9ed7e3ddc88a91b16aa3f83d14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a6fe37a9ed7e3ddc88a91b16aa3f83d14">isPred</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6fe37a9ed7e3ddc88a91b16aa3f83d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tests if node N is a predecessor of this node.  <a href="#a6fe37a9ed7e3ddc88a91b16aa3f83d14">More...</a><br /></td></tr>
<tr class="separator:a6fe37a9ed7e3ddc88a91b16aa3f83d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e96694f0d2eef93a9653beba7d12dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a65e96694f0d2eef93a9653beba7d12dc">isSucc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a65e96694f0d2eef93a9653beba7d12dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tests if node N is a successor of this node.  <a href="#a65e96694f0d2eef93a9653beba7d12dc">More...</a><br /></td></tr>
<tr class="separator:a65e96694f0d2eef93a9653beba7d12dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0b8da4dfde85d4ddc32359ca52dc493"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#ae0b8da4dfde85d4ddc32359ca52dc493">isTopReady</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae0b8da4dfde85d4ddc32359ca52dc493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac198a5fb130b4c09836ba20e01b4290d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#ac198a5fb130b4c09836ba20e01b4290d">isBottomReady</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac198a5fb130b4c09836ba20e01b4290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa947b755365817fa095e581752a8ae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a4aa947b755365817fa095e581752a8ae">biasCriticalPath</a> ()</td></tr>
<tr class="memdesc:a4aa947b755365817fa095e581752a8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Orders this node's predecessor edges such that the critical path edge occurs first.  <a href="#a4aa947b755365817fa095e581752a8ae">More...</a><br /></td></tr>
<tr class="separator:a4aa947b755365817fa095e581752a8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2e2064b4bde0d5487ddc0d0982f5b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#aab2e2064b4bde0d5487ddc0d0982f5b9">dumpAttributes</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aab2e2064b4bde0d5487ddc0d0982f5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:af46433c376061aaf79670805e7843be0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#af46433c376061aaf79670805e7843be0">OrigNode</a> = nullptr</td></tr>
<tr class="memdesc:af46433c376061aaf79670805e7843be0"><td class="mdescLeft">&#160;</td><td class="mdescRight">If not this, the node from which this node was cloned.  <a href="#af46433c376061aaf79670805e7843be0">More...</a><br /></td></tr>
<tr class="separator:af46433c376061aaf79670805e7843be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b2c6049e5141829267f4f9193b475d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a2b2c6049e5141829267f4f9193b475d4">SchedClass</a></td></tr>
<tr class="memdesc:a2b2c6049e5141829267f4f9193b475d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">nullptr or resolved SchedClass.  <a href="#a2b2c6049e5141829267f4f9193b475d4">More...</a><br /></td></tr>
<tr class="separator:a2b2c6049e5141829267f4f9193b475d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2b43854b542de66eec6475adc48f56c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1SDep.html">SDep</a>, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a></td></tr>
<tr class="memdesc:ae2b43854b542de66eec6475adc48f56c"><td class="mdescLeft">&#160;</td><td class="mdescRight">All sunit predecessors.  <a href="#ae2b43854b542de66eec6475adc48f56c">More...</a><br /></td></tr>
<tr class="separator:ae2b43854b542de66eec6475adc48f56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab4a86c51e6b126c9c6ef58dbb574431"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1SDep.html">SDep</a>, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a></td></tr>
<tr class="memdesc:aab4a86c51e6b126c9c6ef58dbb574431"><td class="mdescLeft">&#160;</td><td class="mdescRight">All sunit successors.  <a href="#aab4a86c51e6b126c9c6ef58dbb574431">More...</a><br /></td></tr>
<tr class="separator:aab4a86c51e6b126c9c6ef58dbb574431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f708b119627541f144d703a1d183202"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> = BoundaryID</td></tr>
<tr class="memdesc:a3f708b119627541f144d703a1d183202"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structllvm_1_1Entry.html">Entry</a> # of node in the node vector.  <a href="#a3f708b119627541f144d703a1d183202">More...</a><br /></td></tr>
<tr class="separator:a3f708b119627541f144d703a1d183202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a3c0b6567d1e8cf9ac8492e6e5f62f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> = 0</td></tr>
<tr class="memdesc:a26a3c0b6567d1e8cf9ac8492e6e5f62f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue id of node.  <a href="#a26a3c0b6567d1e8cf9ac8492e6e5f62f">More...</a><br /></td></tr>
<tr class="separator:a26a3c0b6567d1e8cf9ac8492e6e5f62f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25329a072c76c185b8c5ff530c632762"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a25329a072c76c185b8c5ff530c632762">NumPreds</a> = 0</td></tr>
<tr class="memdesc:a25329a072c76c185b8c5ff530c632762"><td class="mdescLeft">&#160;</td><td class="mdescRight"><h1>of <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26" title="Regular data dependence (aka true-dependence). ">SDep::Data</a> preds.</h1>
 <a href="#a25329a072c76c185b8c5ff530c632762">More...</a><br /></td></tr>
<tr class="separator:a25329a072c76c185b8c5ff530c632762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a6c1a29019b8f3fd988359ec5dd3d2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">NumSuccs</a> = 0</td></tr>
<tr class="memdesc:a1a6c1a29019b8f3fd988359ec5dd3d2f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><h1>of <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26" title="Regular data dependence (aka true-dependence). ">SDep::Data</a> sucss.</h1>
 <a href="#a1a6c1a29019b8f3fd988359ec5dd3d2f">More...</a><br /></td></tr>
<tr class="separator:a1a6c1a29019b8f3fd988359ec5dd3d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f78042fbba3ea4cd1004353daa46aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">NumPredsLeft</a> = 0</td></tr>
<tr class="memdesc:a94f78042fbba3ea4cd1004353daa46aa"><td class="mdescLeft">&#160;</td><td class="mdescRight"><h1>of preds not scheduled.</h1>
 <a href="#a94f78042fbba3ea4cd1004353daa46aa">More...</a><br /></td></tr>
<tr class="separator:a94f78042fbba3ea4cd1004353daa46aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c2dfbd170941dd4d20ee9b60c9d49d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">NumSuccsLeft</a> = 0</td></tr>
<tr class="memdesc:a40c2dfbd170941dd4d20ee9b60c9d49d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><h1>of succs not scheduled.</h1>
 <a href="#a40c2dfbd170941dd4d20ee9b60c9d49d">More...</a><br /></td></tr>
<tr class="separator:a40c2dfbd170941dd4d20ee9b60c9d49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e02660290b9557b547b57870133467"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#ab9e02660290b9557b547b57870133467">WeakPredsLeft</a> = 0</td></tr>
<tr class="memdesc:ab9e02660290b9557b547b57870133467"><td class="mdescLeft">&#160;</td><td class="mdescRight"><h1>of weak preds not scheduled.</h1>
 <a href="#ab9e02660290b9557b547b57870133467">More...</a><br /></td></tr>
<tr class="separator:ab9e02660290b9557b547b57870133467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae75d620ee809eaf50970a833f4a3ace9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#ae75d620ee809eaf50970a833f4a3ace9">WeakSuccsLeft</a> = 0</td></tr>
<tr class="memdesc:ae75d620ee809eaf50970a833f4a3ace9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><h1>of weak succs not scheduled.</h1>
 <a href="#ae75d620ee809eaf50970a833f4a3ace9">More...</a><br /></td></tr>
<tr class="separator:ae75d620ee809eaf50970a833f4a3ace9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f8123e14985c7599ffca039e80b70a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a> short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a74f8123e14985c7599ffca039e80b70a">NumRegDefsLeft</a> = 0</td></tr>
<tr class="memdesc:a74f8123e14985c7599ffca039e80b70a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><h1>of reg defs with no scheduled use.</h1>
 <a href="#a74f8123e14985c7599ffca039e80b70a">More...</a><br /></td></tr>
<tr class="separator:a74f8123e14985c7599ffca039e80b70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e0568b7bf0e9a97260c34264a549a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a> short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a> = 0</td></tr>
<tr class="memdesc:a72e0568b7bf0e9a97260c34264a549a0"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classNode.html">Node</a> latency.  <a href="#a72e0568b7bf0e9a97260c34264a549a0">More...</a><br /></td></tr>
<tr class="separator:a72e0568b7bf0e9a97260c34264a549a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11870c750d0016478df39175d3088a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#ad11870c750d0016478df39175d3088a1">isVRegCycle</a>: 1</td></tr>
<tr class="memdesc:ad11870c750d0016478df39175d3088a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">May use and def the same vreg.  <a href="#ad11870c750d0016478df39175d3088a1">More...</a><br /></td></tr>
<tr class="separator:ad11870c750d0016478df39175d3088a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be1f84d53e90c247d75f2ed63636761"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a>: 1</td></tr>
<tr class="memdesc:a0be1f84d53e90c247d75f2ed63636761"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is a function call.  <a href="#a0be1f84d53e90c247d75f2ed63636761">More...</a><br /></td></tr>
<tr class="separator:a0be1f84d53e90c247d75f2ed63636761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed9422117c4ca9e274a032428a6b8ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a4ed9422117c4ca9e274a032428a6b8ac">isCallOp</a>: 1</td></tr>
<tr class="memdesc:a4ed9422117c4ca9e274a032428a6b8ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is a function call operand.  <a href="#a4ed9422117c4ca9e274a032428a6b8ac">More...</a><br /></td></tr>
<tr class="separator:a4ed9422117c4ca9e274a032428a6b8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8cc028950511d3ae611681975c7831e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#ac8cc028950511d3ae611681975c7831e">isTwoAddress</a>: 1</td></tr>
<tr class="memdesc:ac8cc028950511d3ae611681975c7831e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is a two-address instruction.  <a href="#ac8cc028950511d3ae611681975c7831e">More...</a><br /></td></tr>
<tr class="separator:ac8cc028950511d3ae611681975c7831e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace667b502d54c947cf2f3a4c5d60f734"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#ace667b502d54c947cf2f3a4c5d60f734">isCommutable</a>: 1</td></tr>
<tr class="memdesc:ace667b502d54c947cf2f3a4c5d60f734"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is a commutable instruction.  <a href="#ace667b502d54c947cf2f3a4c5d60f734">More...</a><br /></td></tr>
<tr class="separator:ace667b502d54c947cf2f3a4c5d60f734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc4d8df3725fd70ffbaffeead756025c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#adc4d8df3725fd70ffbaffeead756025c">hasPhysRegUses</a>: 1</td></tr>
<tr class="memdesc:adc4d8df3725fd70ffbaffeead756025c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Has physreg uses.  <a href="#adc4d8df3725fd70ffbaffeead756025c">More...</a><br /></td></tr>
<tr class="separator:adc4d8df3725fd70ffbaffeead756025c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9a8b8d5225f85cecbbada4ce4406b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a9d9a8b8d5225f85cecbbada4ce4406b0">hasPhysRegDefs</a>: 1</td></tr>
<tr class="memdesc:a9d9a8b8d5225f85cecbbada4ce4406b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Has physreg defs that are being used.  <a href="#a9d9a8b8d5225f85cecbbada4ce4406b0">More...</a><br /></td></tr>
<tr class="separator:a9d9a8b8d5225f85cecbbada4ce4406b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a497fa3b21a696c8abd87e1be3e24229f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a497fa3b21a696c8abd87e1be3e24229f">hasPhysRegClobbers</a>: 1</td></tr>
<tr class="memdesc:a497fa3b21a696c8abd87e1be3e24229f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Has any physreg defs, used or not.  <a href="#a497fa3b21a696c8abd87e1be3e24229f">More...</a><br /></td></tr>
<tr class="separator:a497fa3b21a696c8abd87e1be3e24229f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f2a48b0ca074c06735b969c534349a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a87f2a48b0ca074c06735b969c534349a">isPending</a>: 1</td></tr>
<tr class="memdesc:a87f2a48b0ca074c06735b969c534349a"><td class="mdescLeft">&#160;</td><td class="mdescRight">True once pending.  <a href="#a87f2a48b0ca074c06735b969c534349a">More...</a><br /></td></tr>
<tr class="separator:a87f2a48b0ca074c06735b969c534349a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90272947a7dad8b452be533c490a5e89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a90272947a7dad8b452be533c490a5e89">isAvailable</a>: 1</td></tr>
<tr class="memdesc:a90272947a7dad8b452be533c490a5e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">True once available.  <a href="#a90272947a7dad8b452be533c490a5e89">More...</a><br /></td></tr>
<tr class="separator:a90272947a7dad8b452be533c490a5e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c201d7a769bda1cd75d8d6788123068"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>: 1</td></tr>
<tr class="memdesc:a8c201d7a769bda1cd75d8d6788123068"><td class="mdescLeft">&#160;</td><td class="mdescRight">True once scheduled.  <a href="#a8c201d7a769bda1cd75d8d6788123068">More...</a><br /></td></tr>
<tr class="separator:a8c201d7a769bda1cd75d8d6788123068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7faf5b0345dd1c2fd4b60d7f5108f3b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a7faf5b0345dd1c2fd4b60d7f5108f3b5">isScheduleHigh</a>: 1</td></tr>
<tr class="memdesc:a7faf5b0345dd1c2fd4b60d7f5108f3b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if preferable to schedule high.  <a href="#a7faf5b0345dd1c2fd4b60d7f5108f3b5">More...</a><br /></td></tr>
<tr class="separator:a7faf5b0345dd1c2fd4b60d7f5108f3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e0c4bc075b7e8974dd9dcc80609487"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a95e0c4bc075b7e8974dd9dcc80609487">isScheduleLow</a>: 1</td></tr>
<tr class="memdesc:a95e0c4bc075b7e8974dd9dcc80609487"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if preferable to schedule low.  <a href="#a95e0c4bc075b7e8974dd9dcc80609487">More...</a><br /></td></tr>
<tr class="separator:a95e0c4bc075b7e8974dd9dcc80609487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06b34dc1630e6e1ac6b9336bca455b0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a06b34dc1630e6e1ac6b9336bca455b0e">isCloned</a>: 1</td></tr>
<tr class="memdesc:a06b34dc1630e6e1ac6b9336bca455b0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if this node has been cloned.  <a href="#a06b34dc1630e6e1ac6b9336bca455b0e">More...</a><br /></td></tr>
<tr class="separator:a06b34dc1630e6e1ac6b9336bca455b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac4d36cb59a4bbf5d93513dad0ff0e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a4ac4d36cb59a4bbf5d93513dad0ff0e9">isUnbuffered</a>: 1</td></tr>
<tr class="memdesc:a4ac4d36cb59a4bbf5d93513dad0ff0e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uses an unbuffered resource.  <a href="#a4ac4d36cb59a4bbf5d93513dad0ff0e9">More...</a><br /></td></tr>
<tr class="separator:a4ac4d36cb59a4bbf5d93513dad0ff0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab76e4a602699ddc57019efaba62a92b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#ab76e4a602699ddc57019efaba62a92b6">hasReservedResource</a>: 1</td></tr>
<tr class="memdesc:ab76e4a602699ddc57019efaba62a92b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uses a reserved resource.  <a href="#ab76e4a602699ddc57019efaba62a92b6">More...</a><br /></td></tr>
<tr class="separator:ab76e4a602699ddc57019efaba62a92b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ecf23b4e7641cbd378b0a2e03e77fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#ab5ecf23b4e7641cbd378b0a2e03e77fd">SchedulingPref</a> = <a class="el" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea6c227469ec2a501a72f6b783994ddd78">Sched::None</a></td></tr>
<tr class="memdesc:ab5ecf23b4e7641cbd378b0a2e03e77fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scheduling preference.  <a href="#ab5ecf23b4e7641cbd378b0a2e03e77fd">More...</a><br /></td></tr>
<tr class="separator:ab5ecf23b4e7641cbd378b0a2e03e77fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6f92b9c5aba34d3b07f3ebe229ccff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a> = 0</td></tr>
<tr class="memdesc:a2a6f92b9c5aba34d3b07f3ebe229ccff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cycle relative to start when node is ready.  <a href="#a2a6f92b9c5aba34d3b07f3ebe229ccff">More...</a><br /></td></tr>
<tr class="separator:a2a6f92b9c5aba34d3b07f3ebe229ccff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1dfdcdc657e12c47e72d9dbe251ac85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a> = 0</td></tr>
<tr class="memdesc:aa1dfdcdc657e12c47e72d9dbe251ac85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cycle relative to end when node is ready.  <a href="#aa1dfdcdc657e12c47e72d9dbe251ac85">More...</a><br /></td></tr>
<tr class="separator:aa1dfdcdc657e12c47e72d9dbe251ac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f21db7c66af06c7473b77fd4395b92e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#a4f21db7c66af06c7473b77fd4395b92e">CopyDstRC</a></td></tr>
<tr class="memdesc:a4f21db7c66af06c7473b77fd4395b92e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is a special copy node if != nullptr.  <a href="#a4f21db7c66af06c7473b77fd4395b92e">More...</a><br /></td></tr>
<tr class="separator:a4f21db7c66af06c7473b77fd4395b92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6086d9aae5e2c749134b47be689d78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SUnit.html#abc6086d9aae5e2c749134b47be689d78">CopySrcRC</a> = nullptr</td></tr>
<tr class="separator:abc6086d9aae5e2c749134b47be689d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Scheduling unit. This is a node in the scheduling DAG. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00242">242</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a52b60ed5d8a25d285a41b00544b4047c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b60ed5d8a25d285a41b00544b4047c">&#9670;&nbsp;</a></span>const_pred_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;<a class="el" href="classllvm_1_1SDep.html">SDep</a>&gt;::<a class="el" href="classSymbolMapType_1_1const__iterator.html">const_iterator</a> <a class="el" href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">llvm::SUnit::const_pred_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00261">261</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a id="a2ac314ec22050f2240611f9150e5bf25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ac314ec22050f2240611f9150e5bf25">&#9670;&nbsp;</a></span>const_succ_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;<a class="el" href="classllvm_1_1SDep.html">SDep</a>&gt;::<a class="el" href="classSymbolMapType_1_1const__iterator.html">const_iterator</a> <a class="el" href="classllvm_1_1SUnit.html#a2ac314ec22050f2240611f9150e5bf25">llvm::SUnit::const_succ_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00262">262</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a id="a735fa1e85ee5c8bf992e3e4d27e3d4fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a735fa1e85ee5c8bf992e3e4d27e3d4fe">&#9670;&nbsp;</a></span>pred_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;<a class="el" href="classllvm_1_1SDep.html">SDep</a>&gt;::iterator <a class="el" href="classllvm_1_1SUnit.html#a735fa1e85ee5c8bf992e3e4d27e3d4fe">llvm::SUnit::pred_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00259">259</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a id="ae97304820cc2fa8743419e91fe326834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae97304820cc2fa8743419e91fe326834">&#9670;&nbsp;</a></span>succ_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;<a class="el" href="classllvm_1_1SDep.html">SDep</a>&gt;::iterator <a class="el" href="classllvm_1_1SUnit.html#ae97304820cc2fa8743419e91fe326834">llvm::SUnit::succ_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00260">260</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ab6f654823b1290408013a587551746aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6f654823b1290408013a587551746aa">&#9670;&nbsp;</a></span>SUnit() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::SUnit::SUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>nodenum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constructs an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> for pre-regalloc scheduling to represent an <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG. ">SDNode</a> and any nodes flagged to it. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00308">308</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a id="a516a65564958ed71cc1e66256604ae44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a516a65564958ed71cc1e66256604ae44">&#9670;&nbsp;</a></span>SUnit() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::SUnit::SUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>instr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>nodenum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constructs an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> for post-regalloc scheduling to represent a <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a>. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00319">319</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a id="adaadb44f4bcc6e1726089e9862f566c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaadb44f4bcc6e1726089e9862f566c6">&#9670;&nbsp;</a></span>SUnit() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::SUnit::SUnit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constructs a placeholder <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00329">329</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="af92bf49ed4846e026e68c380d74d7b15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af92bf49ed4846e026e68c380d74d7b15">&#9670;&nbsp;</a></span>addPred()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SUnit::addPred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>D</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Required</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Adds the specified edge as a pred of the current node if not already. </p>
<p>It also adds the current node as a successor of the specified node. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8cpp_source.html#l00107">107</a> of file <a class="el" href="ScheduleDAG_8cpp_source.html">ScheduleDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00053">llvm::SDep::Data</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00486">llvm::SDep::getKind()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00142">llvm::SDep::getLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00284">isScheduled</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00194">llvm::SDep::isWeak()</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00267">NumSuccs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00269">NumSuccsLeft</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00232">setHeightDirty()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00147">llvm::SDep::setLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00483">llvm::SDep::setSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00257">Succs</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00271">WeakSuccsLeft</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00544">llvm::ScheduleDAGInstrs::addChainDependency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01200">llvm::ScheduleDAGInstrs::addEdge()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00229">llvm::ScheduleDAGInstrs::addPhysRegDataDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00289">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00393">llvm::ScheduleDAGInstrs::addVRegDefDeps()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00719">llvm::GCNSubtarget::adjustSchedDependency()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00262">llvm::HexagonSubtarget::BankConflictMutation::apply()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00726">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l00638">getUnderlyingObjects()</a>, and <a class="el" href="MachinePipeliner_8cpp_source.html#l01113">swapAntiDependences()</a>.</p>

</div>
</div>
<a id="a1a10e6734329db955a53b95fcc193cd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a10e6734329db955a53b95fcc193cd3">&#9670;&nbsp;</a></span>addPredBarrier()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::addPredBarrier </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Adds a barrier edge to SU by calling <a class="el" href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15" title="Adds the specified edge as a pred of the current node if not already. ">addPred()</a>, with latency 0 generally or latency 1 for a store followed by a load. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00384">384</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00069">llvm::SDep::Barrier</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">getInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l00869">llvm::MachineInstr::mayStore()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00147">llvm::SDep::setLatency()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00719">llvm::GCNSubtarget::adjustSchedDependency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00726">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01045">llvm::ScheduleDAGInstrs::reduceHugeMemNodeMaps()</a>.</p>

</div>
</div>
<a id="a4aa947b755365817fa095e581752a8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aa947b755365817fa095e581752a8ae">&#9670;&nbsp;</a></span>biasCriticalPath()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SUnit::biasCriticalPath </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Orders this node's predecessor edges such that the critical path edge occurs first. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8cpp_source.html#l00325">325</a> of file <a class="el" href="ScheduleDAG_8cpp_source.html">ScheduleDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00053">llvm::SDep::Data</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00080">MaxDepth</a>, and <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>.</p>

</div>
</div>
<a id="aab2e2064b4bde0d5487ddc0d0982f5b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab2e2064b4bde0d5487ddc0d0982f5b9">&#9670;&nbsp;</a></span>dumpAttributes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> void SUnit::dumpAttributes </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8cpp_source.html#l00341">341</a> of file <a class="el" href="ScheduleDAG_8cpp_source.html">ScheduleDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="WebAssemblyCFGStackify_8cpp_source.html#l01210">getDepth()</a>, and <a class="el" href="SIMachineScheduler_8h_source.html#l00034">llvm::Latency</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00363">llvm::ScheduleDAG::dumpNodeAll()</a>.</p>

</div>
</div>
<a id="a8926b25df7254ba2730fa5d7ec139862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8926b25df7254ba2730fa5d7ec139862">&#9670;&nbsp;</a></span>getDepth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SUnit::getDepth </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the depth of this node, which is the length of the maximum path up to any node which has no predecessors. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00398">398</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02471">BUCompareLatency()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02205">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02522">BURRSort()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01318">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00278">CriticalPathStep()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00226">llvm::SwingSchedulerDAG::getDepth()</a>, <a class="el" href="ScheduleDFS_8h_source.html#l00158">llvm::SchedDFSResult::getILP()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00715">llvm::SchedBoundary::getUnscheduledLatency()</a>, <a class="el" href="PostRASchedulerList_8cpp_source.html#l00203">INITIALIZE_PASS()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02843">llvm::GenericScheduler::registerRoots()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03345">llvm::PostGenericScheduler::registerRoots()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00576">llvm::ConvergingVLIWScheduler::SchedulingCost()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02594">llvm::GenericSchedulerBase::traceCandidate()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02681">llvm::tryLatency()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00390">llvm::ScheduleDAG::VerifyScheduledDAG()</a>.</p>

</div>
</div>
<a id="a582da862b28b876ef2235781392cffa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a582da862b28b876ef2235781392cffa6">&#9670;&nbsp;</a></span>getHeight()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SUnit::getHeight </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the height of this node, which is the length of the maximum path down to any node which has no successors. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00406">406</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02471">BUCompareLatency()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02205">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02522">BURRSort()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02327">closestSucc()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01318">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00235">llvm::SwingSchedulerDAG::getHeight()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00715">llvm::SchedBoundary::getUnscheduledLatency()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00576">llvm::ConvergingVLIWScheduler::SchedulingCost()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00389">llvm::ResourcePriorityQueue::SUSchedulingCost()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02594">llvm::GenericSchedulerBase::traceCandidate()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02681">llvm::tryLatency()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00390">llvm::ScheduleDAG::VerifyScheduledDAG()</a>.</p>

</div>
</div>
<a id="a0727ce4ffb9b167e7ad283259d82b10c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0727ce4ffb9b167e7ad283259d82b10c">&#9670;&nbsp;</a></span>getInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* llvm::SUnit::getInstr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the representative <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a> for this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>. </p>
<p>This may be used during post-regalloc scheduling. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00373">373</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>, and <a class="el" href="CommandLine_8h_source.html#l00126">llvm::cl::Required</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00544">llvm::ScheduleDAGInstrs::addChainDependency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00229">llvm::ScheduleDAGInstrs::addPhysRegDataDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00289">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00384">addPredBarrier()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00393">llvm::ScheduleDAGInstrs::addVRegDefDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00513">llvm::ScheduleDAGInstrs::addVRegUseDeps()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00319">llvm::HexagonSubtarget::adjustSchedDependency()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00719">llvm::GCNSubtarget::adjustSchedDependency()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00141">llvm::HexagonSubtarget::HVXMemLatencyMutation::apply()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00262">llvm::HexagonSubtarget::BankConflictMutation::apply()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02913">llvm::biasPhysReg()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02205">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00400">llvm::HexagonPacketizerList::canPromoteToDotCur()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00843">llvm::HexagonPacketizerList::canPromoteToDotNew()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00813">llvm::HexagonPacketizerList::canPromoteToNewValue()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00644">llvm::HexagonPacketizerList::canPromoteToNewValueStore()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01992">llvm::SchedBoundary::checkHazard()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00931">llvm::ScheduleDAGMILive::collectVRegUses()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01318">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01658">llvm::createCopyConstrainDAGMutation()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01167">llvm::ScheduleDAGInstrs::dump()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01159">llvm::ScheduleDAGInstrs::dumpNode()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00167">llvm::SystemZHazardRecognizer::dumpSU()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00081">llvm::ARMHazardRecognizer::EmitInstruction()</a>, <a class="el" href="HexagonHazardRecognizer_8cpp_source.html#l00108">llvm::HexagonHazardRecognizer::EmitInstruction()</a>, <a class="el" href="PPCHazardRecognizers_8cpp_source.html#l00385">llvm::PPCHazardRecognizer970::EmitInstruction()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00053">llvm::GCNHazardRecognizer::EmitInstruction()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00271">llvm::SystemZHazardRecognizer::EmitInstruction()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02810">llvm::SMSchedule::finalizeSchedule()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02761">llvm::SwingSchedulerDAG::fixupRegisterOverlaps()</a>, <a class="el" href="MacroFusion_8cpp_source.html#l00054">fuseInstructionPair()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00256">llvm::SwingSchedulerDAG::getDistance()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01178">llvm::ScheduleDAGInstrs::getGraphNodeLabel()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00034">llvm::ARMHazardRecognizer::getHazardType()</a>, <a class="el" href="HexagonHazardRecognizer_8cpp_source.html#l00039">llvm::HexagonHazardRecognizer::getHazardType()</a>, <a class="el" href="PPCHazardRecognizers_8cpp_source.html#l00325">llvm::PPCHazardRecognizer970::getHazardType()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00132">llvm::GCNHazardRecognizer::getHazardType()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00581">llvm::ScheduleDAG::getInstrDesc()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00051">getMachineInstr()</a>, <a class="el" href="SystemZHazardRecognizer_8h_source.html#l00121">llvm::SystemZHazardRecognizer::getSchedClass()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00265">llvm::ScheduleDAGInstrs::getSchedClass()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00474">getZeroLatency()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00340">llvm::SystemZHazardRecognizer::groupingCost()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00662">hasDataDependencyPred()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00068">hasDependence()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01885">llvm::SchedRemainder::init()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02950">llvm::GenericScheduler::initCandidate()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00031">llvm::GCNMaxOccupancySchedStrategy::initialize()</a>, <a class="el" href="PostRASchedulerList_8cpp_source.html#l00203">INITIALIZE_PASS()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00565">llvm::ScheduleDAGInstrs::initSUnits()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02285">llvm::SMSchedule::insert()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00246">llvm::SwingSchedulerDAG::isBackedge()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01757">isIntersect()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l01311">llvm::HexagonPacketizerList::isLegalToPacketizeTogether()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l01622">llvm::HexagonPacketizerList::isLegalToPruneDependencies()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02205">llvm::SwingSchedulerDAG::isLoopCarriedDep()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00097">llvm::VLIWResourceModel::isResourceAvailable()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02643">llvm::SMSchedule::isValidSchedule()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02460">llvm::SMSchedule::orderDependence()</a>, <a class="el" href="DFAPacketizer_8cpp_source.html#l00184">llvm::VLIWPacketizerList::PacketizeMIs()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00270">llvm::GCNMaxOccupancySchedStrategy::pickNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03210">llvm::GenericScheduler::pickNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03417">llvm::PostGenericScheduler::pickNode()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00231">llvm::GCNHazardRecognizer::PreEmitNoops()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02871">llvm::SMSchedule::print()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00304">llvm::ConvergingVLIWScheduler::releaseBottomNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02086">llvm::SchedBoundary::releaseNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03255">llvm::GenericScheduler::reschedulePhysReg()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00138">llvm::VLIWResourceModel::reserveResources()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00081">llvm::SystemZHazardRecognizer::Reset()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00142">llvm::R600SchedStrategy::schedNode()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00398">llvm::SIScheduleBlock::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00749">llvm::ScheduleDAGMI::schedule()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01920">llvm::SIScheduleDAGMI::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01389">llvm::ScheduleDAGMILive::scheduleMI()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00576">llvm::ConvergingVLIWScheduler::SchedulingCost()</a>, <a class="el" href="HexagonHazardRecognizer_8cpp_source.html#l00100">llvm::HexagonHazardRecognizer::ShouldPreferAnother()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01795">llvm::SIScheduleDAGMI::SIScheduleDAGMI()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01113">swapAntiDependences()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00509">llvm::HexagonPacketizerList::updateOffset()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01098">llvm::ScheduleDAGMILive::updatePressureDiffs()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00397">llvm::HexagonSubtarget::usePredicatedCalls()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01266">llvm::SchedDFSImpl::visitPostorderNode()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01258">llvm::SchedDFSImpl::visitPreorder()</a>.</p>

</div>
</div>
<a id="a057b0ff5a7b8726e2ae8a44e038dd208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a057b0ff5a7b8726e2ae8a44e038dd208">&#9670;&nbsp;</a></span>getNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a>* llvm::SUnit::getNode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the representative <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG. ">SDNode</a> for this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>. </p>
<p>This may be used during pre-regalloc scheduling. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00355">355</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02522">BURRSort()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01942">CalcNodeSethiUllmanNumber()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02873">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02837">canClobberReachingPhysRegUse()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">llvm::ScheduleDAGSDNodes::Clone()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02327">closestSucc()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00608">llvm::ScheduleDAGSDNodes::computeLatency()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00693">llvm::ScheduleDAGSDNodes::dump()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00669">llvm::ScheduleDAGSDNodes::dumpNode()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00827">llvm::ScheduleDAGSDNodes::EmitSchedule()</a>, <a class="el" href="SelectionDAGPrinter_8cpp_source.html#l00274">llvm::ScheduleDAGSDNodes::getGraphNodeLabel()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00581">llvm::ScheduleDAG::getInstrDesc()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02356">hasOnlyLiveInOpers()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02378">hasOnlyLiveOutUses()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02442">hasVRegCycleUse()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00534">llvm::ResourcePriorityQueue::initNumRegDefsLeft()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00239">llvm::ResourcePriorityQueue::isResourceAvailable()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00319">llvm::ResourcePriorityQueue::rawRegPressureDelta()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00353">llvm::ResourcePriorityQueue::regPressureDelta()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00282">llvm::ResourcePriorityQueue::reserveResources()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02425">resetVRegCycle()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00043">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00460">llvm::ResourcePriorityQueue::scheduledNode()</a>, and <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00389">llvm::ResourcePriorityQueue::SUSchedulingCost()</a>.</p>

</div>
</div>
<a id="ac198a5fb130b4c09836ba20e01b4290d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac198a5fb130b4c09836ba20e01b4290d">&#9670;&nbsp;</a></span>isBottomReady()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isBottomReady </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00449">449</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00270">llvm::GCNMaxOccupancySchedStrategy::pickNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00945">llvm::ConvergingVLIWScheduler::pickNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03210">llvm::GenericScheduler::pickNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00749">llvm::ScheduleDAGMI::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01389">llvm::ScheduleDAGMILive::scheduleMI()</a>.</p>

</div>
</div>
<a id="a7406c398c67e53ee3937bf2b6df1c64e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7406c398c67e53ee3937bf2b6df1c64e">&#9670;&nbsp;</a></span>isBoundaryNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isBoundaryNode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Boundary nodes are placeholders for the boundary of the scheduling region. </p>
<p>BoundaryNodes can have DAG edges, including Data edges, but they do not correspond to schedulable entities (e.g. instructions) and do not have a valid ID. Consequently, always check for boundary nodes before accessing an associative data structure keyed on node ID. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00344">344</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01447">llvm::SchedDFSResult::compute()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01510">computePath()</a>, <a class="el" href="MacroFusion_8cpp_source.html#l00054">fuseInstructionPair()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00598">llvm::ScheduleDAGTopologicalSort::GetSubGraph()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00474">getZeroLatency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01436">hasDataSucc()</a>, and <a class="el" href="MachinePipeliner_8cpp_source.html#l02643">llvm::SMSchedule::isValidSchedule()</a>.</p>

</div>
</div>
<a id="a274909b1f31ad2d3d3379de55467d377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a274909b1f31ad2d3d3379de55467d377">&#9670;&nbsp;</a></span>isInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isInstr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> refers to a machine instruction as opposed to an <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG. ">SDNode</a>. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00362">362</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonSubtarget_8cpp_source.html#l00319">llvm::HexagonSubtarget::adjustSchedDependency()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00719">llvm::GCNSubtarget::adjustSchedDependency()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00128">llvm::HexagonSubtarget::UsrOverflowMutation::apply()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00581">llvm::ScheduleDAG::getInstrDesc()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00576">llvm::ConvergingVLIWScheduler::SchedulingCost()</a>, and <a class="el" href="HexagonHazardRecognizer_8cpp_source.html#l00100">llvm::HexagonHazardRecognizer::ShouldPreferAnother()</a>.</p>

</div>
</div>
<a id="a6fe37a9ed7e3ddc88a91b16aa3f83d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fe37a9ed7e3ddc88a91b16aa3f83d14">&#9670;&nbsp;</a></span>isPred()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isPred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tests if node N is a predecessor of this node. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00431">431</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="MacroFusion_8cpp_source.html#l00054">fuseInstructionPair()</a>.</p>

</div>
</div>
<a id="a65e96694f0d2eef93a9653beba7d12dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65e96694f0d2eef93a9653beba7d12dc">&#9670;&nbsp;</a></span>isSucc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isSucc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tests if node N is a successor of this node. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00439">439</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00959">llvm::HexagonPacketizerList::arePredicatesComplements()</a>, <a class="el" href="MacroFusion_8cpp_source.html#l00054">fuseInstructionPair()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l01311">llvm::HexagonPacketizerList::isLegalToPacketizeTogether()</a>, and <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00912">llvm::HexagonPacketizerList::restrictingDepExistInPacket()</a>.</p>

</div>
</div>
<a id="ae0b8da4dfde85d4ddc32359ca52dc493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0b8da4dfde85d4ddc32359ca52dc493">&#9670;&nbsp;</a></span>isTopReady()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isTopReady </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00446">446</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00270">llvm::GCNMaxOccupancySchedStrategy::pickNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00945">llvm::ConvergingVLIWScheduler::pickNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03210">llvm::GenericScheduler::pickNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00749">llvm::ScheduleDAGMI::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01389">llvm::ScheduleDAGMILive::scheduleMI()</a>.</p>

</div>
</div>
<a id="a6d3233165db1e6be5c44060cd4a95461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d3233165db1e6be5c44060cd4a95461">&#9670;&nbsp;</a></span>removePred()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SUnit::removePred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>D</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Removes the specified edge as a pred of the current node if it exists. </p>
<p>It also removes the current node as a successor of the specified node. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8cpp_source.html#l00175">175</a> of file <a class="el" href="ScheduleDAG_8cpp_source.html">ScheduleDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00053">llvm::SDep::Data</a>, <a class="el" href="SmallVector_8h_source.html#l00129">llvm::SmallVectorTemplateCommon&lt; T &gt;::end()</a>, <a class="el" href="STLExtras_8h_source.html#l01203">llvm::find()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00486">llvm::SDep::getKind()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00284">isScheduled</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00194">llvm::SDep::isWeak()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00267">NumSuccs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00269">NumSuccsLeft</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00483">llvm::SDep::setSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00257">Succs</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00271">WeakSuccsLeft</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonSubtarget_8cpp_source.html#l00128">llvm::HexagonSubtarget::UsrOverflowMutation::apply()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l00638">getUnderlyingObjects()</a>, and <a class="el" href="MachinePipeliner_8cpp_source.html#l01113">swapAntiDependences()</a>.</p>

</div>
</div>
<a id="addb1364902bd813841491d91970ce02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addb1364902bd813841491d91970ce02b">&#9670;&nbsp;</a></span>setDepthDirty()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SUnit::setDepthDirty </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets a flag in this node to indicate that its stored Depth value will require recomputation the next time <a class="el" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862" title="Returns the depth of this node, which is the length of the maximum path up to any node which has no p...">getDepth()</a> is called. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8cpp_source.html#l00217">217</a> of file <a class="el" href="ScheduleDAG_8cpp_source.html">ScheduleDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="SmallVector_8h_source.html#l00374">llvm::SmallVectorImpl&lt; T &gt;::pop_back_val()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00257">Succs</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonSubtarget_8cpp_source.html#l00141">llvm::HexagonSubtarget::HVXMemLatencyMutation::apply()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00255">setHeightToAtLeast()</a>.</p>

</div>
</div>
<a id="af14dce27a63c0eb062c23c0ba436249c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af14dce27a63c0eb062c23c0ba436249c">&#9670;&nbsp;</a></span>setDepthToAtLeast()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SUnit::setDepthToAtLeast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewDepth</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If NewDepth is greater than this node's depth value, sets it to be the new depth value. </p>
<p>This also recursively marks successor nodes dirty. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8cpp_source.html#l00247">247</a> of file <a class="el" href="ScheduleDAG_8cpp_source.html">ScheduleDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, and <a class="el" href="WebAssemblyCFGStackify_8cpp_source.html#l01210">getDepth()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PostRASchedulerList_8cpp_source.html#l00203">INITIALIZE_PASS()</a>.</p>

</div>
</div>
<a id="a5ba3791568e29a8d9214ec7dad855a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba3791568e29a8d9214ec7dad855a56">&#9670;&nbsp;</a></span>setHeightDirty()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SUnit::setHeightDirty </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets a flag in this node to indicate that its stored Height value will require recomputation the next time <a class="el" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6" title="Returns the height of this node, which is the length of the maximum path down to any node which has n...">getHeight()</a> is called. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8cpp_source.html#l00232">232</a> of file <a class="el" href="ScheduleDAG_8cpp_source.html">ScheduleDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="SmallVector_8h_source.html#l00374">llvm::SmallVectorImpl&lt; T &gt;::pop_back_val()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">Preds</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00107">addPred()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00141">llvm::HexagonSubtarget::HVXMemLatencyMutation::apply()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00255">setHeightToAtLeast()</a>.</p>

</div>
</div>
<a id="a0e90fb55a364cbeedab55c95824668bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e90fb55a364cbeedab55c95824668bd">&#9670;&nbsp;</a></span>setHeightToAtLeast()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SUnit::setHeightToAtLeast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewHeight</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If NewHeight is greater than this node's height value, set it to be the new height value. </p>
<p>This also recursively marks predecessor nodes dirty. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8cpp_source.html#l00255">255</a> of file <a class="el" href="ScheduleDAG_8cpp_source.html">ScheduleDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00166">llvm::SmallVectorTemplateCommon&lt; T &gt;::back()</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00142">llvm::SDep::getLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="SmallVector_8h_source.html#l00225">llvm::SmallVectorTemplateBase&lt; T &gt;::pop_back()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">Preds</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00217">setDepthDirty()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00232">setHeightDirty()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00257">Succs</a>.</p>

</div>
</div>
<a id="a5a869f04a623443a4cf2d2857f9cd085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a869f04a623443a4cf2d2857f9cd085">&#9670;&nbsp;</a></span>setInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::SUnit::setInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Assigns the instruction for the <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>. </p>
<p>This may be used during post-regalloc scheduling. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00366">366</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00200">llvm::ScheduleDAGInstrs::addSchedBarrierDeps()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02150">llvm::SwingSchedulerDAG::applyInstrChange()</a>, and <a class="el" href="MachinePipeliner_8cpp_source.html#l02761">llvm::SwingSchedulerDAG::fixupRegisterOverlaps()</a>.</p>

</div>
</div>
<a id="a1e76b6a72bd49c97aaf9fe170fb829bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e76b6a72bd49c97aaf9fe170fb829bd">&#9670;&nbsp;</a></span>setNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::SUnit::setNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Assigns the representative <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG. ">SDNode</a> for this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>. </p>
<p>This may be used during pre-regalloc scheduling. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00348">348</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="aa1dfdcdc657e12c47e72d9dbe251ac85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1dfdcdc657e12c47e72d9dbe251ac85">&#9670;&nbsp;</a></span>BotReadyCycle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SUnit::BotReadyCycle = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cycle relative to end when node is ready. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00300">300</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02205">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01932">llvm::SchedBoundary::getLatencyStallCycles()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00304">llvm::ConvergingVLIWScheduler::releaseBottomNode()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00971">llvm::GenericScheduler::releaseBottomNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02349">llvm::SchedBoundary::releasePending()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00657">llvm::ScheduleDAGMI::releasePred()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00994">llvm::ConvergingVLIWScheduler::schedNode()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l03286">llvm::GenericScheduler::schedNode()</a>.</p>

</div>
</div>
<a id="a4f21db7c66af06c7473b77fd4395b92e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f21db7c66af06c7473b77fd4395b92e">&#9670;&nbsp;</a></span>CopyDstRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::SUnit::CopyDstRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">        <span class="keyword">nullptr</span></div></div><!-- fragment -->
<p>Is a special copy node if != nullptr. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00302">302</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00760">ProcessSourceNode()</a>.</p>

</div>
</div>
<a id="abc6086d9aae5e2c749134b47be689d78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc6086d9aae5e2c749134b47be689d78">&#9670;&nbsp;</a></span>CopySrcRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::SUnit::CopySrcRC = nullptr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00304">304</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>.</p>

</div>
</div>
<a id="a497fa3b21a696c8abd87e1be3e24229f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a497fa3b21a696c8abd87e1be3e24229f">&#9670;&nbsp;</a></span>hasPhysRegClobbers</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::hasPhysRegClobbers</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Has any physreg defs, used or not. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00281">281</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02873">canClobberPhysRegDefs()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">llvm::ScheduleDAGSDNodes::Clone()</a>.</p>

</div>
</div>
<a id="a9d9a8b8d5225f85cecbbada4ce4406b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d9a8b8d5225f85cecbbada4ce4406b0">&#9670;&nbsp;</a></span>hasPhysRegDefs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::hasPhysRegDefs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Has physreg defs that are being used. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00280">280</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00229">llvm::ScheduleDAGInstrs::addPhysRegDataDeps()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02522">BURRSort()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02873">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">llvm::ScheduleDAGSDNodes::Clone()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02643">llvm::SMSchedule::isValidSchedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l03286">llvm::GenericScheduler::schedNode()</a>.</p>

</div>
</div>
<a id="adc4d8df3725fd70ffbaffeead756025c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc4d8df3725fd70ffbaffeead756025c">&#9670;&nbsp;</a></span>hasPhysRegUses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::hasPhysRegUses</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Has physreg uses. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00279">279</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00289">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l03286">llvm::GenericScheduler::schedNode()</a>.</p>

</div>
</div>
<a id="ab76e4a602699ddc57019efaba62a92b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab76e4a602699ddc57019efaba62a92b6">&#9670;&nbsp;</a></span>hasReservedResource</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::hasReservedResource</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Uses a reserved resource. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00289">289</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02205">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01992">llvm::SchedBoundary::checkHazard()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00410">llvm::SystemZHazardRecognizer::emitInstruction()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00565">llvm::ScheduleDAGInstrs::initSUnits()</a>.</p>

</div>
</div>
<a id="a90272947a7dad8b452be533c490a5e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90272947a7dad8b452be533c490a5e89">&#9670;&nbsp;</a></span>isAvailable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isAvailable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>True once available. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00283">283</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00534">llvm::ResourcePriorityQueue::initNumRegDefsLeft()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>, and <a class="el" href="LatencyPriorityQueue_8cpp_source.html#l00092">llvm::LatencyPriorityQueue::scheduledNode()</a>.</p>

</div>
</div>
<a id="a0be1f84d53e90c247d75f2ed63636761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0be1f84d53e90c247d75f2ed63636761">&#9670;&nbsp;</a></span>isCall</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isCall</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is a function call. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00275">275</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00289">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02205">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02522">BURRSort()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">llvm::ScheduleDAGSDNodes::Clone()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00271">llvm::SystemZHazardRecognizer::EmitInstruction()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00410">llvm::SystemZHazardRecognizer::emitInstruction()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00565">llvm::ScheduleDAGInstrs::initSUnits()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00304">llvm::ConvergingVLIWScheduler::releaseBottomNode()</a>.</p>

</div>
</div>
<a id="a4ed9422117c4ca9e274a032428a6b8ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed9422117c4ca9e274a032428a6b8ac">&#9670;&nbsp;</a></span>isCallOp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isCallOp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is a function call operand. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00276">276</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02522">BURRSort()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01942">CalcNodeSethiUllmanNumber()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">llvm::ScheduleDAGSDNodes::Clone()</a>.</p>

</div>
</div>
<a id="a06b34dc1630e6e1ac6b9336bca455b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06b34dc1630e6e1ac6b9336bca455b0e">&#9670;&nbsp;</a></span>isCloned</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isCloned</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>True if this node has been cloned. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00287">287</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">llvm::ScheduleDAGSDNodes::Clone()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00827">llvm::ScheduleDAGSDNodes::EmitSchedule()</a>.</p>

</div>
</div>
<a id="ace667b502d54c947cf2f3a4c5d60f734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace667b502d54c947cf2f3a4c5d60f734">&#9670;&nbsp;</a></span>isCommutable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isCommutable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is a commutable instruction. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00278">278</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">llvm::ScheduleDAGSDNodes::Clone()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00565">llvm::ScheduleDAGInstrs::initSUnits()</a>, and <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>.</p>

</div>
</div>
<a id="a87f2a48b0ca074c06735b969c534349a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87f2a48b0ca074c06735b969c534349a">&#9670;&nbsp;</a></span>isPending</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isPending</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>True once pending. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00282">282</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a id="a8c201d7a769bda1cd75d8d6788123068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c201d7a769bda1cd75d8d6788123068">&#9670;&nbsp;</a></span>isScheduled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isScheduled</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>True once scheduled. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00284">284</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00107">addPred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03569">createILPMinScheduler()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00031">llvm::GCNMaxOccupancySchedStrategy::initialize()</a>, <a class="el" href="PostRASchedulerList_8cpp_source.html#l00203">INITIALIZE_PASS()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>, <a class="el" href="LatencyPriorityQueue_8cpp_source.html#l00023">llvm::latency_sort::operator()()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00176">llvm::resource_sort::operator()()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00270">llvm::GCNMaxOccupancySchedStrategy::pickNode()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00057">llvm::R600SchedStrategy::pickNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03210">llvm::GenericScheduler::pickNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03417">llvm::PostGenericScheduler::pickNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00304">llvm::ConvergingVLIWScheduler::releaseBottomNode()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00971">llvm::GenericScheduler::releaseBottomNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00288">llvm::ConvergingVLIWScheduler::releaseTopNode()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00963">llvm::GenericScheduler::releaseTopNode()</a>, <a class="el" href="MachineScheduler_8h_source.html#l01052">llvm::PostGenericScheduler::releaseTopNode()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00175">removePred()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00398">llvm::SIScheduleBlock::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00749">llvm::ScheduleDAGMI::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01199">llvm::ScheduleDAGMILive::schedule()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00576">llvm::ConvergingVLIWScheduler::SchedulingCost()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00389">llvm::ResourcePriorityQueue::SUSchedulingCost()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01098">llvm::ScheduleDAGMILive::updatePressureDiffs()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00878">llvm::ScheduleDAGMI::updateQueues()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00390">llvm::ScheduleDAG::VerifyScheduledDAG()</a>.</p>

</div>
</div>
<a id="a7faf5b0345dd1c2fd4b60d7f5108f3b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7faf5b0345dd1c2fd4b60d7f5108f3b5">&#9670;&nbsp;</a></span>isScheduleHigh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isScheduleHigh</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>True if preferable to schedule high. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00285">285</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">llvm::ScheduleDAGSDNodes::Clone()</a>, <a class="el" href="LatencyPriorityQueue_8cpp_source.html#l00023">llvm::latency_sort::operator()()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00176">llvm::resource_sort::operator()()</a>, <a class="el" href="SystemZMachineScheduler_8cpp_source.html#l00251">llvm::SystemZPostRASchedStrategy::releaseTopNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00576">llvm::ConvergingVLIWScheduler::SchedulingCost()</a>, and <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00389">llvm::ResourcePriorityQueue::SUSchedulingCost()</a>.</p>

</div>
</div>
<a id="a95e0c4bc075b7e8974dd9dcc80609487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95e0c4bc075b7e8974dd9dcc80609487">&#9670;&nbsp;</a></span>isScheduleLow</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isScheduleLow</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>True if preferable to schedule low. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00286">286</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01931">checkSpecialNodes()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">llvm::ScheduleDAGSDNodes::Clone()</a>.</p>

</div>
</div>
<a id="ac8cc028950511d3ae611681975c7831e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8cc028950511d3ae611681975c7831e">&#9670;&nbsp;</a></span>isTwoAddress</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isTwoAddress</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is a two-address instruction. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00277">277</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02873">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">llvm::ScheduleDAGSDNodes::Clone()</a>, and <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>.</p>

</div>
</div>
<a id="a4ac4d36cb59a4bbf5d93513dad0ff0e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ac4d36cb59a4bbf5d93513dad0ff0e9">&#9670;&nbsp;</a></span>isUnbuffered</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isUnbuffered</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Uses an unbuffered resource. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00288">288</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02205">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00167">llvm::SystemZHazardRecognizer::dumpSU()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00271">llvm::SystemZHazardRecognizer::EmitInstruction()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00410">llvm::SystemZHazardRecognizer::emitInstruction()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01932">llvm::SchedBoundary::getLatencyStallCycles()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00340">llvm::SystemZHazardRecognizer::groupingCost()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00565">llvm::ScheduleDAGInstrs::initSUnits()</a>, <a class="el" href="SystemZMachineScheduler_8cpp_source.html#l00251">llvm::SystemZPostRASchedStrategy::releaseTopNode()</a>, and <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00387">llvm::SystemZHazardRecognizer::resourcesCost()</a>.</p>

</div>
</div>
<a id="ad11870c750d0016478df39175d3088a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad11870c750d0016478df39175d3088a1">&#9670;&nbsp;</a></span>isVRegCycle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SUnit::isVRegCycle</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>May use and def the same vreg. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00274">274</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">llvm::ScheduleDAGSDNodes::Clone()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02442">hasVRegCycleUse()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02406">initVRegCycle()</a>, and <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02425">resetVRegCycle()</a>.</p>

</div>
</div>
<a id="a72e0568b7bf0e9a97260c34264a549a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e0568b7bf0e9a97260c34264a549a0">&#9670;&nbsp;</a></span>Latency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> short llvm::SUnit::Latency = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classNode.html">Node</a> latency. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00273">273</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02471">BUCompareLatency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00726">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">llvm::ScheduleDAGSDNodes::Clone()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01318">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00608">llvm::ScheduleDAGSDNodes::computeLatency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00565">llvm::ScheduleDAGInstrs::initSUnits()</a>, and <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>.</p>

</div>
</div>
<a id="a3f708b119627541f144d703a1d183202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f708b119627541f144d703a1d183202">&#9670;&nbsp;</a></span>NodeNum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SUnit::NodeNum = BoundaryID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="structllvm_1_1Entry.html">Entry</a> # of node in the node vector. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00264">264</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00548">llvm::ScheduleDAGTopologicalSort::AddPred()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00197">llvm::SIScheduleBlock::addUnit()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00719">llvm::GCNSubtarget::adjustSchedDependency()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02471">BUCompareLatency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00726">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02205">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02522">BURRSort()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01942">CalcNodeSethiUllmanNumber()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02873">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01992">llvm::SchedBoundary::checkHazard()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01318">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01545">computeLiveOuts()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01658">llvm::createCopyConstrainDAGMutation()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03569">createILPMinScheduler()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00354">llvm::ScheduleDAG::dumpNodeName()</a>, <a class="el" href="SystemZHazardRecognizer_8cpp_source.html#l00167">llvm::SystemZHazardRecognizer::dumpSU()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00526">llvm::SIScheduleBlock::finalizeUnits()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02039">llvm::SchedBoundary::findMaxLatency()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00219">llvm::SwingSchedulerDAG::getALAP()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00216">llvm::SwingSchedulerDAG::getASAP()</a>, <a class="el" href="SelectionDAGPrinter_8cpp_source.html#l00274">llvm::ScheduleDAGSDNodes::getGraphNodeLabel()</a>, <a class="el" href="ScheduleDFS_8h_source.html#l00158">llvm::SchedDFSResult::getILP()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03713">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;::getNodeLabel()</a>, <a class="el" href="ScheduleDFS_8h_source.html#l00145">llvm::SchedDFSResult::getNumInstrs()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00453">llvm::ScheduleDAGMILive::getPressureDiff()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00598">llvm::ScheduleDAGTopologicalSort::GetSubGraph()</a>, <a class="el" href="ScheduleDFS_8h_source.html#l00169">llvm::SchedDFSResult::getSubtreeID()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l00638">getUnderlyingObjects()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00474">getZeroLatency()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00230">llvm::SwingSchedulerDAG::getZeroLatencyDepth()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00239">llvm::SwingSchedulerDAG::getZeroLatencyHeight()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00662">hasDataDependencyPred()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02442">hasVRegCycleUse()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02950">llvm::GenericScheduler::initCandidate()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00438">llvm::ScheduleDAGTopologicalSort::InitDAGTopologicalSorting()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02406">initVRegCycle()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00693">llvm::ScheduleDAGInstrs::insertBarrierChain()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01757">isIntersect()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00716">llvm::ScheduleDAGTopologicalSort::IsReachable()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00644">llvm::SIScheduleBlockCreator::isSUInBlock()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02643">llvm::SMSchedule::isValidSchedule()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01251">llvm::SchedDFSImpl::isVisited()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01358">llvm::SchedDFSImpl::joinPredSubtree()</a>, <a class="el" href="LatencyPriorityQueue_8cpp_source.html#l00023">llvm::latency_sort::operator()()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00176">llvm::resource_sort::operator()()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00270">llvm::GCNMaxOccupancySchedStrategy::pickNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03210">llvm::GenericScheduler::pickNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03417">llvm::PostGenericScheduler::pickNode()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02871">llvm::SMSchedule::print()</a>, <a class="el" href="LatencyPriorityQueue_8cpp_source.html#l00073">llvm::LatencyPriorityQueue::push()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00225">llvm::ResourcePriorityQueue::push()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01045">llvm::ScheduleDAGInstrs::reduceHugeMemNodeMaps()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00566">llvm::ScheduleDAGTopologicalSort::RemovePred()</a>, <a class="el" href="SystemZMachineScheduler_8cpp_source.html#l00241">llvm::SystemZPostRASchedStrategy::schedNode()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00398">llvm::SIScheduleBlock::schedule()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01920">llvm::SIScheduleDAGMI::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01389">llvm::ScheduleDAGMILive::scheduleMI()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01771">llvm::SIScheduler::scheduleVariant()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01795">llvm::SIScheduleDAGMI::SIScheduleDAGMI()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00389">llvm::ResourcePriorityQueue::SUSchedulingCost()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02594">llvm::GenericSchedulerBase::traceCandidate()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02997">llvm::GenericScheduler::tryCandidate()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03363">llvm::PostGenericScheduler::tryCandidate()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01098">llvm::ScheduleDAGMILive::updatePressureDiffs()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01308">llvm::SchedDFSImpl::visitPostorderEdge()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01266">llvm::SchedDFSImpl::visitPostorderNode()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01258">llvm::SchedDFSImpl::visitPreorder()</a>.</p>

</div>
</div>
<a id="a26a3c0b6567d1e8cf9ac8492e6e5f62f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a3c0b6567d1e8cf9ac8492e6e5f62f">&#9670;&nbsp;</a></span>NodeQueueId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SUnit::NodeQueueId = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue id of node. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00265">265</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNILPSched_8cpp_source.html#l00133">BUCompareLatency()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02522">BURRSort()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00163">llvm::ResourcePriorityQueue::initNodes()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00540">llvm::ReadyQueue::isInQueue()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00558">llvm::ReadyQueue::push()</a>.</p>

</div>
</div>
<a id="a25329a072c76c185b8c5ff530c632762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25329a072c76c185b8c5ff530c632762">&#9670;&nbsp;</a></span>NumPreds</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SUnit::NumPreds = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><h1>of <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26" title="Regular data dependence (aka true-dependence). ">SDep::Data</a> preds.</h1>
</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00266">266</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01942">CalcNodeSethiUllmanNumber()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02873">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00460">llvm::ResourcePriorityQueue::scheduledNode()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01113">swapAntiDependences()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00390">llvm::ScheduleDAG::VerifyScheduledDAG()</a>.</p>

</div>
</div>
<a id="a94f78042fbba3ea4cd1004353daa46aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94f78042fbba3ea4cd1004353daa46aa">&#9670;&nbsp;</a></span>NumPredsLeft</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SUnit::NumPredsLeft = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><h1>of preds not scheduled.</h1>
</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00268">268</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02913">llvm::biasPhysReg()</a>, <a class="el" href="PostRASchedulerList_8cpp_source.html#l00203">INITIALIZE_PASS()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00521">isSingleUnscheduledPred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00620">llvm::ScheduleDAGMI::releaseSucc()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00398">llvm::SIScheduleBlock::schedule()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00390">llvm::ScheduleDAG::VerifyScheduledDAG()</a>.</p>

</div>
</div>
<a id="a74f8123e14985c7599ffca039e80b70a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74f8123e14985c7599ffca039e80b70a">&#9670;&nbsp;</a></span>NumRegDefsLeft</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> short llvm::SUnit::NumRegDefsLeft = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><h1>of reg defs with no scheduled use.</h1>
</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00272">272</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01942">CalcNodeSethiUllmanNumber()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00600">llvm::ScheduleDAGSDNodes::InitNumRegDefsLeft()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00534">llvm::ResourcePriorityQueue::initNumRegDefsLeft()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>, and <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00460">llvm::ResourcePriorityQueue::scheduledNode()</a>.</p>

</div>
</div>
<a id="a1a6c1a29019b8f3fd988359ec5dd3d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a6c1a29019b8f3fd988359ec5dd3d2f">&#9670;&nbsp;</a></span>NumSuccs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SUnit::NumSuccs = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><h1>of <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26" title="Regular data dependence (aka true-dependence). ">SDep::Data</a> sucss.</h1>
</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00267">267</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00107">addPred()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00319">llvm::HexagonSubtarget::adjustSchedDependency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00726">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01942">CalcNodeSethiUllmanNumber()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02873">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00175">removePred()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00390">llvm::ScheduleDAG::VerifyScheduledDAG()</a>.</p>

</div>
</div>
<a id="a40c2dfbd170941dd4d20ee9b60c9d49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c2dfbd170941dd4d20ee9b60c9d49d">&#9670;&nbsp;</a></span>NumSuccsLeft</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SUnit::NumSuccsLeft = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><h1>of succs not scheduled.</h1>
</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00269">269</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00107">addPred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02913">llvm::biasPhysReg()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01942">CalcNodeSethiUllmanNumber()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00536">isSingleUnscheduledSucc()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00657">llvm::ScheduleDAGMI::releasePred()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00175">removePred()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00390">llvm::ScheduleDAG::VerifyScheduledDAG()</a>.</p>

</div>
</div>
<a id="af46433c376061aaf79670805e7843be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af46433c376061aaf79670805e7843be0">&#9670;&nbsp;</a></span>OrigNode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* llvm::SUnit::OrigNode = nullptr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If not this, the node from which this node was cloned. </p>
<p>(SD scheduling only) </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00250">250</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">llvm::ScheduleDAGSDNodes::Clone()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00827">llvm::ScheduleDAGSDNodes::EmitSchedule()</a>.</p>

</div>
</div>
<a id="ae2b43854b542de66eec6475adc48f56c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2b43854b542de66eec6475adc48f56c">&#9670;&nbsp;</a></span>Preds</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="classllvm_1_1SDep.html">SDep</a>, 4&gt; llvm::SUnit::Preds</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>All sunit predecessors. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00256">256</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01385">llvm::SchedDFSImpl::addConnection()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00719">llvm::GCNSubtarget::adjustSchedDependency()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00265">AntiDepEdges()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00128">llvm::HexagonSubtarget::UsrOverflowMutation::apply()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00141">llvm::HexagonSubtarget::HVXMemLatencyMutation::apply()</a>, <a class="el" href="GCNILPSched_8cpp_source.html#l00133">BUCompareLatency()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02345">calcMaxScratches()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01942">CalcNodeSethiUllmanNumber()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02873">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02837">canClobberReachingPhysRegUse()</a>, <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00446">CheckForLiveRegDef()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01545">computeLiveOuts()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01510">computePath()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02399">llvm::SMSchedule::computeStart()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01658">llvm::createCopyConstrainDAGMutation()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00278">CriticalPathStep()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00363">llvm::ScheduleDAG::dumpNodeAll()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02340">llvm::SMSchedule::earliestCycleInChain()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00644">llvm::SUnitIterator::end()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00489">FindCallSeqStart()</a>, <a class="el" href="MacroFusion_8cpp_source.html#l00054">fuseInstructionPair()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01334">getNodeRegMask()</a>, <a class="el" href="MacroFusion_8cpp_source.html#l00039">getPredClusterSU()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00658">llvm::SUnitIterator::getSDep()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00598">llvm::ScheduleDAGTopologicalSort::GetSubGraph()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l00638">getUnderlyingObjects()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00474">getZeroLatency()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00662">hasDataDependencyPred()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02356">hasOnlyLiveInOpers()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02442">hasVRegCycleUse()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01352">ignoreDependence()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00438">llvm::ScheduleDAGTopologicalSort::InitDAGTopologicalSorting()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02406">initVRegCycle()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01757">isIntersect()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00521">isSingleUnscheduledPred()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02643">llvm::SMSchedule::isValidSchedule()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02388">multipleIterations()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00151">numberCtrlPredInSU()</a>, <a class="el" href="LatencyPriorityQueue_8cpp_source.html#l00023">llvm::latency_sort::operator()()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00176">llvm::resource_sort::operator()()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00630">llvm::SUnitIterator::operator*()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02460">llvm::SMSchedule::orderDependence()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00760">ProcessSourceNode()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l01816">llvm::HexagonPacketizerList::producesStall()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00685">llvm::ScheduleDAGMI::releasePredecessors()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00288">llvm::ConvergingVLIWScheduler::releaseTopNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03255">llvm::GenericScheduler::reschedulePhysReg()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02425">resetVRegCycle()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00043">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00460">llvm::ResourcePriorityQueue::scheduledNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00576">llvm::ConvergingVLIWScheduler::SchedulingCost()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00232">setHeightDirty()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00255">setHeightToAtLeast()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01795">llvm::SIScheduleDAGMI::SIScheduleDAGMI()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01113">swapAntiDependences()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00509">llvm::HexagonPacketizerList::updateOffset()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00397">llvm::HexagonSubtarget::usePredicatedCalls()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01266">llvm::SchedDFSImpl::visitPostorderNode()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00704">llvm::ScheduleDAGTopologicalSort::WillCreateCycle()</a>.</p>

</div>
</div>
<a id="a2b2c6049e5141829267f4f9193b475d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b2c6049e5141829267f4f9193b475d4">&#9670;&nbsp;</a></span>SchedClass</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a>* llvm::SUnit::SchedClass</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">        <span class="keyword">nullptr</span></div></div><!-- fragment -->
<p>nullptr or resolved SchedClass. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00253">253</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SystemZHazardRecognizer_8h_source.html#l00121">llvm::SystemZHazardRecognizer::getSchedClass()</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00265">llvm::ScheduleDAGInstrs::getSchedClass()</a>.</p>

</div>
</div>
<a id="ab5ecf23b4e7641cbd378b0a2e03e77fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ecf23b4e7641cbd378b0a2e03e77fd">&#9670;&nbsp;</a></span>SchedulingPref</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a> llvm::SUnit::SchedulingPref = <a class="el" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea6c227469ec2a501a72f6b783994ddd78">Sched::None</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Scheduling preference. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00290">290</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02471">BUCompareLatency()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">llvm::ScheduleDAGSDNodes::Clone()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00068">llvm::ScheduleDAGSDNodes::newSUnit()</a>.</p>

</div>
</div>
<a id="aab4a86c51e6b126c9c6ef58dbb574431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab4a86c51e6b126c9c6ef58dbb574431">&#9670;&nbsp;</a></span>Succs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="classllvm_1_1SDep.html">SDep</a>, 4&gt; llvm::SUnit::Succs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>All sunit successors. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00257">257</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00107">addPred()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00319">llvm::HexagonSubtarget::adjustSchedDependency()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00719">llvm::GCNSubtarget::adjustSchedDependency()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00141">llvm::HexagonSubtarget::HVXMemLatencyMutation::apply()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00959">llvm::HexagonPacketizerList::arePredicatesComplements()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01942">CalcNodeSethiUllmanNumber()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02873">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02837">canClobberReachingPhysRegUse()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02327">closestSucc()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01545">computeLiveOuts()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01510">computePath()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01658">llvm::createCopyConstrainDAGMutation()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00363">llvm::ScheduleDAG::dumpNodeAll()</a>, <a class="el" href="HexagonHazardRecognizer_8cpp_source.html#l00108">llvm::HexagonHazardRecognizer::EmitInstruction()</a>, <a class="el" href="MacroFusion_8cpp_source.html#l00054">fuseInstructionPair()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00598">llvm::ScheduleDAGTopologicalSort::GetSubGraph()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00474">getZeroLatency()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00662">hasDataDependencyPred()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01436">hasDataSucc()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00068">hasDependence()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02378">hasOnlyLiveOutUses()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01352">ignoreDependence()</a>, <a class="el" href="PostRASchedulerList_8cpp_source.html#l00203">INITIALIZE_PASS()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01757">isIntersect()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l01311">llvm::HexagonPacketizerList::isLegalToPacketizeTogether()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">isOperandOf()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00536">isSingleUnscheduledSucc()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l00605">isSuccOrder()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02643">llvm::SMSchedule::isValidSchedule()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02363">llvm::SMSchedule::latestCycleInChain()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00142">numberCtrlDepsInSU()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02460">llvm::SMSchedule::orderDependence()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00760">ProcessSourceNode()</a>, <a class="el" href="LatencyPriorityQueue_8cpp_source.html#l00073">llvm::LatencyPriorityQueue::push()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00225">llvm::ResourcePriorityQueue::push()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00304">llvm::ConvergingVLIWScheduler::releaseBottomNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00648">llvm::ScheduleDAGMI::releaseSuccessors()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00175">removePred()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00566">llvm::ScheduleDAGTopologicalSort::RemovePred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03255">llvm::GenericScheduler::reschedulePhysReg()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00043">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00912">llvm::HexagonPacketizerList::restrictingDepExistInPacket()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00398">llvm::SIScheduleBlock::schedule()</a>, <a class="el" href="LatencyPriorityQueue_8cpp_source.html#l00092">llvm::LatencyPriorityQueue::scheduledNode()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00460">llvm::ResourcePriorityQueue::scheduledNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00576">llvm::ConvergingVLIWScheduler::SchedulingCost()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00217">setDepthDirty()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00255">setHeightToAtLeast()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01795">llvm::SIScheduleDAGMI::SIScheduleDAGMI()</a>, and <a class="el" href="HexagonSubtarget_8cpp_source.html#l00397">llvm::HexagonSubtarget::usePredicatedCalls()</a>.</p>

</div>
</div>
<a id="a2a6f92b9c5aba34d3b07f3ebe229ccff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a6f92b9c5aba34d3b07f3ebe229ccff">&#9670;&nbsp;</a></span>TopReadyCycle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SUnit::TopReadyCycle = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cycle relative to start when node is ready. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00299">299</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02205">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01932">llvm::SchedBoundary::getLatencyStallCycles()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00304">llvm::ConvergingVLIWScheduler::releaseBottomNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02349">llvm::SchedBoundary::releasePending()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00620">llvm::ScheduleDAGMI::releaseSucc()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00288">llvm::ConvergingVLIWScheduler::releaseTopNode()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00963">llvm::GenericScheduler::releaseTopNode()</a>, <a class="el" href="MachineScheduler_8h_source.html#l01052">llvm::PostGenericScheduler::releaseTopNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00994">llvm::ConvergingVLIWScheduler::schedNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03286">llvm::GenericScheduler::schedNode()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l03450">llvm::PostGenericScheduler::schedNode()</a>.</p>

</div>
</div>
<a id="ab9e02660290b9557b547b57870133467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e02660290b9557b547b57870133467">&#9670;&nbsp;</a></span>WeakPredsLeft</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SUnit::WeakPredsLeft = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><h1>of weak preds not scheduled.</h1>
</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00270">270</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02902">llvm::getWeakLeft()</a>, <a class="el" href="PostRASchedulerList_8cpp_source.html#l00203">INITIALIZE_PASS()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00620">llvm::ScheduleDAGMI::releaseSucc()</a>, and <a class="el" href="SIMachineScheduler_8cpp_source.html#l00398">llvm::SIScheduleBlock::schedule()</a>.</p>

</div>
</div>
<a id="ae75d620ee809eaf50970a833f4a3ace9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae75d620ee809eaf50970a833f4a3ace9">&#9670;&nbsp;</a></span>WeakSuccsLeft</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SUnit::WeakSuccsLeft = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><h1>of weak succs not scheduled.</h1>
</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00271">271</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00107">addPred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02902">llvm::getWeakLeft()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00657">llvm::ScheduleDAGMI::releasePred()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00175">removePred()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a></li>
<li>lib/CodeGen/<a class="el" href="ScheduleDAG_8cpp_source.html">ScheduleDAG.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:23:27 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
