// Seed: 2956943212
module module_0 ();
  logic id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input wor id_4,
    input tri id_5,
    output tri id_6,
    input supply0 id_7,
    input tri id_8
);
  assign id_0 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_1 = id_1[-1'b0];
  logic id_3;
  module_0 modCall_1 ();
endmodule
