{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 20:37:37 2019 " "Info: Processing started: Mon Oct 14 20:37:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/marconi/documents/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register state.FETCH_2 pc_write~reg0 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"state.FETCH_2\" and destination register \"pc_write~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.522 ns + Longest register register " "Info: + Longest register to register delay is 0.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.FETCH_2 1 REG LCFF_X38_Y3_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y3_N7; Fanout = 2; REG Node = 'state.FETCH_2'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.FETCH_2 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.309 ns) 0.522 ns pc_write~reg0 2 REG LCFF_X38_Y3_N3 1 " "Info: 2: + IC(0.213 ns) + CELL(0.309 ns) = 0.522 ns; Loc. = LCFF_X38_Y3_N3; Fanout = 1; REG Node = 'pc_write~reg0'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { state.FETCH_2 pc_write~reg0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 59.20 % ) " "Info: Total cell delay = 0.309 ns ( 59.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.213 ns ( 40.80 % ) " "Info: Total interconnect delay = 0.213 ns ( 40.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { state.FETCH_2 pc_write~reg0 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "0.522 ns" { state.FETCH_2 {} pc_write~reg0 {} } { 0.000ns 0.213ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.497 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 2.497 ns pc_write~reg0 3 REG LCFF_X38_Y3_N3 1 " "Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X38_Y3_N3; Fanout = 1; REG Node = 'pc_write~reg0'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clock~clkctrl pc_write~reg0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.95 % ) " "Info: Total cell delay = 1.472 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl pc_write~reg0 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} pc_write~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.497 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 2.497 ns state.FETCH_2 3 REG LCFF_X38_Y3_N7 2 " "Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X38_Y3_N7; Fanout = 2; REG Node = 'state.FETCH_2'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clock~clkctrl state.FETCH_2 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.95 % ) " "Info: Total cell delay = 1.472 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl state.FETCH_2 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} state.FETCH_2 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl pc_write~reg0 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} pc_write~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl state.FETCH_2 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} state.FETCH_2 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { state.FETCH_2 pc_write~reg0 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "0.522 ns" { state.FETCH_2 {} pc_write~reg0 {} } { 0.000ns 0.213ns } { 0.000ns 0.309ns } "" } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl pc_write~reg0 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} pc_write~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl state.FETCH_2 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} state.FETCH_2 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_write~reg0 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { pc_write~reg0 {} } {  } {  } "" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock mux_7\[2\] mux_7\[2\]~reg0 6.686 ns register " "Info: tco from clock \"clock\" to destination pin \"mux_7\[2\]\" through register \"mux_7\[2\]~reg0\" is 6.686 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.497 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 2.497 ns mux_7\[2\]~reg0 3 REG LCFF_X38_Y3_N15 1 " "Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X38_Y3_N15; Fanout = 1; REG Node = 'mux_7\[2\]~reg0'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clock~clkctrl mux_7[2]~reg0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.95 % ) " "Info: Total cell delay = 1.472 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl mux_7[2]~reg0 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} mux_7[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.095 ns + Longest register pin " "Info: + Longest register to pin delay is 4.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_7\[2\]~reg0 1 REG LCFF_X38_Y3_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y3_N15; Fanout = 1; REG Node = 'mux_7\[2\]~reg0'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_7[2]~reg0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.941 ns) + CELL(2.154 ns) 4.095 ns mux_7\[2\] 2 PIN PIN_V21 0 " "Info: 2: + IC(1.941 ns) + CELL(2.154 ns) = 4.095 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'mux_7\[2\]'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.095 ns" { mux_7[2]~reg0 mux_7[2] } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 52.60 % ) " "Info: Total cell delay = 2.154 ns ( 52.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.941 ns ( 47.40 % ) " "Info: Total interconnect delay = 1.941 ns ( 47.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.095 ns" { mux_7[2]~reg0 mux_7[2] } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "4.095 ns" { mux_7[2]~reg0 {} mux_7[2] {} } { 0.000ns 1.941ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl mux_7[2]~reg0 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} mux_7[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.095 ns" { mux_7[2]~reg0 mux_7[2] } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "4.095 ns" { mux_7[2]~reg0 {} mux_7[2] {} } { 0.000ns 1.941ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 20:37:37 2019 " "Info: Processing ended: Mon Oct 14 20:37:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
