#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr 11 18:06:34 2024
# Process ID: 40612
# Current directory: C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_18_synth_1
# Command line: vivado.exe -log FIR_Test_filt_0_18.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR_Test_filt_0_18.tcl
# Log file: C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_18_synth_1/FIR_Test_filt_0_18.vds
# Journal file: C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_18_synth_1\vivado.jou
# Running On: DESKTOP-G7JA666, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34065 MB
#-----------------------------------------------------------
source FIR_Test_filt_0_18.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 565.887 ; gain = 181.781
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vitis'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: FIR_Test_filt_0_18
Command: synth_design -top FIR_Test_filt_0_18 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38112
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1439.922 ; gain = 438.477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIR_Test_filt_0_18' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_filt_0_18/synth/FIR_Test_filt_0_18.v:53]
INFO: [Synth 8-6157] synthesizing module 'filt' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt.v:9]
INFO: [Synth 8-6157] synthesizing module 'filt_signal_shift_reg_RAM_AUTO_1R1W' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_signal_shift_reg_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './filt_signal_shift_reg_RAM_AUTO_1R1W.dat' is read successfully [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_signal_shift_reg_RAM_AUTO_1R1W.v:41]
INFO: [Synth 8-6155] done synthesizing module 'filt_signal_shift_reg_RAM_AUTO_1R1W' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_signal_shift_reg_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'filt_filt_Pipeline_VITIS_LOOP_74_2' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_filt_Pipeline_VITIS_LOOP_74_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'filt_flow_control_loop_pipe_sequential_init' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'filt_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'filt_filt_Pipeline_VITIS_LOOP_74_2' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_filt_Pipeline_VITIS_LOOP_74_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'filt_control_s_axi' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_control_s_axi.v:169]
INFO: [Synth 8-6155] done synthesizing module 'filt_control_s_axi' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_store' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_srl' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_srl' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo__parameterized0' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_mem' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_mem' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo__parameterized0' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo__parameterized1' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_srl__parameterized0' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_srl__parameterized0' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo__parameterized1' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo__parameterized2' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_srl__parameterized1' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_srl__parameterized1' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo__parameterized2' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_store' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_load' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo__parameterized3' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_mem__parameterized0' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_mem__parameterized0' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo__parameterized3' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_load' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_write' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_burst_converter' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_reg_slice' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_reg_slice' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_burst_converter' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo__parameterized4' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_srl__parameterized2' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_srl__parameterized2' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo__parameterized4' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_throttle' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_reg_slice__parameterized0' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo__parameterized5' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_srl__parameterized3' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_srl__parameterized3' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo__parameterized5' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_fifo__parameterized6' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_srl__parameterized4' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_srl__parameterized4' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_fifo__parameterized6' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_throttle' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_reg_slice__parameterized1' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_write' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_read' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'filt_gmem_m_axi_reg_slice__parameterized2' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi_read' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'filt_gmem_m_axi' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'filt_fadd_32ns_32ns_32_3_full_dsp_1' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_fadd_32ns_32ns_32_3_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'filt_fadd_32ns_32ns_32_3_full_dsp_1_ip' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/ip/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'filt_fadd_32ns_32ns_32_3_full_dsp_1_ip' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/ip/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'filt_fadd_32ns_32ns_32_3_full_dsp_1' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_fadd_32ns_32ns_32_3_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'filt_fmul_32ns_32ns_32_2_max_dsp_1' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_fmul_32ns_32ns_32_2_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'filt_fmul_32ns_32ns_32_2_max_dsp_1_ip' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/ip/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'filt_fmul_32ns_32ns_32_2_max_dsp_1_ip' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/ip/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'filt_fmul_32ns_32ns_32_2_max_dsp_1' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_fmul_32ns_32ns_32_2_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'filt_regslice_both' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'filt_regslice_both' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'filt_regslice_both__parameterized0' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'filt_regslice_both__parameterized0' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'filt_regslice_both__parameterized1' [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'filt_regslice_both__parameterized1' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'filt' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ipshared/7467/hdl/verilog/filt.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Test_filt_0_18' (0#1) [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_filt_0_18/synth/FIR_Test_filt_0_18.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_dsp_opt_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1799.590 ; gain = 798.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1799.590 ; gain = 798.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1799.590 ; gain = 798.145
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1799.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_filt_0_18/constraints/filt_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_filt_0_18/constraints/filt_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_18_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_18_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2546.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.577 . Memory (MB): peak = 2560.156 ; gain = 14.102
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 2560.156 ; gain = 1558.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 2560.156 ; gain = 1558.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_18_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 2560.156 ; gain = 1558.711
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'filt_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'filt_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'filt_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'filt_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'filt_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'filt_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "filt_signal_shift_reg_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'filt_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'filt_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'filt_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'filt_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'filt_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'filt_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:18 ; elapsed = 00:01:23 . Memory (MB): peak = 2560.156 ; gain = 1558.711
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'filt_fmul_32ns_32ns_32_2_max_dsp_1:/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'filt_fmul_32ns_32ns_32_2_max_dsp_1:/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'filt_fmul_32ns_32ns_32_2_max_dsp_1:/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'filt_fmul_32ns_32ns_32_2_max_dsp_1:/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "inst/signal_shift_reg_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7082] The signal gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:04 . Memory (MB): peak = 2560.156 ; gain = 1558.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 2560.156 ; gain = 1558.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:02:28 . Memory (MB): peak = 2560.156 ; gain = 1558.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/signal_shift_reg_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/signal_shift_reg_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:39 ; elapsed = 00:02:45 . Memory (MB): peak = 2560.156 ; gain = 1558.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:48 ; elapsed = 00:02:54 . Memory (MB): peak = 2560.156 ; gain = 1558.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:48 ; elapsed = 00:02:54 . Memory (MB): peak = 2560.156 ; gain = 1558.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:51 ; elapsed = 00:02:57 . Memory (MB): peak = 2560.156 ; gain = 1558.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:51 ; elapsed = 00:02:57 . Memory (MB): peak = 2560.156 ; gain = 1558.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:52 ; elapsed = 00:02:58 . Memory (MB): peak = 2560.156 ; gain = 1558.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:52 ; elapsed = 00:02:58 . Memory (MB): peak = 2560.156 ; gain = 1558.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                        | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                    | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0    | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_52 | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_53 | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_50 | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_34 | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_35 | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_32 | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1    | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3    | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   136|
|2     |DSP48E1  |    11|
|7     |LUT1     |    54|
|8     |LUT2     |   372|
|9     |LUT3     |  1146|
|10    |LUT4     |   636|
|11    |LUT5     |  1000|
|12    |LUT6     |  4509|
|13    |MUXCY    |   106|
|14    |RAMB18E1 |     2|
|16    |RAMB36E1 |     1|
|17    |SRL16E   |   243|
|18    |SRLC32E  |    13|
|19    |XORCY    |    41|
|20    |FDE      |     3|
|21    |FDRE     | 10766|
|22    |FDSE     |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:52 ; elapsed = 00:02:58 . Memory (MB): peak = 2560.156 ; gain = 1558.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:51 ; elapsed = 00:02:27 . Memory (MB): peak = 2560.156 ; gain = 798.145
Synthesis Optimization Complete : Time (s): cpu = 00:02:52 ; elapsed = 00:02:58 . Memory (MB): peak = 2560.156 ; gain = 1558.711
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.451 . Memory (MB): peak = 2560.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 300 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2560.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 28 instances
  FDE => FDRE: 3 instances

Synth Design complete | Checksum: d1891055
INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:05 ; elapsed = 00:03:12 . Memory (MB): peak = 2560.156 ; gain = 1977.477
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2560.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_18_synth_1/FIR_Test_filt_0_18.dcp' has been generated.
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2560.156 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP FIR_Test_filt_0_18, cache-ID = d228c0c50abc7859
INFO: [Coretcl 2-1174] Renamed 169 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2560.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.runs/FIR_Test_filt_0_18_synth_1/FIR_Test_filt_0_18.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIR_Test_filt_0_18_utilization_synth.rpt -pb FIR_Test_filt_0_18_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2560.156 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 18:10:24 2024...
