

================================================================
== Vitis HLS Report for 'preProcess_9_9_720_720_1_8_8_8_4_8_8_s'
================================================================
* Date:           Wed Jun 29 08:15:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       93|   369756|  0.310 us|  1.232 ms|   93|  369756|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-----+--------+---------+
        |                                                                           |                                                                |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
        |                                  Instance                                 |                             Module                             |   min   |   max   |    min    |    max    | min |   max  |   Type  |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-----+--------+---------+
        |grp_preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_115_1_fu_109  |preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_115_1  |       15|       15|  49.995 ns|  49.995 ns|   15|      15|       no|
        |grp_preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_49_1_fu_122   |preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_49_1   |        5|   369668|  16.665 ns|   1.232 ms|    5|  369668|       no|
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|       4|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|    1182|    1638|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     587|    -|
|Register         |        -|     -|     170|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|    1352|    2229|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |                                  Instance                                 |                             Module                             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |grp_preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_115_1_fu_109  |preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_115_1  |        0|   0|  1015|  1279|    0|
    |grp_preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_49_1_fu_122   |preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_49_1   |        0|   0|   167|   359|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                      |                                                                |        0|   0|  1182|  1638|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_32_4_1_U272  |mul_mul_16ns_16ns_32_4_1  |    i0 * i1|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |ap_block_state1   |        or|   0|  0|   2|           1|           1|
    |ap_block_state69  |        or|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|   4|           2|           2|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  401|         75|    1|         75|
    |ap_done                     |    9|          2|    1|          2|
    |gmem4_blk_n_AR              |    9|          2|    1|          2|
    |in_mat_cols_blk_n           |    9|          2|    1|          2|
    |in_mat_rows_blk_n           |    9|          2|    1|          2|
    |m_axi_gmem4_ARADDR          |   14|          3|   64|        192|
    |m_axi_gmem4_ARBURST         |    9|          2|    2|          4|
    |m_axi_gmem4_ARCACHE         |    9|          2|    4|          8|
    |m_axi_gmem4_ARID            |    9|          2|    1|          2|
    |m_axi_gmem4_ARLEN           |   14|          3|   32|         96|
    |m_axi_gmem4_ARLOCK          |    9|          2|    2|          4|
    |m_axi_gmem4_ARPROT          |    9|          2|    3|          6|
    |m_axi_gmem4_ARQOS           |    9|          2|    4|          8|
    |m_axi_gmem4_ARREGION        |    9|          2|    4|          8|
    |m_axi_gmem4_ARSIZE          |    9|          2|    3|          6|
    |m_axi_gmem4_ARUSER          |    9|          2|    1|          2|
    |m_axi_gmem4_ARVALID         |   14|          3|    1|          3|
    |m_axi_gmem4_RREADY          |    9|          2|    1|          2|
    |out_mat_data85_write        |    9|          2|    1|          2|
    |resize_out_mat_data84_read  |    9|          2|    1|          2|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  587|        116|  129|        428|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |  74|   0|   74|          0|
    |ap_done_reg                                                                             |   1|   0|    1|          0|
    |grp_preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_115_1_fu_109_ap_start_reg  |   1|   0|    1|          0|
    |grp_preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_49_1_fu_122_ap_start_reg   |   1|   0|    1|          0|
    |loop_count_reg_260                                                                      |  32|   0|   32|          0|
    |trunc_ln_reg_240                                                                        |  61|   0|   61|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 170|   0|  170|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  preProcess<9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8>|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  preProcess<9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8>|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  preProcess<9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8>|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  preProcess<9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8>|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|  preProcess<9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8>|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  preProcess<9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8>|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  preProcess<9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8>|  return value|
|in_mat_rows_dout                      |   in|   32|     ap_fifo|                                      in_mat_rows|       pointer|
|in_mat_rows_num_data_valid            |   in|    2|     ap_fifo|                                      in_mat_rows|       pointer|
|in_mat_rows_fifo_cap                  |   in|    2|     ap_fifo|                                      in_mat_rows|       pointer|
|in_mat_rows_empty_n                   |   in|    1|     ap_fifo|                                      in_mat_rows|       pointer|
|in_mat_rows_read                      |  out|    1|     ap_fifo|                                      in_mat_rows|       pointer|
|in_mat_cols_dout                      |   in|   32|     ap_fifo|                                      in_mat_cols|       pointer|
|in_mat_cols_num_data_valid            |   in|    2|     ap_fifo|                                      in_mat_cols|       pointer|
|in_mat_cols_fifo_cap                  |   in|    2|     ap_fifo|                                      in_mat_cols|       pointer|
|in_mat_cols_empty_n                   |   in|    1|     ap_fifo|                                      in_mat_cols|       pointer|
|in_mat_cols_read                      |  out|    1|     ap_fifo|                                      in_mat_cols|       pointer|
|resize_out_mat_data84_dout            |   in|   24|     ap_fifo|                            resize_out_mat_data84|       pointer|
|resize_out_mat_data84_num_data_valid  |   in|    2|     ap_fifo|                            resize_out_mat_data84|       pointer|
|resize_out_mat_data84_fifo_cap        |   in|    2|     ap_fifo|                            resize_out_mat_data84|       pointer|
|resize_out_mat_data84_empty_n         |   in|    1|     ap_fifo|                            resize_out_mat_data84|       pointer|
|resize_out_mat_data84_read            |  out|    1|     ap_fifo|                            resize_out_mat_data84|       pointer|
|out_mat_data85_din                    |  out|   24|     ap_fifo|                                   out_mat_data85|       pointer|
|out_mat_data85_num_data_valid         |   in|    2|     ap_fifo|                                   out_mat_data85|       pointer|
|out_mat_data85_fifo_cap               |   in|    2|     ap_fifo|                                   out_mat_data85|       pointer|
|out_mat_data85_full_n                 |   in|    1|     ap_fifo|                                   out_mat_data85|       pointer|
|out_mat_data85_write                  |  out|    1|     ap_fifo|                                   out_mat_data85|       pointer|
|m_axi_gmem4_AWVALID                   |  out|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_AWREADY                   |   in|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_AWADDR                    |  out|   64|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_AWID                      |  out|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_AWLEN                     |  out|   32|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_AWSIZE                    |  out|    3|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_AWBURST                   |  out|    2|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_AWLOCK                    |  out|    2|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_AWCACHE                   |  out|    4|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_AWPROT                    |  out|    3|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_AWQOS                     |  out|    4|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_AWREGION                  |  out|    4|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_AWUSER                    |  out|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_WVALID                    |  out|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_WREADY                    |   in|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_WDATA                     |  out|   64|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_WSTRB                     |  out|    8|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_WLAST                     |  out|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_WID                       |  out|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_WUSER                     |  out|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_ARVALID                   |  out|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_ARREADY                   |   in|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_ARADDR                    |  out|   64|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_ARID                      |  out|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_ARLEN                     |  out|   32|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_ARSIZE                    |  out|    3|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_ARBURST                   |  out|    2|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_ARLOCK                    |  out|    2|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_ARCACHE                   |  out|    4|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_ARPROT                    |  out|    3|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_ARQOS                     |  out|    4|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_ARREGION                  |  out|    4|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_ARUSER                    |  out|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_RVALID                    |   in|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_RREADY                    |  out|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_RDATA                     |   in|   64|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_RLAST                     |   in|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_RID                       |   in|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_RFIFONUM                  |   in|    9|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_RUSER                     |   in|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_RRESP                     |   in|    2|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_BVALID                    |   in|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_BREADY                    |  out|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_BRESP                     |   in|    2|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_BID                       |   in|    1|       m_axi|                                            gmem4|       pointer|
|m_axi_gmem4_BUSER                     |   in|    1|       m_axi|                                            gmem4|       pointer|
|params                                |   in|   64|     ap_none|                                           params|        scalar|
+--------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

