

End Points:

   Index   Instance                                                            Pin      Type   Start Clock                                                    End Clock                                                                               Clock Delay    Req Per     Slack
   -----   --------                                                            ---      ----   -----------                                                    ---------                                                                               -----------    -------     -----
       1   ladder_fpga_nbr_rclk_echelle[0]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.192
       2   ladder_fpga_nbr_rclk_echelle[10]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.192
       3   ladder_fpga_nbr_rclk_echelle[11]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.192
       4   ladder_fpga_nbr_rclk_echelle[12]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.192
       5   ladder_fpga_nbr_rclk_echelle[13]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.192
       6   ladder_fpga_nbr_rclk_echelle[1]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.192
       7   ladder_fpga_nbr_rclk_echelle[2]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.192
       8   ladder_fpga_nbr_rclk_echelle[3]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.192
       9   ladder_fpga_nbr_rclk_echelle[4]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.192
      10   ladder_fpga_nbr_rclk_echelle[5]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.192
      11   ladder_fpga_nbr_rclk_echelle[6]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.192
      12   ladder_fpga_nbr_rclk_echelle[7]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.192
      13   ladder_fpga_nbr_rclk_echelle[8]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.192
      14   ladder_fpga_nbr_rclk_echelle[9]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.192
      15   ladder_fpga_event_controller_state[2]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.819
      16   ladder_fpga_nbr_rclk_echelle[0]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.820
      17   ladder_fpga_nbr_rclk_echelle[10]                                    sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.820
      18   ladder_fpga_nbr_rclk_echelle[11]                                    sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.820
      19   ladder_fpga_nbr_rclk_echelle[12]                                    sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.820
      20   ladder_fpga_nbr_rclk_echelle[13]                                    sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.820
      21   ladder_fpga_nbr_rclk_echelle[1]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.820
      22   ladder_fpga_nbr_rclk_echelle[2]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.820
      23   ladder_fpga_nbr_rclk_echelle[3]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.820
      24   ladder_fpga_nbr_rclk_echelle[4]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.820
      25   ladder_fpga_nbr_rclk_echelle[5]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.820
      26   ladder_fpga_nbr_rclk_echelle[6]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.820
      27   ladder_fpga_nbr_rclk_echelle[7]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.820
      28   ladder_fpga_nbr_rclk_echelle[8]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.820
      29   ladder_fpga_nbr_rclk_echelle[9]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.820
      30   ladder_fpga_event_controller_state[2]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.859
      31   ladder_fpga_event_controller_state[0]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     4.082
      32   ladder_fpga_mux_statusout[14]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.407
      33   ladder_fpga_nbr_rclk_echelle[0]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.433
      34   ladder_fpga_nbr_rclk_echelle[1]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.433
      35   ladder_fpga_nbr_rclk_echelle[10]                                    asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.438
      36   ladder_fpga_nbr_rclk_echelle[11]                                    asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.438
      37   ladder_fpga_nbr_rclk_echelle[2]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.438
      38   ladder_fpga_nbr_rclk_echelle[3]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.438
      39   ladder_fpga_nbr_rclk_echelle[4]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.438
      40   ladder_fpga_nbr_rclk_echelle[6]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.438
      41   ladder_fpga_nbr_rclk_echelle[7]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.438
      42   ladder_fpga_nbr_rclk_echelle[8]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.438
      43   ladder_fpga_nbr_rclk_echelle[9]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.438
      44   ladder_fpga_event_controller_state[3]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     4.463
      45   ladder_fpga_event_controller_state[1]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     4.464
      46   ladder_fpga_event_controller_state[5]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     4.464
      47   ladder_fpga_event_controller_state[4]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     4.475
      48   ladder_fpga_nbr_token[0]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.482
      49   ladder_fpga_nbr_token[10]                                           ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.482
      50   ladder_fpga_nbr_token[11]                                           ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.482
      51   ladder_fpga_nbr_token[1]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.482
      52   ladder_fpga_nbr_token[2]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.482
      53   ladder_fpga_nbr_token[3]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.482
      54   ladder_fpga_nbr_token[4]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.482
      55   ladder_fpga_nbr_token[5]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.482
      56   ladder_fpga_nbr_token[6]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.482
      57   ladder_fpga_nbr_token[7]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.482
      58   ladder_fpga_nbr_token[8]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.482
      59   ladder_fpga_nbr_token[9]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.482
      60   ladder_fpga_event_controller_state[1]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     4.686
      61   ladder_fpga_event_controller_state[5]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     4.686
      62   ladder_fpga_event_controller_state[3]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     4.714
      63   ladder_fpga_mux_statusout[0]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.720
      64   ladder_fpga_mux_statusout[10]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.720
      65   ladder_fpga_mux_statusout[11]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.720
      66   ladder_fpga_mux_statusout[1]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.720
      67   ladder_fpga_mux_statusout[2]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.720
      68   ladder_fpga_mux_statusout[3]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.720
      69   ladder_fpga_mux_statusout[4]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.720
      70   ladder_fpga_mux_statusout[5]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.720
      71   ladder_fpga_mux_statusout[6]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.720
      72   ladder_fpga_mux_statusout[7]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.720
      73   ladder_fpga_mux_statusout[8]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.720
      74   ladder_fpga_mux_statusout[9]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.720
      75   ladder_fpga_mux_statusout[13]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.722
      76   acquire_adcs\.n_preamble[2]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.870
      77   n_convert[0]                                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.877
      78   n_convert[1]                                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.877
      79   acquire_adcs\.n_preamble[1]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.882
      80   acquire_adcs\.n_preamble[3]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.882
      81   acquire_state[7]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.882
      82   tokenin_pulse_duration[0]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.951
      83   tokenin_pulse_duration[1]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.951
      84   tokenin_pulse_duration[2]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.951
      85   tokenin_pulse_duration[3]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.951
      86   tokenin_pulse_ok                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.951
      87   ladder_fpga_event_controller_state[0]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.067
      88   ladder_fpga_mux_statusout[12]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     5.082
      89   ladder_fpga_nbr_rclk_echelle[12]                                    asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     5.082
      90   ladder_fpga_nbr_rclk_echelle[13]                                    asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     5.082
      91   ladder_fpga_nbr_rclk_echelle[5]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     5.082
      92   acquire_adcs\.n_preamble[0]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     5.121
      93   acquire_state[8]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     5.144
      94   acquire_state[10]                                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     5.238
      95   acquire_state[9]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     5.243
      96   tst_tokenin_echelle                                                 d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     5.253
      97   tst_holdin_echelle                                                  d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     5.619
      98   ladder_fpga_event_controller_state_illegalpipe2                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     5.729
      99   ladder_fpga_nbr_rclk_echelle[0]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     100   ladder_fpga_nbr_rclk_echelle[10]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     101   ladder_fpga_nbr_rclk_echelle[11]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     102   ladder_fpga_nbr_rclk_echelle[12]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     103   ladder_fpga_nbr_rclk_echelle[13]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     104   ladder_fpga_nbr_rclk_echelle[1]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     105   ladder_fpga_nbr_rclk_echelle[2]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     106   ladder_fpga_nbr_rclk_echelle[3]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     107   ladder_fpga_nbr_rclk_echelle[4]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     108   ladder_fpga_nbr_rclk_echelle[5]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     109   ladder_fpga_nbr_rclk_echelle[6]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     110   ladder_fpga_nbr_rclk_echelle[7]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     111   ladder_fpga_nbr_rclk_echelle[8]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     112   ladder_fpga_nbr_rclk_echelle[9]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     113   ladder_fpga_fifo21_input[1]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.854
     114   ladder_fpga_fifo21_input[3]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.854
     115   ladder_fpga_event_controller_state[2]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.917
     116   ladder_fpga_fifo21_input[17]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.940
     117   ladder_fpga_fifo21_input[12]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.074
     118   ladder_fpga_fifo21_input[13]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.074
     119   ladder_fpga_fifo21_input[15]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.086
     120   ladder_fpga_fifo21_input[10]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.088
     121   ladder_fpga_fifo21_input[4]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.088
     122   ladder_fpga_fifo21_input[5]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.088
     123   ladder_fpga_fifo21_input[6]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.088
     124   ladder_fpga_fifo21_input[7]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.088
     125   ladder_fpga_fifo21_input[8]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.088
     126   ladder_fpga_fifo21_input[9]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.088
     127   ladder_fpga_fifo21_input[2]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.093
     128   ladder_fpga_nbr_rclk_echelle[0]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     129   ladder_fpga_nbr_rclk_echelle[10]                                    sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     130   ladder_fpga_nbr_rclk_echelle[11]                                    sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     131   ladder_fpga_nbr_rclk_echelle[12]                                    sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     132   ladder_fpga_nbr_rclk_echelle[13]                                    sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     133   ladder_fpga_nbr_rclk_echelle[1]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     134   ladder_fpga_nbr_rclk_echelle[2]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     135   ladder_fpga_nbr_rclk_echelle[3]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     136   ladder_fpga_nbr_rclk_echelle[4]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     137   ladder_fpga_nbr_rclk_echelle[5]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     138   ladder_fpga_nbr_rclk_echelle[6]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     139   ladder_fpga_nbr_rclk_echelle[7]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     140   ladder_fpga_nbr_rclk_echelle[8]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     141   ladder_fpga_nbr_rclk_echelle[9]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     142   ladder_fpga_fifo21_input[19]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.313
     143   ladder_fpga_fifo21_input[11]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.320
     144   ladder_fpga_fifo21_input[0]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.320
     145   ladder_fpga_event_controller_state[1]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.533
     146   ladder_fpga_fifo21_input[14]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.556
     147   ladder_fpga_fifo21_input[16]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.556
     148   ladder_fpga_fifo21_input[18]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.556
     149   ladder_fpga_fifo21_wr                                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.834
     150   ladder_fpga_data_packer_temp[0]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.912
     151   ladder_fpga_data_packer_temp[10]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.912
     152   ladder_fpga_data_packer_temp[11]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.912
     153   ladder_fpga_data_packer_temp[12]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.912
     154   ladder_fpga_data_packer_temp[13]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.912
     155   ladder_fpga_data_packer_temp[14]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.912
     156   ladder_fpga_data_packer_temp[15]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.912
     157   ladder_fpga_data_packer_temp[1]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.912
     158   ladder_fpga_data_packer_temp[2]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.912
     159   ladder_fpga_data_packer_temp[3]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.912
     160   ladder_fpga_data_packer_temp[4]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.912
     161   ladder_fpga_data_packer_temp[5]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.912
     162   ladder_fpga_data_packer_temp[6]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.912
     163   ladder_fpga_data_packer_temp[7]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.912
     164   ladder_fpga_data_packer_temp[8]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.912
     165   ladder_fpga_data_packer_temp[9]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.912
     166   ladder_fpga_fifo21_input[0]                                         ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     167   ladder_fpga_fifo21_input[10]                                        ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     168   ladder_fpga_fifo21_input[11]                                        ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     169   ladder_fpga_fifo21_input[12]                                        ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     170   ladder_fpga_fifo21_input[13]                                        ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     171   ladder_fpga_fifo21_input[14]                                        ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     172   ladder_fpga_fifo21_input[15]                                        ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     173   ladder_fpga_fifo21_input[16]                                        ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     174   ladder_fpga_fifo21_input[17]                                        ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     175   ladder_fpga_fifo21_input[18]                                        ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     176   ladder_fpga_fifo21_input[19]                                        ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     177   ladder_fpga_fifo21_input[1]                                         ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     178   ladder_fpga_fifo21_input[20]                                        ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     179   ladder_fpga_fifo21_input[2]                                         ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     180   ladder_fpga_fifo21_input[3]                                         ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     181   ladder_fpga_fifo21_input[4]                                         ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     182   ladder_fpga_fifo21_input[5]                                         ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     183   ladder_fpga_fifo21_input[6]                                         ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     184   ladder_fpga_fifo21_input[7]                                         ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     185   ladder_fpga_fifo21_input[8]                                         ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     186   ladder_fpga_fifo21_input[9]                                         ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.913
     187   ladder_fpga_nbr_rclk_echelle[0]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.924
     188   ladder_fpga_nbr_rclk_echelle[1]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.924
     189   ladder_fpga_nbr_rclk_echelle[10]                                    asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     190   ladder_fpga_nbr_rclk_echelle[11]                                    asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     191   ladder_fpga_nbr_rclk_echelle[2]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     192   ladder_fpga_nbr_rclk_echelle[3]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     193   ladder_fpga_nbr_rclk_echelle[4]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     194   ladder_fpga_nbr_rclk_echelle[6]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     195   ladder_fpga_nbr_rclk_echelle[7]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     196   ladder_fpga_nbr_rclk_echelle[8]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     197   ladder_fpga_nbr_rclk_echelle[9]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     198   ladder_fpga_fifo21_wr                                               ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.935
     199   shiftreg_clr                                                        ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     9.969
     200   ladder_fpga_usb_wr                                                  d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.119
     201   ladder_fpga_nbr_rclk_echelle[13]                                    asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    10.283
     202   ladder_fpga_adc_bit_count_cs_integer[2]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.312
     203   ladder_fpga_adc_bit_count_cs_integer[3]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.312
     204   ladder_fpga_event_controller_state[0]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.328
     205   ladder_fpga_nbr_rclk_echelle[12]                                    asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    10.341
     206   ladder_fpga_adc_bit_count_cs_integer[0]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.395
     207   ladder_fpga_adc_bit_count_cs_integer[1]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.395
     208   ladder_fpga_event_controller_state_illegalpipe1                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.448
     209   ladder_fpga_adc_select_n                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.500
     210   ladder_fpga_nbr_rclk_echelle[5]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    10.515
     211   ladder_fpga_event_controller_state[3]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.573
     212   ladder_fpga_busy                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    10.589
     213   ladder_fpga_fifo21_input[20]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.688
     214   shiftreg_clr                                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.694
     215   ladder_fpga_rclk_echelle                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.777
     216   ladder_fpga_nbr_abort[0]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.792
     217   ladder_fpga_nbr_abort[10]                                           ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.792
     218   ladder_fpga_nbr_abort[11]                                           ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.792
     219   ladder_fpga_nbr_abort[1]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.792
     220   ladder_fpga_nbr_abort[2]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.792
     221   ladder_fpga_nbr_abort[3]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.792
     222   ladder_fpga_nbr_abort[4]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.792
     223   ladder_fpga_nbr_abort[5]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.792
     224   ladder_fpga_nbr_abort[6]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.792
     225   ladder_fpga_nbr_abort[7]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.792
     226   ladder_fpga_nbr_abort[8]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.792
     227   ladder_fpga_nbr_abort[9]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.792
     228   ladder_fpga_nbr_rclk_echelle[13]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    10.835
     229   ladder_fpga_nbr_rclk_echelle[12]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    10.893
     230   ladder_fpga_event_controller_state[5]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.941
     231   ladder_fpga_nbr_rclk_echelle[11]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    10.951
     232   ladder_fpga_nbr_abort[11]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.957
     233   ladder_fpga_nbr_rclk_echelle[10]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.009
     234   ladder_fpga_nbr_abort[10]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.015
     235   ladder_fpga_mux_statusout[0]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.055
     236   ladder_fpga_mux_statusout[10]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.055
     237   ladder_fpga_mux_statusout[11]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.055
     238   ladder_fpga_mux_statusout[1]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.055
     239   ladder_fpga_mux_statusout[2]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.055
     240   ladder_fpga_mux_statusout[3]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.055
     241   ladder_fpga_mux_statusout[4]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.055
     242   ladder_fpga_mux_statusout[5]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.055
     243   ladder_fpga_mux_statusout[6]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.055
     244   ladder_fpga_mux_statusout[7]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.055
     245   ladder_fpga_mux_statusout[8]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.055
     246   ladder_fpga_mux_statusout[9]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.055
     247   ladder_fpga_nbr_rclk_echelle[9]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.067
     248   ladder_fpga_nbr_abort[9]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.073
     249   ladder_fpga_nbr_rclk_echelle[8]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.125
     250   ladder_fpga_nbr_abort[8]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.131
     251   ladder_fpga_nbr_rclk_echelle[7]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.183
     252   ladder_fpga_nbr_abort[7]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.189
     253   tokenin_pulse_duration[0]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.199
     254   tokenin_pulse_duration[1]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.199
     255   tokenin_pulse_duration[2]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.199
     256   tokenin_pulse_duration[3]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.199
     257   tokenin_pulse_ok                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.199
     258   ladder_fpga_event_controller_state[4]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.236
     259   ladder_fpga_nbr_rclk_echelle[6]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.241
     260   ladder_fpga_nbr_abort[6]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.247
     261   ladder_fpga_nbr_rclk_echelle[5]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.299
     262   ladder_fpga_nbr_abort[5]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.305
     263   ladder_fpga_nbr_rclk_echelle[4]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.357
     264   ladder_fpga_nbr_abort[4]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.363
     265   ladder_fpga_nbr_rclk_echelle[3]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.415
     266   ladder_fpga_nbr_abort[3]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.421
     267   ladder_fpga_nbr_rclk_echelle[2]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.473
     268   ladder_fpga_nbr_abort[2]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.479
     269   ladder_fpga_nbr_rclk_echelle[1]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.531
     270   ladder_fpga_nbr_abort[1]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.537
     271   ladder_fpga_nbr_rclk_echelle[0]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.591
     272   ladder_fpga_nbr_abort[0]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.597
     273   ladder_fpga_abort                                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.945
     274   ladder_fpga_mux_statusout[15]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.945
     275   acquire_state_illegalpipe2                                          d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r                                  0.000     12.500    11.979
     276   ladder_fpga_fifo8_to_usb_input[0]                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    20.602
     277   ladder_fpga_fifo8_to_usb_input[1]                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    20.602
     278   acquire_state_illegalpipe1                                          d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    21.049
     279   data_to_send[0]                                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.041
     280   data_to_send[1]                                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.041
     281   data_to_send[2]                                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.041
     282   data_to_send[3]                                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.041
     283   data_to_send[4]                                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.041
     284   data_to_send[5]                                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.041
     285   data_to_send[6]                                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.041
     286   data_to_send[7]                                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.041
     287   n_adc[0]                                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.156
     288   n_adc[0]                                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.160
     289   n_adc[1]                                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.160
     290   n_adc[2]                                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.160
     291   n_adc[3]                                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.160
     292   acquire_adcs\.n_fifo[2]                                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.168
     293   n_adc[1]                                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.168
     294   data_to_send[0]                                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.197
     295   data_to_send[1]                                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.197
     296   data_to_send[2]                                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.197
     297   data_to_send[3]                                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.197
     298   data_to_send[4]                                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.197
     299   data_to_send[5]                                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.197
     300   data_to_send[6]                                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.197
     301   data_to_send[7]                                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.197
     302   ladder_fpga_fifo8_to_usb_input[0]                                   d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.232
     303   ladder_fpga_fifo8_to_usb_input[1]                                   d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.232
     304   acquire_adcs\.n_delay[0]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.318
     305   acquire_adcs\.n_delay[1]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.318
     306   acquire_adcs\.n_delay[2]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.318
     307   acquire_adcs\.n_delay[3]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.318
     308   acquire_adcs\.n_delay[4]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.318
     309   acquire_adcs\.n_delay[5]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.318
     310   acquire_adcs\.n_delay[6]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.318
     311   acquire_adcs\.n_fifo[0]                                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.407
     312   acquire_adcs\.n_fifo[1]                                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.407
     313   acquire_adcs\.n_fifo[3]                                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.407
     314   acquire_state[0]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.407
     315   acquire_state[6]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.407
     316   n_adc[2]                                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.407
     317   n_adc[3]                                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.407
     318   ladder_fpga_fifo8_to_usb_input[0]                                   asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.449
     319   ladder_fpga_fifo8_to_usb_input[1]                                   asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.449
     320   ladder_fpga_fifo8_to_usb_input[2]                                   asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.449
     321   ladder_fpga_fifo8_to_usb_input[3]                                   asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.449
     322   ladder_fpga_fifo8_to_usb_input[4]                                   asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.461
     323   ladder_fpga_fifo8_to_usb_input[0]                                   ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.535
     324   ladder_fpga_fifo8_to_usb_input[1]                                   ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.535
     325   ladder_fpga_fifo8_to_usb_input[2]                                   ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.535
     326   ladder_fpga_fifo8_to_usb_input[3]                                   ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.535
     327   ladder_fpga_fifo8_to_usb_input[4]                                   ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.535
     328   ladder_fpga_fifo8_to_usb_input[5]                                   ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.535
     329   ladder_fpga_fifo8_to_usb_input[6]                                   ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.535
     330   ladder_fpga_fifo8_to_usb_input[7]                                   ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.535
     331   ladder_fpga_fifo8_to_usb_input[0]                                   sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.581
     332   ladder_fpga_fifo8_to_usb_input[1]                                   sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.581
     333   ladder_fpga_fifo8_to_usb_input[2]                                   sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.581
     334   ladder_fpga_fifo8_to_usb_input[3]                                   sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.581
     335   ladder_fpga_fifo8_to_usb_input[4]                                   sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.581
     336   ladder_fpga_mux_statusout[13]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.602
     337   ladder_fpga_mux_statusout[14]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.602
     338   ladder_fpga_fifo8_to_usb_input[5]                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.604
     339   ladder_fpga_fifo8_to_usb_input[6]                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.604
     340   ladder_fpga_fifo8_to_usb_input[7]                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.604
     341   ladder_fpga_mux_statusout[0]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.714
     342   ladder_fpga_mux_statusout[10]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.714
     343   ladder_fpga_mux_statusout[11]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.714
     344   ladder_fpga_mux_statusout[1]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.714
     345   ladder_fpga_mux_statusout[2]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.714
     346   ladder_fpga_mux_statusout[3]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.714
     347   ladder_fpga_mux_statusout[4]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.714
     348   ladder_fpga_mux_statusout[5]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.714
     349   ladder_fpga_mux_statusout[6]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.714
     350   ladder_fpga_mux_statusout[7]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.714
     351   ladder_fpga_mux_statusout[8]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.714
     352   ladder_fpga_mux_statusout[9]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.714
     353   ladder_fpga_mux_statusout[0]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.809
     354   ladder_fpga_mux_statusout[10]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.809
     355   ladder_fpga_mux_statusout[11]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.809
     356   ladder_fpga_mux_statusout[12]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.809
     357   ladder_fpga_mux_statusout[16]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.809
     358   ladder_fpga_mux_statusout[17]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.809
     359   ladder_fpga_mux_statusout[1]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.809
     360   ladder_fpga_mux_statusout[2]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.809
     361   ladder_fpga_mux_statusout[3]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.809
     362   ladder_fpga_mux_statusout[4]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.809
     363   ladder_fpga_mux_statusout[5]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.809
     364   ladder_fpga_mux_statusout[6]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.809
     365   ladder_fpga_mux_statusout[7]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.809
     366   ladder_fpga_mux_statusout[8]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.809
     367   ladder_fpga_mux_statusout[9]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.809
     368   ladder_fpga_mux_statusout[12]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     369   ladder_fpga_mux_statusout[16]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     370   ladder_fpga_mux_statusout[17]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     371   ladder_fpga_fifo8_to_usb_wr                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.917
     372   acquire_adcs\.n_preamble[1]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.925
     373   acquire_adcs\.n_preamble[2]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.937
     374   ladder_fpga_mux_statusout[13]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.950
     375   ladder_fpga_mux_statusout[14]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.950
     376   ladder_fpga_fifo8_from_usb_rd                                       d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.963
     377   acquire_state[2]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.089
     378   acquire_state[12]                                                   d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.100
     379   n_bytes[0]                                                          ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.156
     380   n_bytes[1]                                                          ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.156
     381   acquire_adcs\.n_preamble[3]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.176
     382   ladder_fpga_fifo8_from_usb_rd                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.191
     383   ladder_fpga_nbr_token[0]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.254
     384   ladder_fpga_nbr_token[10]                                           ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.254
     385   ladder_fpga_nbr_token[11]                                           ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.254
     386   ladder_fpga_nbr_token[1]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.254
     387   ladder_fpga_nbr_token[2]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.254
     388   ladder_fpga_nbr_token[3]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.254
     389   ladder_fpga_nbr_token[4]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.254
     390   ladder_fpga_nbr_token[5]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.254
     391   ladder_fpga_nbr_token[6]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.254
     392   ladder_fpga_nbr_token[7]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.254
     393   ladder_fpga_nbr_token[8]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.254
     394   ladder_fpga_nbr_token[9]                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.254
     395   ladder_fpga_fifo8_to_usb_input[2]                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.272
     396   ladder_fpga_fifo8_to_usb_input[3]                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.272
     397   ladder_fpga_fifo8_to_usb_input[4]                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.272
     398   acquire_state[7]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.307
     399   acquire_adcs\.n_preamble[0]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.319
     400   acquire_state[12]                                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.329
     401   ladder_fpga_mux_status_count_integer[2]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.329
     402   acquire_state[15]                                                   d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.333
     403   ladder_fpga_mux_status_count_integer[1]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.334
     404   acquire_state[15]                                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.416
     405   ladder_fpga_fifo8_to_usb_input[0]                                   asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.425
     406   ladder_fpga_fifo8_to_usb_input[1]                                   asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.425
     407   ladder_fpga_fifo8_to_usb_input[2]                                   asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.425
     408   ladder_fpga_fifo8_to_usb_input[3]                                   asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.425
     409   ladder_fpga_fifo8_to_usb_input[4]                                   asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.437
     410   ladder_fpga_nbr_token[11]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.457
     411   ladder_fpga_nbr_token[10]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.515
     412   ladder_fpga_nbr_token[9]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.573
     413   ladder_fpga_fifo8_to_usb_input[5]                                   d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.580
     414   ladder_fpga_fifo8_to_usb_input[6]                                   d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.580
     415   ladder_fpga_fifo8_to_usb_input[7]                                   d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.580
     416   acquire_state[1]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.627
     417   ladder_fpga_nbr_token[8]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.631
     418   n_convert[0]                                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.648
     419   n_convert[1]                                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.648
     420   acquire_state[8]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.659
     421   data_to_send[0]                                                     asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.671
     422   data_to_send[1]                                                     asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.671
     423   data_to_send[2]                                                     asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.671
     424   data_to_send[3]                                                     asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.671
     425   data_to_send[4]                                                     asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.671
     426   data_to_send[5]                                                     asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.671
     427   data_to_send[6]                                                     asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.671
     428   data_to_send[7]                                                     asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.671
     429   ladder_fpga_nbr_token[7]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.689
     430   ladder_fpga_mux_statusout[19]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.710
     431   acquire_adcs\.n_delay[6]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.747
     432   ladder_fpga_nbr_token[6]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.747
     433   acquire_adcs\.n_delay[5]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.805
     434   ladder_fpga_nbr_token[5]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.805
     435   data_to_send[0]                                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.818
     436   data_to_send[1]                                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.818
     437   data_to_send[2]                                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.818
     438   data_to_send[3]                                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.818
     439   data_to_send[4]                                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.818
     440   data_to_send[5]                                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.818
     441   data_to_send[6]                                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.818
     442   data_to_send[7]                                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.818
     443   data_to_send[0]                                                     d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.827
     444   data_to_send[1]                                                     d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.827
     445   data_to_send[2]                                                     d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.827
     446   data_to_send[3]                                                     d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.827
     447   data_to_send[4]                                                     d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.827
     448   data_to_send[5]                                                     d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.827
     449   data_to_send[6]                                                     d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.827
     450   data_to_send[7]                                                     d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.827
     451   ladder_fpga_mux_status_count_integer[0]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.850
     452   ladder_fpga_mux_statusout[18]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.850
     453   acquire_adcs\.n_delay[4]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.863
     454   ladder_fpga_nbr_token[4]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.863
     455   data_to_send[0]                                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.893
     456   data_to_send[1]                                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.893
     457   data_to_send[2]                                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.893
     458   data_to_send[3]                                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.893
     459   data_to_send[4]                                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.893
     460   data_to_send[5]                                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.893
     461   data_to_send[6]                                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.893
     462   data_to_send[7]                                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.893
     463   acquire_adcs\.n_delay[3]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.921
     464   ladder_fpga_nbr_token[3]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.921
     465   ladder_fpga_fifo21_rd_debug                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.921
     466   tst_holdin_echelle                                                  ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.926
     467   ladder_fpga_mux_statusout[0]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     468   ladder_fpga_mux_statusout[10]                                       sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     469   ladder_fpga_mux_statusout[11]                                       sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     470   ladder_fpga_mux_statusout[12]                                       sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     471   ladder_fpga_mux_statusout[13]                                       sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     472   ladder_fpga_mux_statusout[14]                                       sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     473   ladder_fpga_mux_statusout[16]                                       sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     474   ladder_fpga_mux_statusout[17]                                       sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     475   ladder_fpga_mux_statusout[1]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     476   ladder_fpga_mux_statusout[2]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     477   ladder_fpga_mux_statusout[3]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     478   ladder_fpga_mux_statusout[4]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     479   ladder_fpga_mux_statusout[5]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     480   ladder_fpga_mux_statusout[6]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     481   ladder_fpga_mux_statusout[7]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     482   ladder_fpga_mux_statusout[8]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     483   ladder_fpga_mux_statusout[9]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     484   switch_val[0]                                                       ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.937
     485   switch_val[1]                                                       ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.937
     486   switch_val[2]                                                       ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.937
     487   switch_val[3]                                                       ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.937
     488   acquire_adcs\.n_delay[2]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.979
     489   ladder_fpga_nbr_token[2]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.979
     490   n_bytes[1]                                                          d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.993
     491   n_bytes[0]                                                          d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.000
     492   tst_tokenin_echelle                                                 d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.035
     493   acquire_adcs\.n_delay[1]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.037
     494   ladder_fpga_nbr_token[1]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.037
     495   acquire_state[10]                                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.069
     496   acquire_state[11]                                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.075
     497   acquire_state[13]                                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.075
     498   acquire_state[14]                                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.075
     499   acquire_state[9]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.076
     500   acquire_adcs\.n_delay[0]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.097
     501   ladder_fpga_nbr_token[0]                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.097
     502   ladder_fpga_mux_statusout[12]                                       asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.293
     503   acquire_state[11]                                                   d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.319
     504   acquire_state[13]                                                   d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.319
     505   acquire_state[14]                                                   d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.319
     506   acquire_state[3]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.337
     507   acquire_state[5]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.337
     508   ladder_fpga_mux_statusout[20]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.445
     509   acquire_state[4]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.456
     510   ladder_fpga_mux_dataout[0]                                          d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     511   ladder_fpga_mux_dataout[10]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     512   ladder_fpga_mux_dataout[11]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     513   ladder_fpga_mux_dataout[12]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     514   ladder_fpga_mux_dataout[13]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     515   ladder_fpga_mux_dataout[14]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     516   ladder_fpga_mux_dataout[15]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     517   ladder_fpga_mux_dataout[16]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     518   ladder_fpga_mux_dataout[17]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     519   ladder_fpga_mux_dataout[18]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     520   ladder_fpga_mux_dataout[19]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     521   ladder_fpga_mux_dataout[1]                                          d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     522   ladder_fpga_mux_dataout[20]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     523   ladder_fpga_mux_dataout[2]                                          d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     524   ladder_fpga_mux_dataout[3]                                          d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     525   ladder_fpga_mux_dataout[4]                                          d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     526   ladder_fpga_mux_dataout[5]                                          d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     527   ladder_fpga_mux_dataout[6]                                          d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     528   ladder_fpga_mux_dataout[7]                                          d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     529   ladder_fpga_mux_dataout[8]                                          d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     530   ladder_fpga_mux_dataout[9]                                          d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.479
     531   ladder_fpga_mux_dataout[0]                                          sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     532   ladder_fpga_mux_dataout[10]                                         sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     533   ladder_fpga_mux_dataout[11]                                         sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     534   ladder_fpga_mux_dataout[12]                                         sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     535   ladder_fpga_mux_dataout[13]                                         sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     536   ladder_fpga_mux_dataout[14]                                         sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     537   ladder_fpga_mux_dataout[15]                                         sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     538   ladder_fpga_mux_dataout[16]                                         sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     539   ladder_fpga_mux_dataout[17]                                         sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     540   ladder_fpga_mux_dataout[18]                                         sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     541   ladder_fpga_mux_dataout[19]                                         sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     542   ladder_fpga_mux_dataout[1]                                          sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     543   ladder_fpga_mux_dataout[20]                                         sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     544   ladder_fpga_mux_dataout[2]                                          sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     545   ladder_fpga_mux_dataout[3]                                          sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     546   ladder_fpga_mux_dataout[4]                                          sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     547   ladder_fpga_mux_dataout[5]                                          sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     548   ladder_fpga_mux_dataout[6]                                          sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     549   ladder_fpga_mux_dataout[7]                                          sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     550   ladder_fpga_mux_dataout[8]                                          sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     551   ladder_fpga_mux_dataout[9]                                          sload    reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.649
     552   switch_val[0]                                                       d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.717
     553   switch_val[1]                                                       d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.717
     554   switch_val[2]                                                       d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.723
     555   switch_val[3]                                                       d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.723
     556   ladder_fpga_fifo8_to_usb_input[2]                                   d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.830
     557   ladder_fpga_fifo8_to_usb_input[3]                                   d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.830
     558   ladder_fpga_fifo8_to_usb_input[4]                                   d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.830
     559   ladder_fpga_mux_dataout[21]                                         d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.167
     560   ladder_fpga_mux_dataout[0]                                          asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     561   ladder_fpga_mux_dataout[10]                                         asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     562   ladder_fpga_mux_dataout[11]                                         asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     563   ladder_fpga_mux_dataout[12]                                         asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     564   ladder_fpga_mux_dataout[13]                                         asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     565   ladder_fpga_mux_dataout[14]                                         asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     566   ladder_fpga_mux_dataout[15]                                         asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     567   ladder_fpga_mux_dataout[16]                                         asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     568   ladder_fpga_mux_dataout[17]                                         asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     569   ladder_fpga_mux_dataout[18]                                         asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     570   ladder_fpga_mux_dataout[19]                                         asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     571   ladder_fpga_mux_dataout[1]                                          asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     572   ladder_fpga_mux_dataout[20]                                         asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     573   ladder_fpga_mux_dataout[2]                                          asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     574   ladder_fpga_mux_dataout[3]                                          asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     575   ladder_fpga_mux_dataout[4]                                          asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     576   ladder_fpga_mux_dataout[5]                                          asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     577   ladder_fpga_mux_dataout[6]                                          asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     578   ladder_fpga_mux_dataout[7]                                          asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     579   ladder_fpga_mux_dataout[8]                                          asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     580   ladder_fpga_mux_dataout[9]                                          asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.297
     581   comp_gestion_hybrides_v4/control_alim/gen\.0\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.633
     582   comp_gestion_hybrides_v4/control_alim/gen\.10\.latch_n/pilotage_n   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.633
     583   comp_gestion_hybrides_v4/control_alim/gen\.11\.latch_n/pilotage_n   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.633
     584   comp_gestion_hybrides_v4/control_alim/gen\.12\.latch_n/pilotage_n   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.633
     585   comp_gestion_hybrides_v4/control_alim/gen\.13\.latch_n/pilotage_n   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.633
     586   comp_gestion_hybrides_v4/control_alim/gen\.14\.latch_n/pilotage_n   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.633
     587   comp_gestion_hybrides_v4/control_alim/gen\.15\.latch_n/pilotage_n   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.633
     588   comp_gestion_hybrides_v4/control_alim/gen\.1\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.633
     589   comp_gestion_hybrides_v4/control_alim/gen\.2\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.633
     590   comp_gestion_hybrides_v4/control_alim/gen\.3\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.633
     591   comp_gestion_hybrides_v4/control_alim/gen\.4\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.633
     592   comp_gestion_hybrides_v4/control_alim/gen\.5\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.633
     593   comp_gestion_hybrides_v4/control_alim/gen\.6\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.633
     594   comp_gestion_hybrides_v4/control_alim/gen\.7\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.633
     595   comp_gestion_hybrides_v4/control_alim/gen\.8\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.633
     596   comp_gestion_hybrides_v4/control_alim/gen\.9\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.633
     597   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     598   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     599   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     600   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     601   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     602   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     603   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     604   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     605   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     606   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     607   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     608   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     609   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     610   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     611   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     612   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     613   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     614   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     615   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     616   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     617   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     618   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     619   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     620   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     621   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     622   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     623   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     624   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     625   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     626   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     627   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     628   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     629   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     630   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     631   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     632   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     633   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     634   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     635   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     636   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     637   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     638   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     639   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     640   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     641   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     642   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.621
     643   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     644   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/scan_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     645   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/scan_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     646   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/scan_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     647   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/scan_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     648   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/scan_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     649   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/scan_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     650   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     651   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     652   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     653   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     654   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     655   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     656   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     657   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     658   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     659   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     660   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     661   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     662   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     663   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     664   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     665   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     666   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     667   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     668   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     669   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     670   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     671   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     672   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     673   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     674   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     675   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     676   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     677   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     678   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     679   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     680   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     681   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     682   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     683   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     684   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     685   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     686   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     687   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     688   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     689   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     690   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     691   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     692   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     693   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     694   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     695   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     696   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     697   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     698   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     699   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     700   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     701   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     702   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     703   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     704   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     705   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     706   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     707   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     708   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     709   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     710   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     711   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     712   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     713   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     714   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     715   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     716   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     717   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     718   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     719   COMP_ladder_fpga_SC_BYPASS_REG/scan_out                             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     720   COMP_ladder_fpga_SC_DEBUG_REG/a\.0\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     721   COMP_ladder_fpga_SC_DEBUG_REG/a\.10\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     722   COMP_ladder_fpga_SC_DEBUG_REG/a\.11\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     723   COMP_ladder_fpga_SC_DEBUG_REG/a\.12\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     724   COMP_ladder_fpga_SC_DEBUG_REG/a\.13\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     725   COMP_ladder_fpga_SC_DEBUG_REG/a\.14\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     726   COMP_ladder_fpga_SC_DEBUG_REG/a\.15\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     727   COMP_ladder_fpga_SC_DEBUG_REG/a\.16\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     728   COMP_ladder_fpga_SC_DEBUG_REG/a\.17\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     729   COMP_ladder_fpga_SC_DEBUG_REG/a\.18\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     730   COMP_ladder_fpga_SC_DEBUG_REG/a\.19\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     731   COMP_ladder_fpga_SC_DEBUG_REG/a\.1\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     732   COMP_ladder_fpga_SC_DEBUG_REG/a\.20\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     733   COMP_ladder_fpga_SC_DEBUG_REG/a\.2\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     734   COMP_ladder_fpga_SC_DEBUG_REG/a\.3\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     735   COMP_ladder_fpga_SC_DEBUG_REG/a\.4\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     736   COMP_ladder_fpga_SC_DEBUG_REG/a\.5\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     737   COMP_ladder_fpga_SC_DEBUG_REG/a\.6\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     738   COMP_ladder_fpga_SC_DEBUG_REG/a\.7\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     739   COMP_ladder_fpga_SC_DEBUG_REG/a\.8\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     740   COMP_ladder_fpga_SC_DEBUG_REG/a\.9\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     741   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.0\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     742   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.10\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     743   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.11\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     744   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.12\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     745   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.13\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     746   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.14\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     747   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.15\.b\.c/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     748   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.1\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     749   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.2\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     750   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.3\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     751   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.4\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     752   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.5\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     753   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.6\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     754   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.7\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     755   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.8\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     756   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.9\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     757   COMP_ladder_fpga_SC_ETAT_REG/a\.0\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     758   COMP_ladder_fpga_SC_ETAT_REG/a\.10\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     759   COMP_ladder_fpga_SC_ETAT_REG/a\.11\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     760   COMP_ladder_fpga_SC_ETAT_REG/a\.12\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     761   COMP_ladder_fpga_SC_ETAT_REG/a\.13\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     762   COMP_ladder_fpga_SC_ETAT_REG/a\.14\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     763   COMP_ladder_fpga_SC_ETAT_REG/a\.15\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     764   COMP_ladder_fpga_SC_ETAT_REG/a\.16\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     765   COMP_ladder_fpga_SC_ETAT_REG/a\.17\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     766   COMP_ladder_fpga_SC_ETAT_REG/a\.18\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     767   COMP_ladder_fpga_SC_ETAT_REG/a\.19\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     768   COMP_ladder_fpga_SC_ETAT_REG/a\.1\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     769   COMP_ladder_fpga_SC_ETAT_REG/a\.20\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     770   COMP_ladder_fpga_SC_ETAT_REG/a\.21\.b\.c/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     771   COMP_ladder_fpga_SC_ETAT_REG/a\.2\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     772   COMP_ladder_fpga_SC_ETAT_REG/a\.3\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     773   COMP_ladder_fpga_SC_ETAT_REG/a\.4\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     774   COMP_ladder_fpga_SC_ETAT_REG/a\.5\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     775   COMP_ladder_fpga_SC_ETAT_REG/a\.6\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     776   COMP_ladder_fpga_SC_ETAT_REG/a\.7\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     777   COMP_ladder_fpga_SC_ETAT_REG/a\.8\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     778   COMP_ladder_fpga_SC_ETAT_REG/a\.9\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     779   COMP_ladder_fpga_SC_IDENT_REG/a\.0\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     780   COMP_ladder_fpga_SC_IDENT_REG/a\.1\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     781   COMP_ladder_fpga_SC_IDENT_REG/a\.2\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     782   COMP_ladder_fpga_SC_IDENT_REG/a\.3\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     783   COMP_ladder_fpga_SC_IDENT_REG/a\.4\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     784   COMP_ladder_fpga_SC_IDENT_REG/a\.5\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     785   COMP_ladder_fpga_SC_IDENT_REG/a\.6\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     786   COMP_ladder_fpga_SC_IDENT_REG/a\.7\.b\.c/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     787   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     788   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     789   COMP_ladder_fpga_SC_TEMPERATURE/a\.0\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     790   COMP_ladder_fpga_SC_TEMPERATURE/a\.10\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     791   COMP_ladder_fpga_SC_TEMPERATURE/a\.11\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     792   COMP_ladder_fpga_SC_TEMPERATURE/a\.12\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     793   COMP_ladder_fpga_SC_TEMPERATURE/a\.13\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     794   COMP_ladder_fpga_SC_TEMPERATURE/a\.14\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     795   COMP_ladder_fpga_SC_TEMPERATURE/a\.15\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     796   COMP_ladder_fpga_SC_TEMPERATURE/a\.16\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     797   COMP_ladder_fpga_SC_TEMPERATURE/a\.17\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     798   COMP_ladder_fpga_SC_TEMPERATURE/a\.18\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     799   COMP_ladder_fpga_SC_TEMPERATURE/a\.19\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     800   COMP_ladder_fpga_SC_TEMPERATURE/a\.1\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     801   COMP_ladder_fpga_SC_TEMPERATURE/a\.20\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     802   COMP_ladder_fpga_SC_TEMPERATURE/a\.21\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     803   COMP_ladder_fpga_SC_TEMPERATURE/a\.22\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     804   COMP_ladder_fpga_SC_TEMPERATURE/a\.23\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     805   COMP_ladder_fpga_SC_TEMPERATURE/a\.24\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     806   COMP_ladder_fpga_SC_TEMPERATURE/a\.25\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     807   COMP_ladder_fpga_SC_TEMPERATURE/a\.26\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     808   COMP_ladder_fpga_SC_TEMPERATURE/a\.27\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     809   COMP_ladder_fpga_SC_TEMPERATURE/a\.28\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     810   COMP_ladder_fpga_SC_TEMPERATURE/a\.29\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     811   COMP_ladder_fpga_SC_TEMPERATURE/a\.2\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     812   COMP_ladder_fpga_SC_TEMPERATURE/a\.30\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     813   COMP_ladder_fpga_SC_TEMPERATURE/a\.31\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     814   COMP_ladder_fpga_SC_TEMPERATURE/a\.32\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     815   COMP_ladder_fpga_SC_TEMPERATURE/a\.33\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     816   COMP_ladder_fpga_SC_TEMPERATURE/a\.34\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     817   COMP_ladder_fpga_SC_TEMPERATURE/a\.35\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     818   COMP_ladder_fpga_SC_TEMPERATURE/a\.36\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     819   COMP_ladder_fpga_SC_TEMPERATURE/a\.37\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     820   COMP_ladder_fpga_SC_TEMPERATURE/a\.38\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     821   COMP_ladder_fpga_SC_TEMPERATURE/a\.39\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     822   COMP_ladder_fpga_SC_TEMPERATURE/a\.3\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     823   COMP_ladder_fpga_SC_TEMPERATURE/a\.40\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     824   COMP_ladder_fpga_SC_TEMPERATURE/a\.41\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     825   COMP_ladder_fpga_SC_TEMPERATURE/a\.42\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     826   COMP_ladder_fpga_SC_TEMPERATURE/a\.43\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     827   COMP_ladder_fpga_SC_TEMPERATURE/a\.44\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     828   COMP_ladder_fpga_SC_TEMPERATURE/a\.45\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     829   COMP_ladder_fpga_SC_TEMPERATURE/a\.46\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     830   COMP_ladder_fpga_SC_TEMPERATURE/a\.47\.b\.c/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     831   COMP_ladder_fpga_SC_TEMPERATURE/a\.4\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     832   COMP_ladder_fpga_SC_TEMPERATURE/a\.5\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     833   COMP_ladder_fpga_SC_TEMPERATURE/a\.6\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     834   COMP_ladder_fpga_SC_TEMPERATURE/a\.7\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     835   COMP_ladder_fpga_SC_TEMPERATURE/a\.8\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     836   COMP_ladder_fpga_SC_TEMPERATURE/a\.9\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     837   COMP_ladder_fpga_SC_VERSION_REG/a\.0\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     838   COMP_ladder_fpga_SC_VERSION_REG/a\.10\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     839   COMP_ladder_fpga_SC_VERSION_REG/a\.11\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     840   COMP_ladder_fpga_SC_VERSION_REG/a\.12\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     841   COMP_ladder_fpga_SC_VERSION_REG/a\.13\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     842   COMP_ladder_fpga_SC_VERSION_REG/a\.14\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     843   COMP_ladder_fpga_SC_VERSION_REG/a\.15\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     844   COMP_ladder_fpga_SC_VERSION_REG/a\.16\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     845   COMP_ladder_fpga_SC_VERSION_REG/a\.17\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     846   COMP_ladder_fpga_SC_VERSION_REG/a\.18\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     847   COMP_ladder_fpga_SC_VERSION_REG/a\.19\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     848   COMP_ladder_fpga_SC_VERSION_REG/a\.1\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     849   COMP_ladder_fpga_SC_VERSION_REG/a\.20\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     850   COMP_ladder_fpga_SC_VERSION_REG/a\.21\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     851   COMP_ladder_fpga_SC_VERSION_REG/a\.22\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     852   COMP_ladder_fpga_SC_VERSION_REG/a\.23\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     853   COMP_ladder_fpga_SC_VERSION_REG/a\.24\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     854   COMP_ladder_fpga_SC_VERSION_REG/a\.25\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     855   COMP_ladder_fpga_SC_VERSION_REG/a\.26\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     856   COMP_ladder_fpga_SC_VERSION_REG/a\.2\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     857   COMP_ladder_fpga_SC_VERSION_REG/a\.3\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     858   COMP_ladder_fpga_SC_VERSION_REG/a\.4\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     859   COMP_ladder_fpga_SC_VERSION_REG/a\.5\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     860   COMP_ladder_fpga_SC_VERSION_REG/a\.6\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     861   COMP_ladder_fpga_SC_VERSION_REG/a\.7\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     862   COMP_ladder_fpga_SC_VERSION_REG/a\.8\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     863   COMP_ladder_fpga_SC_VERSION_REG/a\.9\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     864   allumage_hybride/a\.0\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     865   allumage_hybride/a\.10\.d\.e/scan_out                               ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     866   allumage_hybride/a\.11\.d\.e/scan_out                               ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     867   allumage_hybride/a\.12\.d\.e/scan_out                               ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     868   allumage_hybride/a\.13\.d\.e/scan_out                               ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     869   allumage_hybride/a\.14\.d\.e/scan_out                               ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     870   allumage_hybride/a\.15\.b\.c/scan_out                               ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     871   allumage_hybride/a\.1\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     872   allumage_hybride/a\.2\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     873   allumage_hybride/a\.3\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     874   allumage_hybride/a\.4\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     875   allumage_hybride/a\.5\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     876   allumage_hybride/a\.6\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     877   allumage_hybride/a\.7\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     878   allumage_hybride/a\.8\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     879   allumage_hybride/a\.9\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     880   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.631
     881   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/data_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.631
     882   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/data_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.631
     883   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/data_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.631
     884   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/data_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.631
     885   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/data_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.631
     886   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/data_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.631
     887   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.631
     888   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.631
     889   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.631
     890   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.631
     891   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.631
     892   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.631
     893   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.631
     894   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.631
     895   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.631
     896   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.638
     897   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.638
     898   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.638
     899   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.638
     900   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.638
     901   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.638
     902   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.638
     903   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.638
     904   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.638
     905   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.638
     906   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.638
     907   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.638
     908   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.638
     909   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.638
     910   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.638
     911   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.638
     912   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/data_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.643
     913   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/data_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.643
     914   allumage_hybride/a\.0\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.767
     915   allumage_hybride/a\.10\.d\.e/ff2_0                                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.767
     916   allumage_hybride/a\.11\.d\.e/ff2_0                                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.767
     917   allumage_hybride/a\.12\.d\.e/ff2_0                                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.767
     918   allumage_hybride/a\.13\.d\.e/ff2_0                                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.767
     919   allumage_hybride/a\.14\.d\.e/ff2_0                                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.767
     920   allumage_hybride/a\.15\.b\.c/ff2_0                                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.767
     921   allumage_hybride/a\.1\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.767
     922   allumage_hybride/a\.2\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.767
     923   allumage_hybride/a\.3\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.767
     924   allumage_hybride/a\.4\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.767
     925   allumage_hybride/a\.5\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.767
     926   allumage_hybride/a\.6\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.767
     927   allumage_hybride/a\.7\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.767
     928   allumage_hybride/a\.8\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.767
     929   allumage_hybride/a\.9\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.767
     930   allumage_hybride/a\.0\.d\.e/sc_updateDR_0x09_ret                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.019
     931   allumage_hybride/a\.10\.d\.e/sc_updateDR_0x09_9_ret                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.019
     932   allumage_hybride/a\.11\.d\.e/sc_updateDR_0x09_10_ret                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.019
     933   allumage_hybride/a\.12\.d\.e/sc_updateDR_0x09_11_ret                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.019
     934   allumage_hybride/a\.13\.d\.e/sc_updateDR_0x09_12_ret                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.019
     935   allumage_hybride/a\.14\.d\.e/sc_updateDR_0x09_13_ret                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.019
     936   allumage_hybride/a\.15\.b\.c/sc_updateDR_0x09_14_ret                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.019
     937   allumage_hybride/a\.1\.d\.e/sc_updateDR_0x09_0_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.019
     938   allumage_hybride/a\.2\.d\.e/sc_updateDR_0x09_1_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.019
     939   allumage_hybride/a\.3\.d\.e/sc_updateDR_0x09_2_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.019
     940   allumage_hybride/a\.4\.d\.e/sc_updateDR_0x09_3_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.019
     941   allumage_hybride/a\.5\.d\.e/sc_updateDR_0x09_4_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.019
     942   allumage_hybride/a\.6\.d\.e/sc_updateDR_0x09_5_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.019
     943   allumage_hybride/a\.7\.d\.e/sc_updateDR_0x09_6_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.019
     944   allumage_hybride/a\.8\.d\.e/sc_updateDR_0x09_7_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.019
     945   allumage_hybride/a\.9\.d\.e/sc_updateDR_0x09_8_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.019
     946   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x09_15                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.149
     947   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     948   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/ff1                          sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     949   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/ff1                          sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     950   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/ff1                          sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     951   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/ff1                          sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     952   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/ff1                          sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     953   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/ff1                          sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     954   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     955   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     956   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     957   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     958   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     959   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     960   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     961   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     962   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     963   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     964   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     965   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     966   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     967   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     968   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     969   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     970   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     971   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     972   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     973   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     974   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     975   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     976   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     977   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     978   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     979   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     980   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     981   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     982   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     983   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     984   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     985   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     986   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     987   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     988   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     989   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     990   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     991   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     992   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     993   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     994   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     995   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     996   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     997   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     998   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
     999   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1000   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1001   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1002   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1003   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1004   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1005   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1006   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1007   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1008   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1009   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1010   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1011   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1012   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1013   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1014   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1015   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1016   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1017   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1018   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1019   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1020   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1021   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1022   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1023   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.0\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1024   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.10\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1025   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.11\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1026   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.12\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1027   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.13\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1028   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.14\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1029   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.15\.b\.c/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1030   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.1\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1031   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.2\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1032   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.3\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1033   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.4\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1034   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.5\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1035   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.6\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1036   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.7\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1037   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.8\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1038   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.9\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1039   COMP_ladder_fpga_SC_ETAT_REG/a\.0\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1040   COMP_ladder_fpga_SC_ETAT_REG/a\.10\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1041   COMP_ladder_fpga_SC_ETAT_REG/a\.11\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1042   COMP_ladder_fpga_SC_ETAT_REG/a\.12\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1043   COMP_ladder_fpga_SC_ETAT_REG/a\.13\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1044   COMP_ladder_fpga_SC_ETAT_REG/a\.14\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1045   COMP_ladder_fpga_SC_ETAT_REG/a\.15\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1046   COMP_ladder_fpga_SC_ETAT_REG/a\.16\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1047   COMP_ladder_fpga_SC_ETAT_REG/a\.17\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1048   COMP_ladder_fpga_SC_ETAT_REG/a\.18\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1049   COMP_ladder_fpga_SC_ETAT_REG/a\.19\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1050   COMP_ladder_fpga_SC_ETAT_REG/a\.1\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1051   COMP_ladder_fpga_SC_ETAT_REG/a\.20\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1052   COMP_ladder_fpga_SC_ETAT_REG/a\.21\.b\.c/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1053   COMP_ladder_fpga_SC_ETAT_REG/a\.2\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1054   COMP_ladder_fpga_SC_ETAT_REG/a\.3\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1055   COMP_ladder_fpga_SC_ETAT_REG/a\.4\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1056   COMP_ladder_fpga_SC_ETAT_REG/a\.5\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1057   COMP_ladder_fpga_SC_ETAT_REG/a\.7\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1058   COMP_ladder_fpga_SC_ETAT_REG/a\.8\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1059   COMP_ladder_fpga_SC_ETAT_REG/a\.9\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1060   COMP_ladder_fpga_SC_IDENT_REG/a\.0\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1061   COMP_ladder_fpga_SC_IDENT_REG/a\.1\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1062   COMP_ladder_fpga_SC_IDENT_REG/a\.2\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1063   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1064   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1065   COMP_ladder_fpga_SC_TEMPERATURE/a\.0\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1066   COMP_ladder_fpga_SC_TEMPERATURE/a\.10\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1067   COMP_ladder_fpga_SC_TEMPERATURE/a\.11\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1068   COMP_ladder_fpga_SC_TEMPERATURE/a\.12\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1069   COMP_ladder_fpga_SC_TEMPERATURE/a\.13\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1070   COMP_ladder_fpga_SC_TEMPERATURE/a\.14\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1071   COMP_ladder_fpga_SC_TEMPERATURE/a\.15\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1072   COMP_ladder_fpga_SC_TEMPERATURE/a\.16\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1073   COMP_ladder_fpga_SC_TEMPERATURE/a\.17\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1074   COMP_ladder_fpga_SC_TEMPERATURE/a\.18\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1075   COMP_ladder_fpga_SC_TEMPERATURE/a\.19\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1076   COMP_ladder_fpga_SC_TEMPERATURE/a\.1\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1077   COMP_ladder_fpga_SC_TEMPERATURE/a\.20\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1078   COMP_ladder_fpga_SC_TEMPERATURE/a\.21\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1079   COMP_ladder_fpga_SC_TEMPERATURE/a\.22\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1080   COMP_ladder_fpga_SC_TEMPERATURE/a\.23\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1081   COMP_ladder_fpga_SC_TEMPERATURE/a\.24\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1082   COMP_ladder_fpga_SC_TEMPERATURE/a\.25\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1083   COMP_ladder_fpga_SC_TEMPERATURE/a\.26\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1084   COMP_ladder_fpga_SC_TEMPERATURE/a\.27\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1085   COMP_ladder_fpga_SC_TEMPERATURE/a\.28\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1086   COMP_ladder_fpga_SC_TEMPERATURE/a\.29\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1087   COMP_ladder_fpga_SC_TEMPERATURE/a\.2\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1088   COMP_ladder_fpga_SC_TEMPERATURE/a\.30\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1089   COMP_ladder_fpga_SC_TEMPERATURE/a\.31\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1090   COMP_ladder_fpga_SC_TEMPERATURE/a\.32\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1091   COMP_ladder_fpga_SC_TEMPERATURE/a\.33\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1092   COMP_ladder_fpga_SC_TEMPERATURE/a\.34\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1093   COMP_ladder_fpga_SC_TEMPERATURE/a\.35\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1094   COMP_ladder_fpga_SC_TEMPERATURE/a\.36\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1095   COMP_ladder_fpga_SC_TEMPERATURE/a\.37\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1096   COMP_ladder_fpga_SC_TEMPERATURE/a\.38\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1097   COMP_ladder_fpga_SC_TEMPERATURE/a\.39\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1098   COMP_ladder_fpga_SC_TEMPERATURE/a\.3\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1099   COMP_ladder_fpga_SC_TEMPERATURE/a\.40\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1100   COMP_ladder_fpga_SC_TEMPERATURE/a\.41\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1101   COMP_ladder_fpga_SC_TEMPERATURE/a\.42\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1102   COMP_ladder_fpga_SC_TEMPERATURE/a\.43\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1103   COMP_ladder_fpga_SC_TEMPERATURE/a\.44\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1104   COMP_ladder_fpga_SC_TEMPERATURE/a\.45\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1105   COMP_ladder_fpga_SC_TEMPERATURE/a\.46\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1106   COMP_ladder_fpga_SC_TEMPERATURE/a\.47\.b\.c/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1107   COMP_ladder_fpga_SC_TEMPERATURE/a\.4\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1108   COMP_ladder_fpga_SC_TEMPERATURE/a\.5\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1109   COMP_ladder_fpga_SC_TEMPERATURE/a\.6\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1110   COMP_ladder_fpga_SC_TEMPERATURE/a\.7\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1111   COMP_ladder_fpga_SC_TEMPERATURE/a\.8\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1112   COMP_ladder_fpga_SC_TEMPERATURE/a\.9\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1113   allumage_hybride/a\.0\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1114   allumage_hybride/a\.10\.d\.e/ff1                                    sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1115   allumage_hybride/a\.11\.d\.e/ff1                                    sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1116   allumage_hybride/a\.12\.d\.e/ff1                                    sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1117   allumage_hybride/a\.13\.d\.e/ff1                                    sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1118   allumage_hybride/a\.14\.d\.e/ff1                                    sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1119   allumage_hybride/a\.15\.b\.c/ff1                                    sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1120   allumage_hybride/a\.1\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1121   allumage_hybride/a\.2\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1122   allumage_hybride/a\.3\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1123   allumage_hybride/a\.4\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1124   allumage_hybride/a\.5\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1125   allumage_hybride/a\.6\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1126   allumage_hybride/a\.7\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1127   allumage_hybride/a\.8\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1128   allumage_hybride/a\.9\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.251
    1129   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/scan_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.281
    1130   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/scan_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.281
    1131   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/scan_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.281
    1132   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/scan_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.281
    1133   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/scan_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.281
    1134   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.310
    1135   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.310
    1136   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.310
    1137   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/data_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.310
    1138   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/data_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.310
    1139   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.310
    1140   COMP_ladder_fpga_SC_BYPASS_REG/ff1                                  sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1141   COMP_ladder_fpga_SC_DEBUG_REG/a\.0\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1142   COMP_ladder_fpga_SC_DEBUG_REG/a\.10\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1143   COMP_ladder_fpga_SC_DEBUG_REG/a\.11\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1144   COMP_ladder_fpga_SC_DEBUG_REG/a\.12\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1145   COMP_ladder_fpga_SC_DEBUG_REG/a\.13\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1146   COMP_ladder_fpga_SC_DEBUG_REG/a\.14\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1147   COMP_ladder_fpga_SC_DEBUG_REG/a\.15\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1148   COMP_ladder_fpga_SC_DEBUG_REG/a\.16\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1149   COMP_ladder_fpga_SC_DEBUG_REG/a\.17\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1150   COMP_ladder_fpga_SC_DEBUG_REG/a\.18\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1151   COMP_ladder_fpga_SC_DEBUG_REG/a\.19\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1152   COMP_ladder_fpga_SC_DEBUG_REG/a\.1\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1153   COMP_ladder_fpga_SC_DEBUG_REG/a\.20\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1154   COMP_ladder_fpga_SC_DEBUG_REG/a\.2\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1155   COMP_ladder_fpga_SC_DEBUG_REG/a\.3\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1156   COMP_ladder_fpga_SC_DEBUG_REG/a\.4\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1157   COMP_ladder_fpga_SC_DEBUG_REG/a\.5\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1158   COMP_ladder_fpga_SC_DEBUG_REG/a\.6\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1159   COMP_ladder_fpga_SC_DEBUG_REG/a\.7\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1160   COMP_ladder_fpga_SC_DEBUG_REG/a\.8\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1161   COMP_ladder_fpga_SC_DEBUG_REG/a\.9\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1162   COMP_ladder_fpga_SC_ETAT_REG/a\.6\.d\.e/ff1                         sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1163   COMP_ladder_fpga_SC_IDENT_REG/a\.3\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1164   COMP_ladder_fpga_SC_IDENT_REG/a\.6\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1165   COMP_ladder_fpga_SC_VERSION_REG/a\.0\.d\.e/ff1                      sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1166   COMP_ladder_fpga_SC_VERSION_REG/a\.10\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1167   COMP_ladder_fpga_SC_VERSION_REG/a\.11\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1168   COMP_ladder_fpga_SC_VERSION_REG/a\.12\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1169   COMP_ladder_fpga_SC_VERSION_REG/a\.14\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1170   COMP_ladder_fpga_SC_VERSION_REG/a\.15\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1171   COMP_ladder_fpga_SC_VERSION_REG/a\.16\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1172   COMP_ladder_fpga_SC_VERSION_REG/a\.17\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1173   COMP_ladder_fpga_SC_VERSION_REG/a\.19\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1174   COMP_ladder_fpga_SC_VERSION_REG/a\.20\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1175   COMP_ladder_fpga_SC_VERSION_REG/a\.21\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1176   COMP_ladder_fpga_SC_VERSION_REG/a\.22\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1177   COMP_ladder_fpga_SC_VERSION_REG/a\.23\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1178   COMP_ladder_fpga_SC_VERSION_REG/a\.25\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1179   COMP_ladder_fpga_SC_VERSION_REG/a\.2\.d\.e/ff1                      sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1180   COMP_ladder_fpga_SC_VERSION_REG/a\.3\.d\.e/ff1                      sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1181   COMP_ladder_fpga_SC_VERSION_REG/a\.5\.d\.e/ff1                      sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1182   COMP_ladder_fpga_SC_VERSION_REG/a\.6\.d\.e/ff1                      sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1183   COMP_ladder_fpga_SC_VERSION_REG/a\.7\.d\.e/ff1                      sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1184   COMP_ladder_fpga_SC_VERSION_REG/a\.8\.d\.e/ff1                      sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1185   COMP_ladder_fpga_SC_VERSION_REG/a\.9\.d\.e/ff1                      sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.332
    1186   COMP_ladder_fpga_SC_IDENT_REG/a\.4\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.388
    1187   COMP_ladder_fpga_SC_IDENT_REG/a\.5\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.388
    1188   COMP_ladder_fpga_SC_IDENT_REG/a\.7\.b\.c/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.388
    1189   COMP_ladder_fpga_SC_VERSION_REG/a\.13\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.388
    1190   COMP_ladder_fpga_SC_VERSION_REG/a\.18\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.388
    1191   COMP_ladder_fpga_SC_VERSION_REG/a\.1\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.388
    1192   COMP_ladder_fpga_SC_VERSION_REG/a\.24\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.388
    1193   COMP_ladder_fpga_SC_VERSION_REG/a\.26\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.388
    1194   COMP_ladder_fpga_SC_VERSION_REG/a\.4\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.388
    1195   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.705
    1196   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.705
    1197   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.705
    1198   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.705
    1199   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.705
    1200   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.705
    1201   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.705
    1202   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.705
    1203   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.705
    1204   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.705
    1205   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[10]     d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.710
    1206   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[2]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.710
    1207   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[4]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.710
    1208   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[6]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.710
    1209   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[8]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.710
    1210   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[11]     d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.710
    1211   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[3]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.710
    1212   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[5]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.710
    1213   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[7]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.710
    1214   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[9]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.710
    1215   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x01                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.790
    1216   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x04                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.790
    1217   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x08                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.790
    1218   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x03                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.795
    1219   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.799
    1220   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.799
    1221   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.799
    1222   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.799
    1223   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.799
    1224   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.799
    1225   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.799
    1226   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x0b                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.802
    1227   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.804
    1228   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.804
    1229   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.804
    1230   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.804
    1231   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.804
    1232   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/ff1                            d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.064
    1233   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.067
    1234   COMP_ladder_fpga_SC_ETAT_REG/a\.15\.d\.e/ff1                        asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.067
    1235   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/ff1                            d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.069
    1236   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/ff1                            d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.069
    1237   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/ff1                            d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.069
    1238   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/ff1                            d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.069
    1239   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.224
    1240   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[0]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1241   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[12]       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1242   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[13]       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1243   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[15]       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1244   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[4]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1245   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[5]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1246   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[7]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1247   COMP_ladder_fpga_SC_DEBUG_REG/a\.20\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.411
    1248   COMP_ladder_fpga_SC_TAP_CONTROL/reset_bar                           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.434
    1249   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[10]       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.434
    1250   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[11]       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.434
    1251   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[14]       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.434
    1252   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[1]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.434
    1253   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[2]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.434
    1254   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[3]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.434
    1255   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[6]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.434
    1256   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[8]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.434
    1257   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[9]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.434
    1258   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.444
    1259   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.456
    1260   COMP_ladder_fpga_SC_TAP_CONTROL/shiftIR                             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.456
    1261   COMP_ladder_fpga_SC_TAP_CONTROL/updateIR                            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.462
    1262   allumage_hybride/a\.0\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1263   allumage_hybride/a\.10\.d\.e/scan_out                               d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1264   allumage_hybride/a\.11\.d\.e/scan_out                               d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1265   allumage_hybride/a\.12\.d\.e/scan_out                               d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1266   allumage_hybride/a\.13\.d\.e/scan_out                               d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1267   allumage_hybride/a\.14\.d\.e/scan_out                               d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1268   allumage_hybride/a\.15\.b\.c/scan_out                               d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1269   allumage_hybride/a\.1\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1270   allumage_hybride/a\.2\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1271   allumage_hybride/a\.3\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1272   allumage_hybride/a\.4\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1273   allumage_hybride/a\.5\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1274   allumage_hybride/a\.6\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1275   allumage_hybride/a\.7\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1276   allumage_hybride/a\.8\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1277   allumage_hybride/a\.9\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1278   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[11]     d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.467
    1279   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[3]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.467
    1280   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[5]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.467
    1281   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[7]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.467
    1282   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[9]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.467
    1283   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[10]     d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.467
    1284   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[2]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.467
    1285   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[4]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.467
    1286   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[6]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.467
    1287   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[8]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.467
    1288   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1289   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1290   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/data_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1291   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/scan_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1292   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/data_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1293   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/scan_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1294   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/data_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1295   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/scan_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1296   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/data_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1297   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/scan_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1298   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/data_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1299   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/scan_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1300   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/data_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1301   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/scan_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1302   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1303   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1304   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1305   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1306   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1307   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1308   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1309   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1310   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1311   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1312   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1313   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1314   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1315   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1316   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1317   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1318   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1319   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1320   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1321   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1322   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1323   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1324   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1325   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1326   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1327   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1328   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1329   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1330   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1331   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1332   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1333   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1334   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1335   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1336   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1337   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1338   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1339   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1340   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1341   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1342   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1343   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1344   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1345   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1346   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1347   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1348   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1349   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1350   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1351   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1352   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1353   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1354   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1355   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1356   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1357   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1358   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1359   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1360   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1361   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1362   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1363   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1364   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1365   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1366   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1367   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1368   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1369   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1370   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1371   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1372   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1373   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1374   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1375   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1376   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1377   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1378   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1379   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1380   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1381   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1382   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1383   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1384   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1385   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1386   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1387   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1388   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1389   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1390   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1391   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1392   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1393   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1394   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1395   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1396   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1397   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1398   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1399   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1400   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1401   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1402   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1403   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1404   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1405   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1406   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1407   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1408   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1409   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1410   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1411   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1412   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1413   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1414   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1415   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1416   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1417   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1418   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1419   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1420   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1421   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1422   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1423   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1424   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1425   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1426   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1427   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1428   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1429   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1430   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1431   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1432   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1433   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1434   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1435   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1436   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1437   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1438   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1439   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1440   COMP_ladder_fpga_SC_DEBUG_REG/a\.16\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.473
    1441   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/data_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1442   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1443   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/data_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1444   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1445   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1446   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/scan_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1447   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1448   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/scan_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1449   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/data_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1450   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/scan_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1451   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/data_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1452   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/scan_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1453   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1454   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/scan_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1455   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1456   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/ff1                          d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1457   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/ff1                          d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1458   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/ff1                          d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1459   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/ff1                          d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1460   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/ff1                          d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1461   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1462   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1463   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1464   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1465   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1466   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1467   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1468   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1469   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1470   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1471   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1472   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1473   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1474   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1475   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1476   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1477   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1478   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1479   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1480   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1481   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1482   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1483   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1484   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1485   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1486   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1487   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1488   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1489   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1490   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1491   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1492   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1493   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1494   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1495   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1496   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1497   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1498   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1499   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1500   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1501   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1502   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1503   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1504   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1505   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1506   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1507   COMP_ladder_fpga_SC_BYPASS_REG/scan_out                             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1508   COMP_ladder_fpga_SC_DEBUG_REG/a\.0\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1509   COMP_ladder_fpga_SC_DEBUG_REG/a\.0\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1510   COMP_ladder_fpga_SC_DEBUG_REG/a\.10\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1511   COMP_ladder_fpga_SC_DEBUG_REG/a\.10\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1512   COMP_ladder_fpga_SC_DEBUG_REG/a\.11\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1513   COMP_ladder_fpga_SC_DEBUG_REG/a\.11\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1514   COMP_ladder_fpga_SC_DEBUG_REG/a\.12\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1515   COMP_ladder_fpga_SC_DEBUG_REG/a\.12\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1516   COMP_ladder_fpga_SC_DEBUG_REG/a\.13\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1517   COMP_ladder_fpga_SC_DEBUG_REG/a\.13\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1518   COMP_ladder_fpga_SC_DEBUG_REG/a\.14\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1519   COMP_ladder_fpga_SC_DEBUG_REG/a\.14\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1520   COMP_ladder_fpga_SC_DEBUG_REG/a\.15\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1521   COMP_ladder_fpga_SC_DEBUG_REG/a\.15\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1522   COMP_ladder_fpga_SC_DEBUG_REG/a\.16\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1523   COMP_ladder_fpga_SC_DEBUG_REG/a\.17\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1524   COMP_ladder_fpga_SC_DEBUG_REG/a\.17\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1525   COMP_ladder_fpga_SC_DEBUG_REG/a\.18\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1526   COMP_ladder_fpga_SC_DEBUG_REG/a\.18\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1527   COMP_ladder_fpga_SC_DEBUG_REG/a\.19\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1528   COMP_ladder_fpga_SC_DEBUG_REG/a\.19\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1529   COMP_ladder_fpga_SC_DEBUG_REG/a\.1\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1530   COMP_ladder_fpga_SC_DEBUG_REG/a\.1\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1531   COMP_ladder_fpga_SC_DEBUG_REG/a\.20\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1532   COMP_ladder_fpga_SC_DEBUG_REG/a\.2\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1533   COMP_ladder_fpga_SC_DEBUG_REG/a\.2\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1534   COMP_ladder_fpga_SC_DEBUG_REG/a\.3\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1535   COMP_ladder_fpga_SC_DEBUG_REG/a\.3\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1536   COMP_ladder_fpga_SC_DEBUG_REG/a\.4\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1537   COMP_ladder_fpga_SC_DEBUG_REG/a\.4\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1538   COMP_ladder_fpga_SC_DEBUG_REG/a\.5\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1539   COMP_ladder_fpga_SC_DEBUG_REG/a\.5\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1540   COMP_ladder_fpga_SC_DEBUG_REG/a\.6\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1541   COMP_ladder_fpga_SC_DEBUG_REG/a\.6\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1542   COMP_ladder_fpga_SC_DEBUG_REG/a\.7\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1543   COMP_ladder_fpga_SC_DEBUG_REG/a\.7\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1544   COMP_ladder_fpga_SC_DEBUG_REG/a\.8\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1545   COMP_ladder_fpga_SC_DEBUG_REG/a\.8\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1546   COMP_ladder_fpga_SC_DEBUG_REG/a\.9\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1547   COMP_ladder_fpga_SC_DEBUG_REG/a\.9\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1548   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.0\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1549   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.0\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1550   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.10\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1551   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.10\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1552   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.11\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1553   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.11\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1554   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.12\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1555   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.12\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1556   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.13\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1557   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.13\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1558   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.14\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1559   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.14\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1560   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.15\.b\.c/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1561   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.1\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1562   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.1\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1563   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.2\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1564   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.2\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1565   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.3\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1566   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.3\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1567   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.4\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1568   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.4\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1569   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.5\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1570   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.5\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1571   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.6\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1572   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.6\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1573   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.7\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1574   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.7\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1575   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.8\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1576   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.8\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1577   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.9\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1578   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.9\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1579   COMP_ladder_fpga_SC_ETAT_REG/a\.0\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1580   COMP_ladder_fpga_SC_ETAT_REG/a\.0\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1581   COMP_ladder_fpga_SC_ETAT_REG/a\.10\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1582   COMP_ladder_fpga_SC_ETAT_REG/a\.10\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1583   COMP_ladder_fpga_SC_ETAT_REG/a\.11\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1584   COMP_ladder_fpga_SC_ETAT_REG/a\.11\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1585   COMP_ladder_fpga_SC_ETAT_REG/a\.12\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1586   COMP_ladder_fpga_SC_ETAT_REG/a\.12\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1587   COMP_ladder_fpga_SC_ETAT_REG/a\.13\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1588   COMP_ladder_fpga_SC_ETAT_REG/a\.13\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1589   COMP_ladder_fpga_SC_ETAT_REG/a\.14\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1590   COMP_ladder_fpga_SC_ETAT_REG/a\.14\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1591   COMP_ladder_fpga_SC_ETAT_REG/a\.15\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1592   COMP_ladder_fpga_SC_ETAT_REG/a\.15\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1593   COMP_ladder_fpga_SC_ETAT_REG/a\.16\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1594   COMP_ladder_fpga_SC_ETAT_REG/a\.16\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1595   COMP_ladder_fpga_SC_ETAT_REG/a\.17\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1596   COMP_ladder_fpga_SC_ETAT_REG/a\.17\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1597   COMP_ladder_fpga_SC_ETAT_REG/a\.18\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1598   COMP_ladder_fpga_SC_ETAT_REG/a\.18\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1599   COMP_ladder_fpga_SC_ETAT_REG/a\.19\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1600   COMP_ladder_fpga_SC_ETAT_REG/a\.19\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1601   COMP_ladder_fpga_SC_ETAT_REG/a\.1\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1602   COMP_ladder_fpga_SC_ETAT_REG/a\.1\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1603   COMP_ladder_fpga_SC_ETAT_REG/a\.20\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1604   COMP_ladder_fpga_SC_ETAT_REG/a\.20\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1605   COMP_ladder_fpga_SC_ETAT_REG/a\.21\.b\.c/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1606   COMP_ladder_fpga_SC_ETAT_REG/a\.2\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1607   COMP_ladder_fpga_SC_ETAT_REG/a\.2\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1608   COMP_ladder_fpga_SC_ETAT_REG/a\.3\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1609   COMP_ladder_fpga_SC_ETAT_REG/a\.3\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1610   COMP_ladder_fpga_SC_ETAT_REG/a\.4\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1611   COMP_ladder_fpga_SC_ETAT_REG/a\.4\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1612   COMP_ladder_fpga_SC_ETAT_REG/a\.5\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1613   COMP_ladder_fpga_SC_ETAT_REG/a\.5\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1614   COMP_ladder_fpga_SC_ETAT_REG/a\.6\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1615   COMP_ladder_fpga_SC_ETAT_REG/a\.6\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1616   COMP_ladder_fpga_SC_ETAT_REG/a\.7\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1617   COMP_ladder_fpga_SC_ETAT_REG/a\.8\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1618   COMP_ladder_fpga_SC_ETAT_REG/a\.8\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1619   COMP_ladder_fpga_SC_ETAT_REG/a\.9\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1620   COMP_ladder_fpga_SC_ETAT_REG/a\.9\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1621   COMP_ladder_fpga_SC_IDENT_REG/a\.0\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1622   COMP_ladder_fpga_SC_IDENT_REG/a\.0\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1623   COMP_ladder_fpga_SC_IDENT_REG/a\.1\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1624   COMP_ladder_fpga_SC_IDENT_REG/a\.1\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1625   COMP_ladder_fpga_SC_IDENT_REG/a\.2\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1626   COMP_ladder_fpga_SC_IDENT_REG/a\.2\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1627   COMP_ladder_fpga_SC_IDENT_REG/a\.3\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1628   COMP_ladder_fpga_SC_IDENT_REG/a\.3\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1629   COMP_ladder_fpga_SC_IDENT_REG/a\.4\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1630   COMP_ladder_fpga_SC_IDENT_REG/a\.5\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1631   COMP_ladder_fpga_SC_IDENT_REG/a\.6\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1632   COMP_ladder_fpga_SC_IDENT_REG/a\.6\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1633   COMP_ladder_fpga_SC_IDENT_REG/a\.7\.b\.c/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1634   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1635   COMP_ladder_fpga_SC_TEMPERATURE/a\.0\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1636   COMP_ladder_fpga_SC_TEMPERATURE/a\.0\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1637   COMP_ladder_fpga_SC_TEMPERATURE/a\.10\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1638   COMP_ladder_fpga_SC_TEMPERATURE/a\.10\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1639   COMP_ladder_fpga_SC_TEMPERATURE/a\.11\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1640   COMP_ladder_fpga_SC_TEMPERATURE/a\.11\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1641   COMP_ladder_fpga_SC_TEMPERATURE/a\.12\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1642   COMP_ladder_fpga_SC_TEMPERATURE/a\.12\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1643   COMP_ladder_fpga_SC_TEMPERATURE/a\.13\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1644   COMP_ladder_fpga_SC_TEMPERATURE/a\.13\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1645   COMP_ladder_fpga_SC_TEMPERATURE/a\.14\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1646   COMP_ladder_fpga_SC_TEMPERATURE/a\.14\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1647   COMP_ladder_fpga_SC_TEMPERATURE/a\.15\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1648   COMP_ladder_fpga_SC_TEMPERATURE/a\.15\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1649   COMP_ladder_fpga_SC_TEMPERATURE/a\.16\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1650   COMP_ladder_fpga_SC_TEMPERATURE/a\.16\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1651   COMP_ladder_fpga_SC_TEMPERATURE/a\.17\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1652   COMP_ladder_fpga_SC_TEMPERATURE/a\.17\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1653   COMP_ladder_fpga_SC_TEMPERATURE/a\.18\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1654   COMP_ladder_fpga_SC_TEMPERATURE/a\.18\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1655   COMP_ladder_fpga_SC_TEMPERATURE/a\.19\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1656   COMP_ladder_fpga_SC_TEMPERATURE/a\.19\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1657   COMP_ladder_fpga_SC_TEMPERATURE/a\.1\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1658   COMP_ladder_fpga_SC_TEMPERATURE/a\.1\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1659   COMP_ladder_fpga_SC_TEMPERATURE/a\.20\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1660   COMP_ladder_fpga_SC_TEMPERATURE/a\.20\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1661   COMP_ladder_fpga_SC_TEMPERATURE/a\.21\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1662   COMP_ladder_fpga_SC_TEMPERATURE/a\.21\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1663   COMP_ladder_fpga_SC_TEMPERATURE/a\.22\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1664   COMP_ladder_fpga_SC_TEMPERATURE/a\.22\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1665   COMP_ladder_fpga_SC_TEMPERATURE/a\.23\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1666   COMP_ladder_fpga_SC_TEMPERATURE/a\.23\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1667   COMP_ladder_fpga_SC_TEMPERATURE/a\.24\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1668   COMP_ladder_fpga_SC_TEMPERATURE/a\.24\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1669   COMP_ladder_fpga_SC_TEMPERATURE/a\.25\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1670   COMP_ladder_fpga_SC_TEMPERATURE/a\.25\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1671   COMP_ladder_fpga_SC_TEMPERATURE/a\.26\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1672   COMP_ladder_fpga_SC_TEMPERATURE/a\.26\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1673   COMP_ladder_fpga_SC_TEMPERATURE/a\.27\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1674   COMP_ladder_fpga_SC_TEMPERATURE/a\.27\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1675   COMP_ladder_fpga_SC_TEMPERATURE/a\.28\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1676   COMP_ladder_fpga_SC_TEMPERATURE/a\.28\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1677   COMP_ladder_fpga_SC_TEMPERATURE/a\.29\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1678   COMP_ladder_fpga_SC_TEMPERATURE/a\.29\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1679   COMP_ladder_fpga_SC_TEMPERATURE/a\.2\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1680   COMP_ladder_fpga_SC_TEMPERATURE/a\.2\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1681   COMP_ladder_fpga_SC_TEMPERATURE/a\.30\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1682   COMP_ladder_fpga_SC_TEMPERATURE/a\.30\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1683   COMP_ladder_fpga_SC_TEMPERATURE/a\.31\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1684   COMP_ladder_fpga_SC_TEMPERATURE/a\.31\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1685   COMP_ladder_fpga_SC_TEMPERATURE/a\.32\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1686   COMP_ladder_fpga_SC_TEMPERATURE/a\.32\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1687   COMP_ladder_fpga_SC_TEMPERATURE/a\.33\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1688   COMP_ladder_fpga_SC_TEMPERATURE/a\.33\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1689   COMP_ladder_fpga_SC_TEMPERATURE/a\.34\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1690   COMP_ladder_fpga_SC_TEMPERATURE/a\.34\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1691   COMP_ladder_fpga_SC_TEMPERATURE/a\.35\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1692   COMP_ladder_fpga_SC_TEMPERATURE/a\.35\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1693   COMP_ladder_fpga_SC_TEMPERATURE/a\.36\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1694   COMP_ladder_fpga_SC_TEMPERATURE/a\.36\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1695   COMP_ladder_fpga_SC_TEMPERATURE/a\.37\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1696   COMP_ladder_fpga_SC_TEMPERATURE/a\.37\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1697   COMP_ladder_fpga_SC_TEMPERATURE/a\.38\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1698   COMP_ladder_fpga_SC_TEMPERATURE/a\.38\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1699   COMP_ladder_fpga_SC_TEMPERATURE/a\.39\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1700   COMP_ladder_fpga_SC_TEMPERATURE/a\.39\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1701   COMP_ladder_fpga_SC_TEMPERATURE/a\.3\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1702   COMP_ladder_fpga_SC_TEMPERATURE/a\.3\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1703   COMP_ladder_fpga_SC_TEMPERATURE/a\.40\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1704   COMP_ladder_fpga_SC_TEMPERATURE/a\.40\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1705   COMP_ladder_fpga_SC_TEMPERATURE/a\.41\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1706   COMP_ladder_fpga_SC_TEMPERATURE/a\.41\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1707   COMP_ladder_fpga_SC_TEMPERATURE/a\.42\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1708   COMP_ladder_fpga_SC_TEMPERATURE/a\.42\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1709   COMP_ladder_fpga_SC_TEMPERATURE/a\.43\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1710   COMP_ladder_fpga_SC_TEMPERATURE/a\.43\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1711   COMP_ladder_fpga_SC_TEMPERATURE/a\.44\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1712   COMP_ladder_fpga_SC_TEMPERATURE/a\.44\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1713   COMP_ladder_fpga_SC_TEMPERATURE/a\.45\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1714   COMP_ladder_fpga_SC_TEMPERATURE/a\.45\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1715   COMP_ladder_fpga_SC_TEMPERATURE/a\.46\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1716   COMP_ladder_fpga_SC_TEMPERATURE/a\.46\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1717   COMP_ladder_fpga_SC_TEMPERATURE/a\.47\.b\.c/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1718   COMP_ladder_fpga_SC_TEMPERATURE/a\.4\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1719   COMP_ladder_fpga_SC_TEMPERATURE/a\.4\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1720   COMP_ladder_fpga_SC_TEMPERATURE/a\.5\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1721   COMP_ladder_fpga_SC_TEMPERATURE/a\.5\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1722   COMP_ladder_fpga_SC_TEMPERATURE/a\.6\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1723   COMP_ladder_fpga_SC_TEMPERATURE/a\.6\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1724   COMP_ladder_fpga_SC_TEMPERATURE/a\.7\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1725   COMP_ladder_fpga_SC_TEMPERATURE/a\.7\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1726   COMP_ladder_fpga_SC_TEMPERATURE/a\.8\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1727   COMP_ladder_fpga_SC_TEMPERATURE/a\.8\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1728   COMP_ladder_fpga_SC_TEMPERATURE/a\.9\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1729   COMP_ladder_fpga_SC_TEMPERATURE/a\.9\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1730   COMP_ladder_fpga_SC_VERSION_REG/a\.0\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1731   COMP_ladder_fpga_SC_VERSION_REG/a\.0\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1732   COMP_ladder_fpga_SC_VERSION_REG/a\.10\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1733   COMP_ladder_fpga_SC_VERSION_REG/a\.10\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1734   COMP_ladder_fpga_SC_VERSION_REG/a\.11\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1735   COMP_ladder_fpga_SC_VERSION_REG/a\.11\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1736   COMP_ladder_fpga_SC_VERSION_REG/a\.12\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1737   COMP_ladder_fpga_SC_VERSION_REG/a\.12\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1738   COMP_ladder_fpga_SC_VERSION_REG/a\.13\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1739   COMP_ladder_fpga_SC_VERSION_REG/a\.14\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1740   COMP_ladder_fpga_SC_VERSION_REG/a\.14\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1741   COMP_ladder_fpga_SC_VERSION_REG/a\.15\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1742   COMP_ladder_fpga_SC_VERSION_REG/a\.15\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1743   COMP_ladder_fpga_SC_VERSION_REG/a\.16\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1744   COMP_ladder_fpga_SC_VERSION_REG/a\.16\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1745   COMP_ladder_fpga_SC_VERSION_REG/a\.17\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1746   COMP_ladder_fpga_SC_VERSION_REG/a\.17\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1747   COMP_ladder_fpga_SC_VERSION_REG/a\.18\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1748   COMP_ladder_fpga_SC_VERSION_REG/a\.19\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1749   COMP_ladder_fpga_SC_VERSION_REG/a\.19\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1750   COMP_ladder_fpga_SC_VERSION_REG/a\.1\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1751   COMP_ladder_fpga_SC_VERSION_REG/a\.20\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1752   COMP_ladder_fpga_SC_VERSION_REG/a\.20\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1753   COMP_ladder_fpga_SC_VERSION_REG/a\.21\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1754   COMP_ladder_fpga_SC_VERSION_REG/a\.21\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1755   COMP_ladder_fpga_SC_VERSION_REG/a\.22\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1756   COMP_ladder_fpga_SC_VERSION_REG/a\.22\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1757   COMP_ladder_fpga_SC_VERSION_REG/a\.23\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1758   COMP_ladder_fpga_SC_VERSION_REG/a\.23\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1759   COMP_ladder_fpga_SC_VERSION_REG/a\.24\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1760   COMP_ladder_fpga_SC_VERSION_REG/a\.25\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1761   COMP_ladder_fpga_SC_VERSION_REG/a\.25\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1762   COMP_ladder_fpga_SC_VERSION_REG/a\.26\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1763   COMP_ladder_fpga_SC_VERSION_REG/a\.2\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1764   COMP_ladder_fpga_SC_VERSION_REG/a\.2\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1765   COMP_ladder_fpga_SC_VERSION_REG/a\.3\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1766   COMP_ladder_fpga_SC_VERSION_REG/a\.3\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1767   COMP_ladder_fpga_SC_VERSION_REG/a\.4\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1768   COMP_ladder_fpga_SC_VERSION_REG/a\.5\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1769   COMP_ladder_fpga_SC_VERSION_REG/a\.5\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1770   COMP_ladder_fpga_SC_VERSION_REG/a\.6\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1771   COMP_ladder_fpga_SC_VERSION_REG/a\.6\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1772   COMP_ladder_fpga_SC_VERSION_REG/a\.7\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1773   COMP_ladder_fpga_SC_VERSION_REG/a\.7\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1774   COMP_ladder_fpga_SC_VERSION_REG/a\.8\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1775   COMP_ladder_fpga_SC_VERSION_REG/a\.8\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1776   COMP_ladder_fpga_SC_VERSION_REG/a\.9\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1777   COMP_ladder_fpga_SC_VERSION_REG/a\.9\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1778   allumage_hybride/a\.0\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1779   allumage_hybride/a\.10\.d\.e/ff1                                    d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1780   allumage_hybride/a\.11\.d\.e/ff1                                    d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1781   allumage_hybride/a\.12\.d\.e/ff1                                    d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1782   allumage_hybride/a\.13\.d\.e/ff1                                    d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1783   allumage_hybride/a\.14\.d\.e/ff1                                    d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1784   allumage_hybride/a\.1\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1785   allumage_hybride/a\.2\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1786   allumage_hybride/a\.3\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1787   allumage_hybride/a\.4\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1788   allumage_hybride/a\.5\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1789   allumage_hybride/a\.6\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1790   allumage_hybride/a\.7\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1791   allumage_hybride/a\.8\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1792   allumage_hybride/a\.9\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1793   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.0\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1794   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.12\.d\.e/ff1                      asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1795   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.13\.d\.e/ff1                      asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1796   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.15\.b\.c/ff1                      asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1797   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.4\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1798   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.5\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1799   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.7\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1800   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.502
    1801   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.10\.d\.e/ff1                      asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.525
    1802   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.11\.d\.e/ff1                      asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.525
    1803   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.14\.d\.e/ff1                      asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.525
    1804   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.1\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.525
    1805   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.2\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.525
    1806   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.3\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.525
    1807   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.6\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.525
    1808   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.8\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.525
    1809   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.9\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.525
    1810   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.536
    1811   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1812   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1813   allumage_hybride/a\.0\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1814   allumage_hybride/a\.10\.d\.e/ff1                                    asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1815   allumage_hybride/a\.11\.d\.e/ff1                                    asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1816   allumage_hybride/a\.12\.d\.e/ff1                                    asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1817   allumage_hybride/a\.13\.d\.e/ff1                                    asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1818   allumage_hybride/a\.14\.d\.e/ff1                                    asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1819   allumage_hybride/a\.15\.b\.c/ff1                                    asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1820   allumage_hybride/a\.1\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1821   allumage_hybride/a\.2\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1822   allumage_hybride/a\.3\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1823   allumage_hybride/a\.4\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1824   allumage_hybride/a\.5\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1825   allumage_hybride/a\.6\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1826   allumage_hybride/a\.7\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1827   allumage_hybride/a\.8\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1828   allumage_hybride/a\.9\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1829   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1830   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1831   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1832   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1833   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1834   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1835   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1836   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1837   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1838   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1839   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1840   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1841   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1842   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1843   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1844   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1845   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1846   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1847   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1848   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1849   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1850   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1851   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1852   COMP_ladder_fpga_SC_ETAT_REG/a\.10\.d\.e/ff1                        asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1853   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1854   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1855   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1856   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1857   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1858   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1859   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1860   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1861   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1862   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1863   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1864   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1865   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1866   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1867   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1868   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1869   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/ff1                      asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1870   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/ff1                      asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1871   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/ff1                          asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1872   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/ff1                          asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1873   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/ff1                          asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1874   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/ff1                          asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1875   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/ff1                          asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1876   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/ff1                          asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1877   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1878   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1879   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1880   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1881   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1882   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1883   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1884   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1885   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1886   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1887   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1888   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1889   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1890   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1891   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1892   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1893   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1894   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1895   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1896   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1897   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1898   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1899   COMP_ladder_fpga_SC_ETAT_REG/a\.7\.d\.e/ff1                         asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1900   comp_gestion_hybrides_v4/control_alim/gen\.0\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.584
    1901   comp_gestion_hybrides_v4/control_alim/gen\.10\.latch_n/pilotage_n   ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.584
    1902   comp_gestion_hybrides_v4/control_alim/gen\.11\.latch_n/pilotage_n   ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.584
    1903   comp_gestion_hybrides_v4/control_alim/gen\.12\.latch_n/pilotage_n   ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.584
    1904   comp_gestion_hybrides_v4/control_alim/gen\.13\.latch_n/pilotage_n   ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.584
    1905   comp_gestion_hybrides_v4/control_alim/gen\.14\.latch_n/pilotage_n   ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.584
    1906   comp_gestion_hybrides_v4/control_alim/gen\.15\.latch_n/pilotage_n   ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.584
    1907   comp_gestion_hybrides_v4/control_alim/gen\.1\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.584
    1908   comp_gestion_hybrides_v4/control_alim/gen\.2\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.584
    1909   comp_gestion_hybrides_v4/control_alim/gen\.3\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.584
    1910   comp_gestion_hybrides_v4/control_alim/gen\.4\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.584
    1911   comp_gestion_hybrides_v4/control_alim/gen\.5\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.584
    1912   comp_gestion_hybrides_v4/control_alim/gen\.6\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.584
    1913   comp_gestion_hybrides_v4/control_alim/gen\.7\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.584
    1914   comp_gestion_hybrides_v4/control_alim/gen\.8\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.584
    1915   comp_gestion_hybrides_v4/control_alim/gen\.9\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.584
    1916   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.956
    1917   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/data_out                     ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.956
    1918   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/data_out                     ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.956
    1919   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/data_out                     ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.956
    1920   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/data_out                     ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.956
    1921   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/data_out                     ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.956
    1922   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/data_out                     ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.956
    1923   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.956
    1924   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.956
    1925   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.956
    1926   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.956
    1927   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.956
    1928   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.956
    1929   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.956
    1930   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.956
    1931   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.956
    1932   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret                    d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.335
    1933   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.335
    1934   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.583
    1935   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.583
    1936   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.583
    1937   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.583
    1938   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.583
    1939   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.583
    1940   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.583
    1941   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.583
    1942   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.583
    1943   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.583
    1944   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.583
    1945   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.583
    1946   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.583
    1947   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.583
    1948   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.583
    1949   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.583
    1950   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[0]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.587
    1951   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[13]                    d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.587
    1952   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[15]                    d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.587
    1953   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.587
    1954   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[10]                    d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.711
    1955   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[3]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.711
    1956   allumage_hybride/a\.0\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.718
    1957   allumage_hybride/a\.10\.d\.e/ff2_0                                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.718
    1958   allumage_hybride/a\.11\.d\.e/ff2_0                                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.718
    1959   allumage_hybride/a\.12\.d\.e/ff2_0                                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.718
    1960   allumage_hybride/a\.13\.d\.e/ff2_0                                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.718
    1961   allumage_hybride/a\.14\.d\.e/ff2_0                                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.718
    1962   allumage_hybride/a\.15\.b\.c/ff2_0                                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.718
    1963   allumage_hybride/a\.1\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.718
    1964   allumage_hybride/a\.2\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.718
    1965   allumage_hybride/a\.3\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.718
    1966   allumage_hybride/a\.4\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.718
    1967   allumage_hybride/a\.5\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.718
    1968   allumage_hybride/a\.6\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.718
    1969   allumage_hybride/a\.7\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.718
    1970   allumage_hybride/a\.8\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.718
    1971   allumage_hybride/a\.9\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.718
    1972   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[6]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.780
    1973   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[11]                    d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.910
    1974   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1975   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1976   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1977   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1978   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1979   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1980   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1981   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1982   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1983   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1984   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1985   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1986   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1987   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1988   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1989   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1990   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1991   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1992   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1993   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1994   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1995   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1996   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1997   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1998   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.936
    1999   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[14]                    d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.963
    2000   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[9]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.963
    2001   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.967
    2002   allumage_hybride/a\.0\.d\.e/sc_updateDR_0x09_ret                    d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.970
    2003   allumage_hybride/a\.10\.d\.e/sc_updateDR_0x09_9_ret                 d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.970
    2004   allumage_hybride/a\.11\.d\.e/sc_updateDR_0x09_10_ret                d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.970
    2005   allumage_hybride/a\.12\.d\.e/sc_updateDR_0x09_11_ret                d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.970
    2006   allumage_hybride/a\.13\.d\.e/sc_updateDR_0x09_12_ret                d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.970
    2007   allumage_hybride/a\.14\.d\.e/sc_updateDR_0x09_13_ret                d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.970
    2008   allumage_hybride/a\.15\.b\.c/sc_updateDR_0x09_14_ret                d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.970
    2009   allumage_hybride/a\.1\.d\.e/sc_updateDR_0x09_0_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.970
    2010   allumage_hybride/a\.2\.d\.e/sc_updateDR_0x09_1_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.970
    2011   allumage_hybride/a\.3\.d\.e/sc_updateDR_0x09_2_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.970
    2012   allumage_hybride/a\.4\.d\.e/sc_updateDR_0x09_3_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.970
    2013   allumage_hybride/a\.5\.d\.e/sc_updateDR_0x09_4_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.970
    2014   allumage_hybride/a\.6\.d\.e/sc_updateDR_0x09_5_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.970
    2015   allumage_hybride/a\.7\.d\.e/sc_updateDR_0x09_6_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.970
    2016   allumage_hybride/a\.8\.d\.e/sc_updateDR_0x09_7_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.970
    2017   allumage_hybride/a\.9\.d\.e/sc_updateDR_0x09_8_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.970
    2018   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2019   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2020   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2021   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2022   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2023   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2024   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2025   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2026   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2027   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2028   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2029   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2030   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2031   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2032   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2033   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2034   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2035   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2036   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2037   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2038   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.999
    2039   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/data_out                 ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.022
    2040   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/data_out                 ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.022
    2041   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x09_15                 d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.100
    2042   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x03                    d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.119
    2043   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[1]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    97.162
    2044   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[12]                    d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    97.633
    2045   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[5]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    97.633
    2046   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[7]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    97.634
    2047   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x0b                    d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.747
    2048   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[2]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    97.777
    2049   COMP_ladder_fpga_SC_ETAT_REG/a\.7\.d\.e/ff1                         d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    97.849
    2050   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x01                    d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    98.105
    2051   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x04                    d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    98.168
    2052   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x08                    d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    98.168
    2053   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2054   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/ff1                          ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2055   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/ff1                          ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2056   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/ff1                          ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2057   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/ff1                          ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2058   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/ff1                          ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2059   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/ff1                          ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2060   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2061   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2062   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2063   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2064   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2065   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2066   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2067   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2068   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2069   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2070   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2071   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2072   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2073   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2074   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2075   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2076   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2077   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2078   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2079   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2080   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2081   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2082   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2083   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2084   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2085   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2086   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2087   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2088   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2089   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2090   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2091   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2092   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2093   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2094   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2095   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2096   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2097   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2098   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2099   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2100   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2101   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2102   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2103   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2104   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2105   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2106   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2107   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2108   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2109   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2110   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2111   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2112   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2113   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2114   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2115   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2116   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2117   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2118   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2119   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2120   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2121   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2122   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2123   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2124   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2125   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2126   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2127   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2128   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2129   COMP_ladder_fpga_SC_BYPASS_REG/ff1                                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2130   COMP_ladder_fpga_SC_DEBUG_REG/a\.0\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2131   COMP_ladder_fpga_SC_DEBUG_REG/a\.10\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2132   COMP_ladder_fpga_SC_DEBUG_REG/a\.11\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2133   COMP_ladder_fpga_SC_DEBUG_REG/a\.12\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2134   COMP_ladder_fpga_SC_DEBUG_REG/a\.13\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2135   COMP_ladder_fpga_SC_DEBUG_REG/a\.14\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2136   COMP_ladder_fpga_SC_DEBUG_REG/a\.15\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2137   COMP_ladder_fpga_SC_DEBUG_REG/a\.16\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2138   COMP_ladder_fpga_SC_DEBUG_REG/a\.17\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2139   COMP_ladder_fpga_SC_DEBUG_REG/a\.18\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2140   COMP_ladder_fpga_SC_DEBUG_REG/a\.19\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2141   COMP_ladder_fpga_SC_DEBUG_REG/a\.1\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2142   COMP_ladder_fpga_SC_DEBUG_REG/a\.20\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2143   COMP_ladder_fpga_SC_DEBUG_REG/a\.2\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2144   COMP_ladder_fpga_SC_DEBUG_REG/a\.3\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2145   COMP_ladder_fpga_SC_DEBUG_REG/a\.4\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2146   COMP_ladder_fpga_SC_DEBUG_REG/a\.5\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2147   COMP_ladder_fpga_SC_DEBUG_REG/a\.6\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2148   COMP_ladder_fpga_SC_DEBUG_REG/a\.7\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2149   COMP_ladder_fpga_SC_DEBUG_REG/a\.8\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2150   COMP_ladder_fpga_SC_DEBUG_REG/a\.9\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2151   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.0\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2152   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.10\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2153   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.11\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2154   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.12\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2155   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.13\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2156   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.14\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2157   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.15\.b\.c/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2158   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.1\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2159   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.2\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2160   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.3\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2161   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.4\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2162   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.5\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2163   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.6\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2164   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.7\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2165   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.8\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2166   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.9\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2167   COMP_ladder_fpga_SC_ETAT_REG/a\.0\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2168   COMP_ladder_fpga_SC_ETAT_REG/a\.10\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2169   COMP_ladder_fpga_SC_ETAT_REG/a\.11\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2170   COMP_ladder_fpga_SC_ETAT_REG/a\.12\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2171   COMP_ladder_fpga_SC_ETAT_REG/a\.13\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2172   COMP_ladder_fpga_SC_ETAT_REG/a\.14\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2173   COMP_ladder_fpga_SC_ETAT_REG/a\.15\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2174   COMP_ladder_fpga_SC_ETAT_REG/a\.16\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2175   COMP_ladder_fpga_SC_ETAT_REG/a\.17\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2176   COMP_ladder_fpga_SC_ETAT_REG/a\.18\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2177   COMP_ladder_fpga_SC_ETAT_REG/a\.19\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2178   COMP_ladder_fpga_SC_ETAT_REG/a\.1\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2179   COMP_ladder_fpga_SC_ETAT_REG/a\.20\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2180   COMP_ladder_fpga_SC_ETAT_REG/a\.21\.b\.c/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2181   COMP_ladder_fpga_SC_ETAT_REG/a\.2\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2182   COMP_ladder_fpga_SC_ETAT_REG/a\.3\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2183   COMP_ladder_fpga_SC_ETAT_REG/a\.4\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2184   COMP_ladder_fpga_SC_ETAT_REG/a\.5\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2185   COMP_ladder_fpga_SC_ETAT_REG/a\.6\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2186   COMP_ladder_fpga_SC_ETAT_REG/a\.7\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2187   COMP_ladder_fpga_SC_ETAT_REG/a\.8\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2188   COMP_ladder_fpga_SC_ETAT_REG/a\.9\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2189   COMP_ladder_fpga_SC_IDENT_REG/a\.0\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2190   COMP_ladder_fpga_SC_IDENT_REG/a\.1\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2191   COMP_ladder_fpga_SC_IDENT_REG/a\.2\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2192   COMP_ladder_fpga_SC_IDENT_REG/a\.3\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2193   COMP_ladder_fpga_SC_IDENT_REG/a\.4\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2194   COMP_ladder_fpga_SC_IDENT_REG/a\.5\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2195   COMP_ladder_fpga_SC_IDENT_REG/a\.6\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2196   COMP_ladder_fpga_SC_IDENT_REG/a\.7\.b\.c/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2197   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2198   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2199   COMP_ladder_fpga_SC_TEMPERATURE/a\.0\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2200   COMP_ladder_fpga_SC_TEMPERATURE/a\.10\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2201   COMP_ladder_fpga_SC_TEMPERATURE/a\.11\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2202   COMP_ladder_fpga_SC_TEMPERATURE/a\.12\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2203   COMP_ladder_fpga_SC_TEMPERATURE/a\.13\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2204   COMP_ladder_fpga_SC_TEMPERATURE/a\.14\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2205   COMP_ladder_fpga_SC_TEMPERATURE/a\.15\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2206   COMP_ladder_fpga_SC_TEMPERATURE/a\.16\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2207   COMP_ladder_fpga_SC_TEMPERATURE/a\.17\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2208   COMP_ladder_fpga_SC_TEMPERATURE/a\.18\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2209   COMP_ladder_fpga_SC_TEMPERATURE/a\.19\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2210   COMP_ladder_fpga_SC_TEMPERATURE/a\.1\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2211   COMP_ladder_fpga_SC_TEMPERATURE/a\.20\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2212   COMP_ladder_fpga_SC_TEMPERATURE/a\.21\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2213   COMP_ladder_fpga_SC_TEMPERATURE/a\.22\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2214   COMP_ladder_fpga_SC_TEMPERATURE/a\.23\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2215   COMP_ladder_fpga_SC_TEMPERATURE/a\.24\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2216   COMP_ladder_fpga_SC_TEMPERATURE/a\.25\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2217   COMP_ladder_fpga_SC_TEMPERATURE/a\.26\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2218   COMP_ladder_fpga_SC_TEMPERATURE/a\.27\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2219   COMP_ladder_fpga_SC_TEMPERATURE/a\.28\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2220   COMP_ladder_fpga_SC_TEMPERATURE/a\.29\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2221   COMP_ladder_fpga_SC_TEMPERATURE/a\.2\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2222   COMP_ladder_fpga_SC_TEMPERATURE/a\.30\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2223   COMP_ladder_fpga_SC_TEMPERATURE/a\.31\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2224   COMP_ladder_fpga_SC_TEMPERATURE/a\.32\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2225   COMP_ladder_fpga_SC_TEMPERATURE/a\.33\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2226   COMP_ladder_fpga_SC_TEMPERATURE/a\.34\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2227   COMP_ladder_fpga_SC_TEMPERATURE/a\.35\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2228   COMP_ladder_fpga_SC_TEMPERATURE/a\.36\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2229   COMP_ladder_fpga_SC_TEMPERATURE/a\.37\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2230   COMP_ladder_fpga_SC_TEMPERATURE/a\.38\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2231   COMP_ladder_fpga_SC_TEMPERATURE/a\.39\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2232   COMP_ladder_fpga_SC_TEMPERATURE/a\.3\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2233   COMP_ladder_fpga_SC_TEMPERATURE/a\.40\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2234   COMP_ladder_fpga_SC_TEMPERATURE/a\.41\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2235   COMP_ladder_fpga_SC_TEMPERATURE/a\.42\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2236   COMP_ladder_fpga_SC_TEMPERATURE/a\.43\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2237   COMP_ladder_fpga_SC_TEMPERATURE/a\.44\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2238   COMP_ladder_fpga_SC_TEMPERATURE/a\.45\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2239   COMP_ladder_fpga_SC_TEMPERATURE/a\.46\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2240   COMP_ladder_fpga_SC_TEMPERATURE/a\.47\.b\.c/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2241   COMP_ladder_fpga_SC_TEMPERATURE/a\.4\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2242   COMP_ladder_fpga_SC_TEMPERATURE/a\.5\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2243   COMP_ladder_fpga_SC_TEMPERATURE/a\.6\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2244   COMP_ladder_fpga_SC_TEMPERATURE/a\.7\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2245   COMP_ladder_fpga_SC_TEMPERATURE/a\.8\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2246   COMP_ladder_fpga_SC_TEMPERATURE/a\.9\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2247   COMP_ladder_fpga_SC_VERSION_REG/a\.0\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2248   COMP_ladder_fpga_SC_VERSION_REG/a\.10\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2249   COMP_ladder_fpga_SC_VERSION_REG/a\.11\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2250   COMP_ladder_fpga_SC_VERSION_REG/a\.12\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2251   COMP_ladder_fpga_SC_VERSION_REG/a\.13\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2252   COMP_ladder_fpga_SC_VERSION_REG/a\.14\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2253   COMP_ladder_fpga_SC_VERSION_REG/a\.15\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2254   COMP_ladder_fpga_SC_VERSION_REG/a\.16\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2255   COMP_ladder_fpga_SC_VERSION_REG/a\.17\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2256   COMP_ladder_fpga_SC_VERSION_REG/a\.18\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2257   COMP_ladder_fpga_SC_VERSION_REG/a\.19\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2258   COMP_ladder_fpga_SC_VERSION_REG/a\.1\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2259   COMP_ladder_fpga_SC_VERSION_REG/a\.20\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2260   COMP_ladder_fpga_SC_VERSION_REG/a\.21\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2261   COMP_ladder_fpga_SC_VERSION_REG/a\.22\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2262   COMP_ladder_fpga_SC_VERSION_REG/a\.23\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2263   COMP_ladder_fpga_SC_VERSION_REG/a\.24\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2264   COMP_ladder_fpga_SC_VERSION_REG/a\.25\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2265   COMP_ladder_fpga_SC_VERSION_REG/a\.26\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2266   COMP_ladder_fpga_SC_VERSION_REG/a\.2\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2267   COMP_ladder_fpga_SC_VERSION_REG/a\.3\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2268   COMP_ladder_fpga_SC_VERSION_REG/a\.4\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2269   COMP_ladder_fpga_SC_VERSION_REG/a\.5\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2270   COMP_ladder_fpga_SC_VERSION_REG/a\.6\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2271   COMP_ladder_fpga_SC_VERSION_REG/a\.7\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2272   COMP_ladder_fpga_SC_VERSION_REG/a\.8\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2273   COMP_ladder_fpga_SC_VERSION_REG/a\.9\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2274   allumage_hybride/a\.0\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2275   allumage_hybride/a\.10\.d\.e/ff1                                    ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2276   allumage_hybride/a\.11\.d\.e/ff1                                    ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2277   allumage_hybride/a\.12\.d\.e/ff1                                    ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2278   allumage_hybride/a\.13\.d\.e/ff1                                    ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2279   allumage_hybride/a\.14\.d\.e/ff1                                    ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2280   allumage_hybride/a\.15\.b\.c/ff1                                    ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2281   allumage_hybride/a\.1\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2282   allumage_hybride/a\.2\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2283   allumage_hybride/a\.3\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2284   allumage_hybride/a\.4\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2285   allumage_hybride/a\.5\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2286   allumage_hybride/a\.6\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2287   allumage_hybride/a\.7\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2288   allumage_hybride/a\.8\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2289   allumage_hybride/a\.9\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2290   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    98.326
    2291   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    98.326
    2292   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    98.326
    2293   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/data_out                       ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    98.326
    2294   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/data_out                       ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    98.326
    2295   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    98.326
    2296   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/ff1                            ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.960
    2297   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/ff1                            ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.960
    2298   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/ff1                            ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.960
    2299   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/ff1                            ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.960
    2300   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/ff1                            ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.960
    2301   COMP_ladder_fpga_SC_ETAT_REG/a\.12\.d\.e/ff1                        asdata   reg    System                                                         sc_tck:r                                                                                      0.000    100.000   100.297
    2302   COMP_ladder_fpga_SC_ETAT_REG/a\.8\.d\.e/ff1                         asdata   reg    System                                                         sc_tck:r                                                                                      0.000    100.000   100.297
    2303   COMP_ladder_fpga_SC_ETAT_REG/a\.9\.d\.e/ff1                         asdata   reg    System                                                         sc_tck:r                                                                                      0.000    100.000   100.297
    2304   COMP_ladder_fpga_SC_ETAT_REG/a\.11\.d\.e/ff1                        asdata   reg    System                                                         sc_tck:r                                                                                      0.000    100.000   100.303
    2305   level_shifter_dac_sdi                                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:f                                  0.000    125.000   122.048
    2306   ladder_fpga_level_shifter_dac_state_illegalpipe2                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:f                                  0.000    125.000   124.479
    2307   comp_mesure_temperature/cnt[0]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2308   comp_mesure_temperature/cnt[10]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2309   comp_mesure_temperature/cnt[11]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2310   comp_mesure_temperature/cnt[12]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2311   comp_mesure_temperature/cnt[13]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2312   comp_mesure_temperature/cnt[14]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2313   comp_mesure_temperature/cnt[15]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2314   comp_mesure_temperature/cnt[16]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2315   comp_mesure_temperature/cnt[17]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2316   comp_mesure_temperature/cnt[1]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2317   comp_mesure_temperature/cnt[2]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2318   comp_mesure_temperature/cnt[3]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2319   comp_mesure_temperature/cnt[4]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2320   comp_mesure_temperature/cnt[5]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2321   comp_mesure_temperature/cnt[6]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2322   comp_mesure_temperature/cnt[7]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2323   comp_mesure_temperature/cnt[8]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2324   comp_mesure_temperature/cnt[9]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.959
    2325   comp_mesure_temperature/temperature2[0]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.620
    2326   comp_mesure_temperature/temperature2[10]                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.620
    2327   comp_mesure_temperature/temperature2[11]                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.620
    2328   comp_mesure_temperature/temperature2[1]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.620
    2329   comp_mesure_temperature/temperature2[2]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.620
    2330   comp_mesure_temperature/temperature2[3]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.620
    2331   comp_mesure_temperature/temperature2[4]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.620
    2332   comp_mesure_temperature/temperature2[5]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.620
    2333   comp_mesure_temperature/temperature2[6]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.620
    2334   comp_mesure_temperature/temperature2[7]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.620
    2335   comp_mesure_temperature/temperature2[8]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.620
    2336   comp_mesure_temperature/temperature2[9]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.620
    2337   comp_mesure_temperature/state[8]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.642
    2338   comp_mesure_temperature/state[9]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.642
    2339   comp_mesure_temperature/state[10]                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.779
    2340   comp_mesure_temperature/temperature0[0]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.853
    2341   comp_mesure_temperature/temperature0[10]                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.853
    2342   comp_mesure_temperature/temperature0[11]                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.853
    2343   comp_mesure_temperature/temperature0[1]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.853
    2344   comp_mesure_temperature/temperature0[2]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.853
    2345   comp_mesure_temperature/temperature0[3]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.853
    2346   comp_mesure_temperature/temperature0[4]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.853
    2347   comp_mesure_temperature/temperature0[5]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.853
    2348   comp_mesure_temperature/temperature0[6]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.853
    2349   comp_mesure_temperature/temperature0[7]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.853
    2350   comp_mesure_temperature/temperature0[8]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.853
    2351   comp_mesure_temperature/temperature0[9]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.853
    2352   comp_mesure_temperature/state[0]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.898
    2353   comp_mesure_temperature/state[6]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.009
    2354   comp_mesure_temperature/state[12]                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.275
    2355   comp_mesure_temperature/state[4]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.372
    2356   comp_mesure_temperature/state[2]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.397
    2357   comp_mesure_temperature/state[11]                                   ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.495
    2358   comp_mesure_temperature/temperature1[0]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.497
    2359   comp_mesure_temperature/temperature1[10]                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.497
    2360   comp_mesure_temperature/temperature1[11]                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.497
    2361   comp_mesure_temperature/temperature1[1]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.497
    2362   comp_mesure_temperature/temperature1[2]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.497
    2363   comp_mesure_temperature/temperature1[3]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.497
    2364   comp_mesure_temperature/temperature1[4]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.497
    2365   comp_mesure_temperature/temperature1[5]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.497
    2366   comp_mesure_temperature/temperature1[6]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.497
    2367   comp_mesure_temperature/temperature1[7]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.497
    2368   comp_mesure_temperature/temperature1[8]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.497
    2369   comp_mesure_temperature/temperature1[9]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.497
    2370   comp_mesure_temperature/temperature3[0]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.635
    2371   comp_mesure_temperature/temperature3[10]                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.635
    2372   comp_mesure_temperature/temperature3[11]                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.635
    2373   comp_mesure_temperature/temperature3[1]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.635
    2374   comp_mesure_temperature/temperature3[2]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.635
    2375   comp_mesure_temperature/temperature3[3]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.635
    2376   comp_mesure_temperature/temperature3[4]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.635
    2377   comp_mesure_temperature/temperature3[5]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.635
    2378   comp_mesure_temperature/temperature3[6]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.635
    2379   comp_mesure_temperature/temperature3[7]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.635
    2380   comp_mesure_temperature/temperature3[8]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.635
    2381   comp_mesure_temperature/temperature3[9]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.635
    2382   level_shifter_dac_load_indice[2]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.737
    2383   level_shifter_dac_load_indice[0]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.976
    2384   level_shifter_dac_load_indice[1]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.976
    2385   level_shifter_dac_load_indice[3]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.976
    2386   comp_mesure_temperature/cnt[17]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.115
    2387   comp_mesure_temperature/cnt[16]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.173
    2388   comp_mesure_temperature/cnt[15]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.231
    2389   comp_mesure_temperature/temperature1[0]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.287
    2390   comp_mesure_temperature/temperature1[10]                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.287
    2391   comp_mesure_temperature/temperature1[11]                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.287
    2392   comp_mesure_temperature/temperature1[1]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.287
    2393   comp_mesure_temperature/temperature1[2]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.287
    2394   comp_mesure_temperature/temperature1[3]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.287
    2395   comp_mesure_temperature/temperature1[4]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.287
    2396   comp_mesure_temperature/temperature1[5]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.287
    2397   comp_mesure_temperature/temperature1[6]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.287
    2398   comp_mesure_temperature/temperature1[7]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.287
    2399   comp_mesure_temperature/temperature1[8]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.287
    2400   comp_mesure_temperature/temperature1[9]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.287
    2401   comp_mesure_temperature/cnt[14]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.289
    2402   ladder_fpga_level_shifter_dac_state_illegalpipe1                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.289
    2403   comp_mesure_temperature/temperature3[0]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.299
    2404   comp_mesure_temperature/temperature3[10]                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.299
    2405   comp_mesure_temperature/temperature3[11]                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.299
    2406   comp_mesure_temperature/temperature3[1]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.299
    2407   comp_mesure_temperature/temperature3[2]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.299
    2408   comp_mesure_temperature/temperature3[3]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.299
    2409   comp_mesure_temperature/temperature3[4]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.299
    2410   comp_mesure_temperature/temperature3[5]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.299
    2411   comp_mesure_temperature/temperature3[6]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.299
    2412   comp_mesure_temperature/temperature3[7]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.299
    2413   comp_mesure_temperature/temperature3[8]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.299
    2414   comp_mesure_temperature/temperature3[9]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.299
    2415   comp_mesure_temperature/cnt[13]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.347
    2416   ladder_fpga_level_shifter_dac_state[1]                              d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.376
    2417   ladder_fpga_level_shifter_dac_state[2]                              d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.376
    2418   ladder_fpga_level_shifter_dac_state[5]                              d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.376
    2419   comp_mesure_temperature/cnt[12]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.405
    2420   comp_mesure_temperature/temperature0[10]                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2421   comp_mesure_temperature/temperature0[11]                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2422   comp_mesure_temperature/temperature0[3]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2423   comp_mesure_temperature/temperature0[4]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2424   comp_mesure_temperature/temperature0[5]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2425   comp_mesure_temperature/temperature0[6]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2426   comp_mesure_temperature/temperature0[7]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2427   comp_mesure_temperature/temperature0[8]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2428   comp_mesure_temperature/temperature0[9]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2429   comp_mesure_temperature/temperature2[0]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2430   comp_mesure_temperature/temperature2[1]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2431   comp_mesure_temperature/temperature2[2]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2432   comp_mesure_temperature/temperature2[3]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2433   comp_mesure_temperature/temperature2[4]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2434   comp_mesure_temperature/temperature2[5]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2435   comp_mesure_temperature/temperature2[6]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2436   comp_mesure_temperature/temperature2[7]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2437   comp_mesure_temperature/temperature2[8]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.422
    2438   comp_mesure_temperature/cnt[11]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.463
    2439   comp_mesure_temperature/cnt[10]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.521
    2440   comp_mesure_temperature/temperature1[0]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2441   comp_mesure_temperature/temperature1[10]                            sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2442   comp_mesure_temperature/temperature1[11]                            sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2443   comp_mesure_temperature/temperature1[1]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2444   comp_mesure_temperature/temperature1[2]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2445   comp_mesure_temperature/temperature1[3]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2446   comp_mesure_temperature/temperature1[4]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2447   comp_mesure_temperature/temperature1[5]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2448   comp_mesure_temperature/temperature1[6]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2449   comp_mesure_temperature/temperature1[7]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2450   comp_mesure_temperature/temperature1[8]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2451   comp_mesure_temperature/temperature1[9]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2452   comp_mesure_temperature/temperature3[0]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2453   comp_mesure_temperature/temperature3[10]                            sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2454   comp_mesure_temperature/temperature3[11]                            sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2455   comp_mesure_temperature/temperature3[1]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2456   comp_mesure_temperature/temperature3[2]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2457   comp_mesure_temperature/temperature3[3]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2458   comp_mesure_temperature/temperature3[4]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2459   comp_mesure_temperature/temperature3[5]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2460   comp_mesure_temperature/temperature3[6]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2461   comp_mesure_temperature/temperature3[7]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2462   comp_mesure_temperature/temperature3[8]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2463   comp_mesure_temperature/temperature3[9]                             sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.537
    2464   comp_mesure_temperature/cnt[9]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.579
    2465   ladder_fpga_level_shifter_dac_state[4]                              d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.625
    2466   comp_mesure_temperature/cnt[8]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.637
    2467   comp_mesure_temperature/temperature0[0]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.674
    2468   comp_mesure_temperature/temperature0[1]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.674
    2469   comp_mesure_temperature/temperature0[2]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.674
    2470   comp_mesure_temperature/temperature2[10]                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.674
    2471   comp_mesure_temperature/temperature2[11]                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.674
    2472   comp_mesure_temperature/temperature2[9]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.674
    2473   comp_mesure_temperature/state[1]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.686
    2474   comp_mesure_temperature/state[3]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.686
    2475   comp_mesure_temperature/state[5]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.686
    2476   comp_mesure_temperature/state[7]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.686
    2477   comp_mesure_temperature/cnt[7]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.695
    2478   comp_mesure_temperature/cnt[6]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.753
    2479   level_shifter_dac_sck_en                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.801
    2480   comp_mesure_temperature/cnt[5]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.811
    2481   comp_mesure_temperature/cnt[4]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.869
    2482   level_shifter_dac_sck_en                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.904
    2483   comp_mesure_temperature/cnt[3]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.927
    2484   comp_mesure_temperature/cnt[2]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.985
    2485   comp_mesure_temperature/cnt[1]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.043
    2486   level_shifter_dac_ld_cs_n                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.065
    2487   ladder_fpga_level_shifter_dac_state[0]                              d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.081
    2488   ladder_fpga_level_shifter_dac_state[6]                              d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.081
    2489   comp_mesure_temperature/temperature_out_e                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.086
    2490   comp_mesure_temperature/cnt[0]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.103
    2491   ladder_fpga_level_shifter_dac_state[3]                              d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.434
    2492   comp_mesure_temperature/temperature3[10]                            asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.460
    2493   comp_mesure_temperature/state[11]                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.462
    2494   comp_mesure_temperature/temperature1[7]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.476
    2495   comp_mesure_temperature/temperature1[8]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.476
    2496   comp_mesure_temperature/temperature1[9]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.476
    2497   comp_mesure_temperature/temperature3[5]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.476
    2498   comp_mesure_temperature/temperature3[6]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.476
    2499   comp_mesure_temperature/temperature3[7]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.476
    2500   comp_mesure_temperature/sTemp_in                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.479
    2501   comp_mesure_temperature/temperature1[11]                            asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.491
    2502   comp_mesure_temperature/temperature1[6]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.491
    2503   comp_mesure_temperature/temperature3[4]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.491
    2504   comp_mesure_temperature/temperature3[9]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.491
    2505   comp_mesure_temperature/temperature1[10]                            asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.502
    2506   comp_mesure_temperature/temperature1[5]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.502
    2507   comp_mesure_temperature/temperature3[3]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.502
    2508   comp_mesure_temperature/temperature3[8]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.502
    2509   comp_mesure_temperature/temperature1[3]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.514
    2510   comp_mesure_temperature/temperature1[4]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.514
    2511   comp_mesure_temperature/temperature3[1]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.514
    2512   comp_mesure_temperature/temperature3[2]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.514
    2513   comp_mesure_temperature/temperature3[11]                            asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.525
    2514   comp_mesure_temperature/temperature1[2]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.547
    2515   comp_mesure_temperature/temperature3[0]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.547
    2516   comp_mesure_temperature/temperature1[0]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.553
    2517   comp_mesure_temperature/temperature1[1]                             asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.553
    2518   ladder_fpga_nbr_hold[11]                                            d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.457
    2519   ladder_fpga_nbr_test[11]                                            d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.457
    2520   ladder_fpga_nbr_hold[10]                                            d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.515
    2521   ladder_fpga_nbr_test[10]                                            d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.515
    2522   ladder_fpga_nbr_hold[9]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.573
    2523   ladder_fpga_nbr_test[9]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.573
    2524   usb_read_n_in                                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock:f                                  0.000   1000.000   998.608
    2525   ladder_fpga_nbr_hold[8]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.631
    2526   ladder_fpga_nbr_test[8]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.631
    2527   ladder_fpga_nbr_hold[7]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.689
    2528   ladder_fpga_nbr_test[7]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.689
    2529   ladder_fpga_nbr_hold[6]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.747
    2530   ladder_fpga_nbr_test[6]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.747
    2531   ladder_fpga_nbr_hold[5]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.805
    2532   ladder_fpga_nbr_test[5]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.805
    2533   ladder_fpga_nbr_hold[4]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.863
    2534   ladder_fpga_nbr_test[4]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.863
    2535   ladder_fpga_nbr_hold[3]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.921
    2536   ladder_fpga_nbr_test[3]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.921
    2537   usb_read_n_in                                                       d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock:f                                  0.000   1000.000   998.966
    2538   ladder_fpga_nbr_hold[2]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.979
    2539   ladder_fpga_nbr_test[2]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.979
    2540   ladder_fpga_nbr_hold[1]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   999.037
    2541   ladder_fpga_nbr_test[1]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   999.037
    2542   usb_write_n_in                                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock:f                                  0.000   1000.000   999.093
    2543   ladder_fpga_nbr_hold[0]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   999.097
    2544   ladder_fpga_nbr_test[0]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   999.097
    2545   usb_write_n_in                                                      d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock:f                                  0.000   1000.000   999.342


Start Points:

   Index   Instance                                                            Pin           Type   Start Clock                                                    Clock Delay     Slack
   -----   --------                                                            ---           ----   -----------                                                    -----------     -----
       1   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.192
       2   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.192
       3   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.192
       4   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.192
       5   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.192
       6   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.192
       7   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.192
       8   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.192
       9   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.192
      10   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.192
      11   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.192
      12   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.192
      13   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.192
      14   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.192
      15   ladder_fpga_busy                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     3.819
      16   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.820
      17   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.820
      18   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.820
      19   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.820
      20   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.820
      21   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.820
      22   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.820
      23   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.820
      24   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.820
      25   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.820
      26   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.820
      27   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.820
      28   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.820
      29   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.820
      30   tst_holdin_echelle                                                  q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000     3.859
      31   tst_holdin_echelle                                                  q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000     4.082
      32   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.407
      33   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.433
      34   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.433
      35   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.438
      36   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.438
      37   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.438
      38   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.438
      39   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.438
      40   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.438
      41   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.438
      42   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.438
      43   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.438
      44   tst_tokenin_echelle                                                 q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000     4.463
      45   tst_holdin_echelle                                                  q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000     4.464
      46   tst_holdin_echelle                                                  q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000     4.464
      47   tst_tokenin_echelle                                                 q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000     4.475
      48   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.482
      49   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.482
      50   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.482
      51   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.482
      52   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.482
      53   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.482
      54   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.482
      55   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.482
      56   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.482
      57   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.482
      58   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.482
      59   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.482
      60   ladder_fpga_busy                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     4.686
      61   ladder_fpga_busy                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     4.686
      62   tokenin_pulse_ok                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     4.714
      63   ladder_fpga_nbr_abort[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.720
      64   ladder_fpga_nbr_abort[10]                                           q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.720
      65   ladder_fpga_nbr_abort[11]                                           q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.720
      66   ladder_fpga_nbr_abort[1]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.720
      67   ladder_fpga_nbr_abort[2]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.720
      68   ladder_fpga_nbr_abort[3]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.720
      69   ladder_fpga_nbr_abort[4]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.720
      70   ladder_fpga_nbr_abort[5]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.720
      71   ladder_fpga_nbr_abort[6]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.720
      72   ladder_fpga_nbr_abort[7]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.720
      73   ladder_fpga_nbr_abort[8]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.720
      74   ladder_fpga_nbr_abort[9]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.720
      75   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.722
      76   ladder_fpga_adc_select_n                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.870
      77   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.877
      78   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.877
      79   ladder_fpga_adc_select_n                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.882
      80   ladder_fpga_adc_select_n                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.882
      81   ladder_fpga_adc_select_n                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.882
      82   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.951
      83   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.951
      84   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.951
      85   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.951
      86   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.951
      87   ladder_fpga_busy                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.067
      88   ladder_fpga_event_controller_state[5]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     5.082
      89   ladder_fpga_event_controller_state[5]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     5.082
      90   ladder_fpga_event_controller_state[5]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     5.082
      91   ladder_fpga_event_controller_state[5]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     5.082
      92   ladder_fpga_adc_select_n                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     5.121
      93   ladder_fpga_adc_select_n                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     5.144
      94   ladder_fpga_event_controller_state[5]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     5.238
      95   ladder_fpga_event_controller_state[5]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     5.243
      96   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     5.253
      97   ladder_fpga_event_controller_state[5]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     5.619
      98   ladder_fpga_event_controller_state_illegalpipe1                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     5.729
      99   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     100   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     101   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     102   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     103   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     104   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     105   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     106   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     107   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     108   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     109   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     110   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     111   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     112   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     113   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.854
     114   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.854
     115   ladder_fpga_adc_bit_count_cs_integer[3]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.917
     116   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.940
     117   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.074
     118   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.074
     119   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.086
     120   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.088
     121   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.088
     122   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.088
     123   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.088
     124   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.088
     125   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.088
     126   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.088
     127   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.093
     128   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     129   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     130   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     131   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     132   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     133   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     134   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     135   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     136   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     137   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     138   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     139   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     140   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     141   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     142   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.313
     143   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.320
     144   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.320
     145   ladder_fpga_adc_bit_count_cs_integer[3]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.533
     146   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.556
     147   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.556
     148   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.556
     149   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.834
     150   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.912
     151   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.912
     152   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.912
     153   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.912
     154   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.912
     155   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.912
     156   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.912
     157   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.912
     158   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.912
     159   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.912
     160   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.912
     161   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.912
     162   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.912
     163   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.912
     164   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.912
     165   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.912
     166   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     167   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     168   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     169   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     170   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     171   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     172   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     173   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     174   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     175   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     176   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     177   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     178   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     179   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     180   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     181   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     182   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     183   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     184   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     185   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     186   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.913
     187   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.924
     188   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.924
     189   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     190   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     191   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     192   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     193   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     194   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     195   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     196   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     197   ladder_fpga_nbr_rclk_echelle[8]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     198   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.935
     199   ladder_fpga_adc_bit_count_cs_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     9.969
     200   ladder_fpga_adc_bit_count_cs_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.119
     201   ladder_fpga_nbr_rclk_echelle[2]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    10.283
     202   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.312
     203   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.312
     204   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.328
     205   ladder_fpga_nbr_rclk_echelle[2]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    10.341
     206   ladder_fpga_adc_bit_count_cs_integer[3]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.395
     207   ladder_fpga_adc_bit_count_cs_integer[3]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.395
     208   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.448
     209   ladder_fpga_adc_bit_count_cs_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.500
     210   ladder_fpga_nbr_rclk_echelle[2]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    10.515
     211   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.573
     212   ladder_fpga_nbr_rclk_echelle[2]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    10.589
     213   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.688
     214   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.694
     215   ladder_fpga_adc_bit_count_cs_integer[3]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.777
     216   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.792
     217   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.792
     218   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.792
     219   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.792
     220   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.792
     221   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.792
     222   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.792
     223   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.792
     224   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.792
     225   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.792
     226   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.792
     227   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.792
     228   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    10.835
     229   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    10.893
     230   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.941
     231   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    10.951
     232   ladder_fpga_nbr_abort[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.957
     233   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.009
     234   ladder_fpga_nbr_abort[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.015
     235   comp_mesure_temperature/temperature3[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.055
     236   comp_mesure_temperature/temperature3[10]                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.055
     237   comp_mesure_temperature/temperature3[11]                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.055
     238   comp_mesure_temperature/temperature3[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.055
     239   comp_mesure_temperature/temperature3[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.055
     240   comp_mesure_temperature/temperature3[3]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.055
     241   comp_mesure_temperature/temperature3[4]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.055
     242   comp_mesure_temperature/temperature3[5]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.055
     243   comp_mesure_temperature/temperature3[6]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.055
     244   comp_mesure_temperature/temperature3[7]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.055
     245   comp_mesure_temperature/temperature3[8]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.055
     246   comp_mesure_temperature/temperature3[9]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.055
     247   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.067
     248   ladder_fpga_nbr_abort[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.073
     249   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.125
     250   ladder_fpga_nbr_abort[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.131
     251   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.183
     252   ladder_fpga_nbr_abort[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.189
     253   tokenin_pulse_duration[3]                                           q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.199
     254   tokenin_pulse_duration[3]                                           q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.199
     255   tokenin_pulse_duration[0]                                           q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.199
     256   tokenin_pulse_duration[0]                                           q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.199
     257   tokenin_pulse_duration[3]                                           q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.199
     258   ladder_fpga_event_controller_state[5]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.236
     259   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.241
     260   ladder_fpga_nbr_abort[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.247
     261   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.299
     262   ladder_fpga_nbr_abort[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.305
     263   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.357
     264   ladder_fpga_nbr_abort[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.363
     265   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.415
     266   ladder_fpga_nbr_abort[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.421
     267   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.473
     268   ladder_fpga_nbr_abort[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.479
     269   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.531
     270   ladder_fpga_nbr_abort[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.537
     271   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.591
     272   ladder_fpga_nbr_abort[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.597
     273   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.945
     274   ladder_fpga_busy                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.945
     275   acquire_state_illegalpipe1                                          q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    11.979
     276   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    20.602
     277   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    20.602
     278   acquire_state[15]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    21.049
     279   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.041
     280   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.041
     281   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.041
     282   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.041
     283   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.041
     284   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.041
     285   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.041
     286   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.041
     287   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.156
     288   acquire_adcs\.n_preamble[2]                                         q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.160
     289   acquire_adcs\.n_preamble[2]                                         q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.160
     290   acquire_adcs\.n_preamble[2]                                         q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.160
     291   acquire_adcs\.n_preamble[2]                                         q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.160
     292   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.168
     293   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.168
     294   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.197
     295   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.197
     296   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.197
     297   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.197
     298   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.197
     299   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.197
     300   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.197
     301   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.197
     302   GEN_ADC_RESULTS\.11\.shift_adc_i/LPM_SHIFTREG_component             q[8]          reg    System                                                               0.000    22.232
     303   GEN_ADC_RESULTS\.11\.shift_adc_i/LPM_SHIFTREG_component             q[9]          reg    System                                                               0.000    22.232
     304   acquire_adcs\.n_delay[1]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.318
     305   acquire_adcs\.n_delay[1]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.318
     306   acquire_adcs\.n_delay[1]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.318
     307   acquire_adcs\.n_delay[1]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.318
     308   acquire_adcs\.n_delay[1]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.318
     309   acquire_adcs\.n_delay[1]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.318
     310   acquire_adcs\.n_delay[1]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.318
     311   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.407
     312   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.407
     313   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.407
     314   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.407
     315   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.407
     316   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.407
     317   n_adc[1]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.407
     318   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.449
     319   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.449
     320   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.449
     321   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.449
     322   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.461
     323   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.535
     324   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.535
     325   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.535
     326   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.535
     327   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.535
     328   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.535
     329   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.535
     330   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.535
     331   acquire_state[7]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.581
     332   acquire_state[7]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.581
     333   acquire_state[7]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.581
     334   acquire_state[7]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.581
     335   acquire_state[7]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.581
     336   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.602
     337   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.602
     338   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.604
     339   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.604
     340   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.604
     341   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.714
     342   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.714
     343   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.714
     344   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.714
     345   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.714
     346   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.714
     347   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.714
     348   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.714
     349   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.714
     350   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.714
     351   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.714
     352   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.714
     353   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.809
     354   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.809
     355   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.809
     356   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.809
     357   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.809
     358   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.809
     359   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.809
     360   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.809
     361   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.809
     362   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.809
     363   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.809
     364   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.809
     365   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.809
     366   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.809
     367   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.809
     368   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     369   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     370   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     371   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.917
     372   acquire_adcs\.n_preamble[2]                                         q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.925
     373   acquire_adcs\.n_preamble[2]                                         q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.937
     374   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.950
     375   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.950
     376   comp_mega_func_fifo8_from_usb/dcfifo_component                      q[2]          reg    System                                                               0.000    22.963
     377   acquire_adcs\.n_delay[1]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.089
     378   comp_mega_func_fifo8_from_usb/dcfifo_component                      q[2]          reg    System                                                               0.000    23.100
     379   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.156
     380   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.156
     381   acquire_adcs\.n_preamble[2]                                         q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.176
     382   acquire_state[13]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.191
     383   acquire_state[9]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.254
     384   acquire_state[9]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.254
     385   acquire_state[9]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.254
     386   acquire_state[9]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.254
     387   acquire_state[9]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.254
     388   acquire_state[9]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.254
     389   acquire_state[9]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.254
     390   acquire_state[9]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.254
     391   acquire_state[9]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.254
     392   acquire_state[9]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.254
     393   acquire_state[9]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.254
     394   acquire_state[9]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.254
     395   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.272
     396   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.272
     397   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.272
     398   acquire_adcs\.n_preamble[2]                                         q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.307
     399   acquire_adcs\.n_preamble[2]                                         q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.319
     400   acquire_state[13]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.329
     401   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.329
     402   comp_mega_func_fifo8_from_usb/dcfifo_component                      q[2]          reg    System                                                               0.000    23.333
     403   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.334
     404   acquire_adcs\.n_fifo[3]                                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.416
     405   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[8]          reg    System                                                               0.000    23.425
     406   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[9]          reg    System                                                               0.000    23.425
     407   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[10]         reg    System                                                               0.000    23.425
     408   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[11]         reg    System                                                               0.000    23.425
     409   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[12]         reg    System                                                               0.000    23.437
     410   ladder_fpga_nbr_token[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.457
     411   ladder_fpga_nbr_token[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.515
     412   ladder_fpga_nbr_token[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.573
     413   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[13]         reg    System                                                               0.000    23.580
     414   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[14]         reg    System                                                               0.000    23.580
     415   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[15]         reg    System                                                               0.000    23.580
     416   acquire_state[2]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.627
     417   ladder_fpga_nbr_token[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.631
     418   acquire_state[9]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.648
     419   acquire_state[9]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.648
     420   acquire_state[9]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.659
     421   GEN_ADC_RESULTS\.7\.shift_adc_i/LPM_SHIFTREG_component              q[0]          reg    System                                                               0.000    23.671
     422   GEN_ADC_RESULTS\.7\.shift_adc_i/LPM_SHIFTREG_component              q[1]          reg    System                                                               0.000    23.671
     423   GEN_ADC_RESULTS\.7\.shift_adc_i/LPM_SHIFTREG_component              q[2]          reg    System                                                               0.000    23.671
     424   GEN_ADC_RESULTS\.7\.shift_adc_i/LPM_SHIFTREG_component              q[3]          reg    System                                                               0.000    23.671
     425   GEN_ADC_RESULTS\.7\.shift_adc_i/LPM_SHIFTREG_component              q[4]          reg    System                                                               0.000    23.671
     426   GEN_ADC_RESULTS\.7\.shift_adc_i/LPM_SHIFTREG_component              q[5]          reg    System                                                               0.000    23.671
     427   GEN_ADC_RESULTS\.7\.shift_adc_i/LPM_SHIFTREG_component              q[6]          reg    System                                                               0.000    23.671
     428   GEN_ADC_RESULTS\.7\.shift_adc_i/LPM_SHIFTREG_component              q[7]          reg    System                                                               0.000    23.671
     429   ladder_fpga_nbr_token[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.689
     430   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.710
     431   acquire_adcs\.n_delay[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.747
     432   ladder_fpga_nbr_token[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.747
     433   acquire_adcs\.n_delay[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.805
     434   ladder_fpga_nbr_token[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.805
     435   acquire_state[6]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.818
     436   acquire_state[6]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.818
     437   acquire_state[6]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.818
     438   acquire_state[6]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.818
     439   acquire_state[6]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.818
     440   acquire_state[6]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.818
     441   acquire_state[6]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.818
     442   acquire_state[6]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.818
     443   GEN_ADC_RESULTS\.15\.shift_adc_i/LPM_SHIFTREG_component             q[0]          reg    System                                                               0.000    23.827
     444   GEN_ADC_RESULTS\.15\.shift_adc_i/LPM_SHIFTREG_component             q[1]          reg    System                                                               0.000    23.827
     445   GEN_ADC_RESULTS\.15\.shift_adc_i/LPM_SHIFTREG_component             q[2]          reg    System                                                               0.000    23.827
     446   GEN_ADC_RESULTS\.15\.shift_adc_i/LPM_SHIFTREG_component             q[3]          reg    System                                                               0.000    23.827
     447   GEN_ADC_RESULTS\.15\.shift_adc_i/LPM_SHIFTREG_component             q[4]          reg    System                                                               0.000    23.827
     448   GEN_ADC_RESULTS\.15\.shift_adc_i/LPM_SHIFTREG_component             q[5]          reg    System                                                               0.000    23.827
     449   GEN_ADC_RESULTS\.15\.shift_adc_i/LPM_SHIFTREG_component             q[6]          reg    System                                                               0.000    23.827
     450   GEN_ADC_RESULTS\.15\.shift_adc_i/LPM_SHIFTREG_component             q[7]          reg    System                                                               0.000    23.827
     451   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.850
     452   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.850
     453   acquire_adcs\.n_delay[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.863
     454   ladder_fpga_nbr_token[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.863
     455   n_adc[3]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.893
     456   n_adc[3]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.893
     457   n_adc[3]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.893
     458   n_adc[3]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.893
     459   n_adc[3]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.893
     460   n_adc[3]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.893
     461   n_adc[3]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.893
     462   n_adc[3]                                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.893
     463   acquire_adcs\.n_delay[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.921
     464   ladder_fpga_nbr_token[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.921
     465   acquire_state[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.921
     466   acquire_state[10]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.926
     467   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     468   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     469   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     470   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     471   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     472   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     473   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     474   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     475   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     476   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     477   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     478   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     479   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     480   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     481   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     482   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     483   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     484   acquire_state[11]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.937
     485   acquire_state[11]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.937
     486   acquire_state[11]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.937
     487   acquire_state[11]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.937
     488   acquire_adcs\.n_delay[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.979
     489   ladder_fpga_nbr_token[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.979
     490   n_bytes[0]                                                          q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.993
     491   n_bytes[0]                                                          q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.000
     492   acquire_state[9]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.035
     493   acquire_adcs\.n_delay[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.037
     494   ladder_fpga_nbr_token[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.037
     495   acquire_state[10]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.069
     496   acquire_state[12]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.075
     497   acquire_state[14]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.075
     498   acquire_state[14]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.075
     499   acquire_state[10]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.076
     500   acquire_adcs\.n_delay[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.097
     501   ladder_fpga_nbr_token[0]                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.097
     502   comp_mega_func_pll_40MHz_switchover_cycloneIII/altpll_component     activeclock   reg    System                                                               0.000    24.293
     503   comp_mega_func_fifo8_from_usb/dcfifo_component                      rdempty       reg    System                                                               0.000    24.319
     504   comp_mega_func_fifo8_from_usb/dcfifo_component                      rdempty       reg    System                                                               0.000    24.319
     505   comp_mega_func_fifo8_from_usb/dcfifo_component                      rdempty       reg    System                                                               0.000    24.319
     506   acquire_state[4]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.337
     507   acquire_state[6]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.337
     508   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.445
     509   acquire_state[5]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.456
     510   ladder_fpga_mux_statusout[0]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     511   ladder_fpga_mux_statusout[10]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     512   ladder_fpga_mux_statusout[11]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     513   ladder_fpga_mux_statusout[12]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     514   ladder_fpga_mux_statusout[13]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     515   ladder_fpga_mux_statusout[14]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     516   ladder_fpga_mux_statusout[15]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     517   ladder_fpga_mux_statusout[16]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     518   ladder_fpga_mux_statusout[17]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     519   ladder_fpga_mux_statusout[18]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     520   ladder_fpga_mux_statusout[19]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     521   ladder_fpga_mux_statusout[1]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     522   ladder_fpga_mux_statusout[20]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     523   ladder_fpga_mux_statusout[2]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     524   ladder_fpga_mux_statusout[3]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     525   ladder_fpga_mux_statusout[4]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     526   ladder_fpga_mux_statusout[5]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     527   ladder_fpga_mux_statusout[6]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     528   ladder_fpga_mux_statusout[7]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     529   ladder_fpga_mux_statusout[8]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     530   ladder_fpga_mux_statusout[9]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.479
     531   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     532   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     533   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     534   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     535   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     536   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     537   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     538   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     539   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     540   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     541   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     542   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     543   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     544   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     545   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     546   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     547   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     548   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     549   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     550   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     551   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    24.649
     552   comp_mega_func_fifo8_from_usb/dcfifo_component                      q[0]          reg    System                                                               0.000    24.717
     553   comp_mega_func_fifo8_from_usb/dcfifo_component                      q[1]          reg    System                                                               0.000    24.717
     554   comp_mega_func_fifo8_from_usb/dcfifo_component                      q[2]          reg    System                                                               0.000    24.723
     555   comp_mega_func_fifo8_from_usb/dcfifo_component                      q[3]          reg    System                                                               0.000    24.723
     556   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[18]         reg    System                                                               0.000    24.830
     557   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[19]         reg    System                                                               0.000    24.830
     558   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[20]         reg    System                                                               0.000    24.830
     559   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    25.167
     560   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[0]          reg    System                                                               0.000    25.297
     561   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[10]         reg    System                                                               0.000    25.297
     562   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[11]         reg    System                                                               0.000    25.297
     563   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[12]         reg    System                                                               0.000    25.297
     564   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[13]         reg    System                                                               0.000    25.297
     565   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[14]         reg    System                                                               0.000    25.297
     566   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[15]         reg    System                                                               0.000    25.297
     567   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[16]         reg    System                                                               0.000    25.297
     568   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[17]         reg    System                                                               0.000    25.297
     569   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[18]         reg    System                                                               0.000    25.297
     570   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[19]         reg    System                                                               0.000    25.297
     571   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[1]          reg    System                                                               0.000    25.297
     572   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[20]         reg    System                                                               0.000    25.297
     573   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[2]          reg    System                                                               0.000    25.297
     574   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[3]          reg    System                                                               0.000    25.297
     575   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[4]          reg    System                                                               0.000    25.297
     576   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[5]          reg    System                                                               0.000    25.297
     577   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[6]          reg    System                                                               0.000    25.297
     578   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[7]          reg    System                                                               0.000    25.297
     579   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[8]          reg    System                                                               0.000    25.297
     580   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[9]          reg    System                                                               0.000    25.297
     581   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.633
     582   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.633
     583   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.633
     584   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.633
     585   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.633
     586   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.633
     587   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.633
     588   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.633
     589   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.633
     590   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.633
     591   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.633
     592   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.633
     593   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.633
     594   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.633
     595   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.633
     596   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.633
     597   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     598   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     599   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     600   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     601   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     602   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     603   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     604   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     605   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     606   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     607   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     608   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     609   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     610   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     611   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     612   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     613   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     614   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     615   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     616   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     617   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     618   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     619   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     620   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     621   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     622   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     623   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     624   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     625   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     626   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     627   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     628   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     629   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     630   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     631   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     632   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     633   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     634   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     635   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     636   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     637   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     638   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     639   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     640   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     641   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     642   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.621
     643   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     644   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     645   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     646   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     647   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     648   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     649   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     650   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     651   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     652   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     653   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     654   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     655   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     656   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     657   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     658   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     659   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     660   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     661   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     662   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     663   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     664   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     665   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     666   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     667   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     668   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     669   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     670   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     671   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     672   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     673   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     674   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     675   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     676   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     677   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     678   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     679   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     680   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     681   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     682   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     683   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     684   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     685   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     686   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     687   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     688   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     689   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     690   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     691   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     692   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     693   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     694   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     695   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     696   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     697   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     698   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     699   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     700   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     701   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     702   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     703   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     704   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     705   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     706   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     707   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     708   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     709   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     710   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     711   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     712   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     713   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     714   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     715   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     716   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     717   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     718   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     719   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     720   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     721   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     722   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     723   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     724   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     725   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     726   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     727   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     728   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     729   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     730   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     731   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     732   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     733   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     734   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     735   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     736   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     737   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     738   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     739   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     740   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     741   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     742   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     743   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     744   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     745   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     746   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     747   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     748   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     749   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     750   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     751   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     752   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     753   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     754   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     755   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     756   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     757   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     758   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     759   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     760   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     761   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     762   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     763   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     764   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     765   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     766   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     767   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     768   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     769   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     770   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     771   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     772   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     773   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     774   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     775   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     776   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     777   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     778   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     779   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     780   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     781   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     782   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     783   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     784   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     785   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     786   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     787   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     788   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     789   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     790   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     791   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     792   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     793   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     794   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     795   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     796   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     797   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     798   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     799   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     800   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     801   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     802   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     803   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     804   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     805   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     806   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     807   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     808   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     809   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     810   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     811   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     812   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     813   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     814   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     815   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     816   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     817   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     818   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     819   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     820   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     821   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     822   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     823   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     824   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     825   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     826   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     827   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     828   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     829   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     830   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     831   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     832   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     833   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     834   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     835   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     836   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     837   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     838   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     839   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     840   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     841   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     842   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     843   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     844   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     845   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     846   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     847   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     848   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     849   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     850   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     851   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     852   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     853   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     854   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     855   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     856   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     857   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     858   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     859   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     860   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     861   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     862   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     863   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     864   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     865   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     866   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     867   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     868   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     869   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     870   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     871   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     872   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     873   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     874   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     875   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     876   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     877   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     878   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     879   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.627
     880   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.631
     881   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.631
     882   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.631
     883   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.631
     884   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.631
     885   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.631
     886   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.631
     887   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.631
     888   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.631
     889   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.631
     890   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.631
     891   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.631
     892   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.631
     893   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.631
     894   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.631
     895   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.631
     896   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.638
     897   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.638
     898   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.638
     899   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.638
     900   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.638
     901   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.638
     902   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.638
     903   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.638
     904   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.638
     905   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.638
     906   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.638
     907   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.638
     908   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.638
     909   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.638
     910   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.638
     911   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.638
     912   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.643
     913   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.643
     914   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.767
     915   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.767
     916   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.767
     917   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.767
     918   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.767
     919   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.767
     920   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.767
     921   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.767
     922   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.767
     923   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.767
     924   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.767
     925   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.767
     926   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.767
     927   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.767
     928   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.767
     929   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.767
     930   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.019
     931   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.019
     932   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.019
     933   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.019
     934   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.019
     935   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.019
     936   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.019
     937   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.019
     938   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.019
     939   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.019
     940   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.019
     941   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.019
     942   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.019
     943   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.019
     944   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.019
     945   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.019
     946   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.149
     947   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     948   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     949   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     950   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     951   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     952   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     953   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     954   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     955   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     956   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     957   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     958   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     959   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     960   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     961   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     962   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     963   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     964   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     965   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     966   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     967   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     968   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     969   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     970   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     971   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     972   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     973   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     974   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     975   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     976   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     977   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     978   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     979   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     980   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     981   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     982   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     983   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     984   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     985   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     986   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     987   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     988   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     989   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     990   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     991   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     992   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     993   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     994   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     995   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     996   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     997   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     998   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
     999   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1000   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1001   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1002   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1003   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1004   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1005   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1006   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1007   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1008   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1009   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1010   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1011   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1012   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1013   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1014   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1015   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1016   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1017   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1018   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1019   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1020   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1021   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1022   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1023   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1024   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1025   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1026   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1027   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1028   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1029   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1030   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1031   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1032   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1033   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1034   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1035   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1036   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1037   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1038   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1039   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1040   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1041   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1042   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1043   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1044   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1045   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1046   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1047   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1048   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1049   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1050   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1051   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1052   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1053   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1054   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1055   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1056   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1057   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1058   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1059   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1060   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1061   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1062   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1063   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1064   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1065   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1066   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1067   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1068   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1069   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1070   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1071   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1072   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1073   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1074   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1075   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1076   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1077   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1078   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1079   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1080   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1081   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1082   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1083   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1084   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1085   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1086   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1087   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1088   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1089   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1090   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1091   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1092   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1093   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1094   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1095   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1096   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1097   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1098   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1099   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1100   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1101   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1102   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1103   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1104   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1105   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1106   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1107   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1108   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1109   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1110   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1111   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1112   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1113   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1114   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1115   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1116   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1117   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1118   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1119   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1120   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1121   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1122   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1123   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1124   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1125   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1126   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1127   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1128   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.251
    1129   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[11]                    q             reg    sc_tck:r                                                             0.000    48.281
    1130   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[11]                    q             reg    sc_tck:r                                                             0.000    48.281
    1131   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[11]                    q             reg    sc_tck:r                                                             0.000    48.281
    1132   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[11]                    q             reg    sc_tck:r                                                             0.000    48.281
    1133   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[11]                    q             reg    sc_tck:r                                                             0.000    48.281
    1134   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[15]                    q             reg    sc_tck:r                                                             0.000    48.310
    1135   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[15]                    q             reg    sc_tck:r                                                             0.000    48.310
    1136   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[15]                    q             reg    sc_tck:r                                                             0.000    48.310
    1137   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[15]                    q             reg    sc_tck:r                                                             0.000    48.310
    1138   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[15]                    q             reg    sc_tck:r                                                             0.000    48.310
    1139   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[15]                    q             reg    sc_tck:r                                                             0.000    48.310
    1140   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1141   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1142   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1143   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1144   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1145   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1146   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1147   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1148   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1149   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1150   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1151   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1152   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1153   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1154   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1155   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1156   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1157   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1158   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1159   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1160   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1161   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1162   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1163   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1164   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1165   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1166   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1167   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1168   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1169   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1170   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1171   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1172   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1173   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1174   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1175   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1176   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1177   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1178   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1179   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1180   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1181   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1182   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1183   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1184   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1185   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.332
    1186   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.388
    1187   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.388
    1188   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.388
    1189   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.388
    1190   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.388
    1191   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.388
    1192   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.388
    1193   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.388
    1194   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.388
    1195   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.705
    1196   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.705
    1197   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.705
    1198   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.705
    1199   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.705
    1200   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.705
    1201   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.705
    1202   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.705
    1203   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.705
    1204   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.705
    1205   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.710
    1206   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.710
    1207   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.710
    1208   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.710
    1209   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.710
    1210   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.710
    1211   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.710
    1212   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.710
    1213   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.710
    1214   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.710
    1215   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.790
    1216   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.790
    1217   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.790
    1218   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.795
    1219   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.799
    1220   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.799
    1221   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.799
    1222   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.799
    1223   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.799
    1224   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.799
    1225   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.799
    1226   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.802
    1227   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.804
    1228   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.804
    1229   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.804
    1230   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.804
    1231   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.804
    1232   COMP_ladder_fpga_SC_TAP_CONTROL/shiftIR                             q             reg    sc_tck:f                                                             0.000    49.064
    1233   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.067
    1234   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.067
    1235   COMP_ladder_fpga_SC_TAP_CONTROL/shiftIR                             q             reg    sc_tck:f                                                             0.000    49.069
    1236   COMP_ladder_fpga_SC_TAP_CONTROL/shiftIR                             q             reg    sc_tck:f                                                             0.000    49.069
    1237   COMP_ladder_fpga_SC_TAP_CONTROL/shiftIR                             q             reg    sc_tck:f                                                             0.000    49.069
    1238   COMP_ladder_fpga_SC_TAP_CONTROL/shiftIR                             q             reg    sc_tck:f                                                             0.000    49.069
    1239   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.224
    1240   comp_gestion_hybrides_v4/control_alim/gen\.0\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.400
    1241   comp_gestion_hybrides_v4/control_alim/gen\.12\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.400
    1242   comp_gestion_hybrides_v4/control_alim/gen\.13\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.400
    1243   comp_gestion_hybrides_v4/control_alim/gen\.15\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.400
    1244   comp_gestion_hybrides_v4/control_alim/gen\.4\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.400
    1245   comp_gestion_hybrides_v4/control_alim/gen\.5\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.400
    1246   comp_gestion_hybrides_v4/control_alim/gen\.7\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.400
    1247   COMP_ladder_fpga_SC_BYPASS_REG/scan_out                             q             reg    sc_tck:f                                                             0.000    49.411
    1248   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[0]                     q             reg    sc_tck:r                                                             0.000    49.434
    1249   comp_gestion_hybrides_v4/control_alim/gen\.10\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.434
    1250   comp_gestion_hybrides_v4/control_alim/gen\.11\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.434
    1251   comp_gestion_hybrides_v4/control_alim/gen\.14\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.434
    1252   comp_gestion_hybrides_v4/control_alim/gen\.1\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.434
    1253   comp_gestion_hybrides_v4/control_alim/gen\.2\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.434
    1254   comp_gestion_hybrides_v4/control_alim/gen\.3\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.434
    1255   comp_gestion_hybrides_v4/control_alim/gen\.6\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.434
    1256   comp_gestion_hybrides_v4/control_alim/gen\.8\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.434
    1257   comp_gestion_hybrides_v4/control_alim/gen\.9\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.434
    1258   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.444
    1259   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    49.456
    1260   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[11]                    q             reg    sc_tck:r                                                             0.000    49.456
    1261   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[15]                    q             reg    sc_tck:r                                                             0.000    49.462
    1262   allumage_hybride/a\.0\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1263   allumage_hybride/a\.10\.d\.e/ff1                                    q             reg    sc_tck:r                                                             0.000    49.467
    1264   allumage_hybride/a\.11\.d\.e/ff1                                    q             reg    sc_tck:r                                                             0.000    49.467
    1265   allumage_hybride/a\.12\.d\.e/ff1                                    q             reg    sc_tck:r                                                             0.000    49.467
    1266   allumage_hybride/a\.13\.d\.e/ff1                                    q             reg    sc_tck:r                                                             0.000    49.467
    1267   allumage_hybride/a\.14\.d\.e/ff1                                    q             reg    sc_tck:r                                                             0.000    49.467
    1268   allumage_hybride/a\.15\.b\.c/ff1                                    q             reg    sc_tck:r                                                             0.000    49.467
    1269   allumage_hybride/a\.1\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1270   allumage_hybride/a\.2\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1271   allumage_hybride/a\.3\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1272   allumage_hybride/a\.4\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1273   allumage_hybride/a\.5\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1274   allumage_hybride/a\.6\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1275   allumage_hybride/a\.7\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1276   allumage_hybride/a\.8\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1277   allumage_hybride/a\.9\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1278   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.467
    1279   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.467
    1280   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.467
    1281   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.467
    1282   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.467
    1283   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.467
    1284   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.467
    1285   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.467
    1286   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.467
    1287   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.467
    1288   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1289   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1290   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1291   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1292   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1293   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1294   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1295   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1296   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1297   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1298   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1299   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1300   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1301   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1302   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1303   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1304   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1305   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1306   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1307   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1308   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1309   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1310   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1311   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1312   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1313   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1314   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1315   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1316   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1317   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1318   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1319   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1320   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1321   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1322   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1323   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1324   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1325   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1326   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1327   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1328   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1329   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1330   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1331   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1332   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1333   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1334   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1335   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1336   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1337   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1338   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1339   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1340   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1341   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1342   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1343   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1344   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1345   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1346   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1347   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1348   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1349   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1350   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1351   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1352   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1353   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1354   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1355   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1356   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1357   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1358   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1359   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1360   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1361   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1362   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1363   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1364   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1365   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1366   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1367   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1368   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1369   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1370   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1371   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1372   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1373   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1374   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1375   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1376   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1377   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1378   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1379   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1380   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1381   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1382   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1383   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1384   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1385   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1386   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1387   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1388   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1389   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1390   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1391   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1392   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1393   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1394   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1395   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1396   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1397   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1398   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1399   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1400   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1401   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1402   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1403   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1404   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1405   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1406   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1407   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1408   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1409   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1410   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1411   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1412   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1413   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1414   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1415   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1416   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1417   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1418   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1419   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1420   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1421   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1422   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1423   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1424   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1425   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1426   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1427   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1428   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1429   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1430   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1431   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1432   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1433   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1434   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1435   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1436   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1437   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1438   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1439   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1440   COMP_ladder_fpga_SC_DEBUG_REG/a\.17\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.473
    1441   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.473
    1442   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.473
    1443   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/ff1                      q             reg    sc_tck:r                                                             0.000    49.473
    1444   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/ff1                      q             reg    sc_tck:r                                                             0.000    49.473
    1445   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1446   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1447   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1448   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1449   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1450   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1451   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1452   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1453   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1454   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1455   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1456   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/scan_out                     q             reg    sc_tck:f                                                             0.000    49.479
    1457   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/scan_out                     q             reg    sc_tck:f                                                             0.000    49.479
    1458   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/scan_out                     q             reg    sc_tck:f                                                             0.000    49.479
    1459   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/scan_out                     q             reg    sc_tck:f                                                             0.000    49.479
    1460   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/scan_out                     q             reg    sc_tck:f                                                             0.000    49.479
    1461   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1462   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1463   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1464   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1465   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1466   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1467   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1468   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1469   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/scan_out                     q             reg    sc_tck:f                                                             0.000    49.479
    1470   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.479
    1471   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.479
    1472   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.479
    1473   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.479
    1474   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/scan_out          q             reg    sc_tck:f                                                             0.000    49.479
    1475   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.479
    1476   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.479
    1477   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.479
    1478   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.479
    1479   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.479
    1480   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1481   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.479
    1482   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.479
    1483   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.479
    1484   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.479
    1485   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.479
    1486   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.479
    1487   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/scan_out            q             reg    sc_tck:f                                                             0.000    49.479
    1488   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1489   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1490   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1491   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1492   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1493   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1494   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1495   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1496   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1497   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1498   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1499   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1500   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1501   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1502   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1503   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1504   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1505   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1506   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1507   COMP_ladder_fpga_SC_BYPASS_REG/ff1                                  q             reg    sc_tck:r                                                             0.000    49.479
    1508   COMP_ladder_fpga_SC_DEBUG_REG/a\.1\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1509   COMP_ladder_fpga_SC_DEBUG_REG/a\.0\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1510   COMP_ladder_fpga_SC_DEBUG_REG/a\.11\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1511   COMP_ladder_fpga_SC_DEBUG_REG/a\.10\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1512   COMP_ladder_fpga_SC_DEBUG_REG/a\.12\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1513   COMP_ladder_fpga_SC_DEBUG_REG/a\.11\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1514   COMP_ladder_fpga_SC_DEBUG_REG/a\.13\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1515   COMP_ladder_fpga_SC_DEBUG_REG/a\.12\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1516   COMP_ladder_fpga_SC_DEBUG_REG/a\.14\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1517   COMP_ladder_fpga_SC_DEBUG_REG/a\.13\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1518   COMP_ladder_fpga_SC_DEBUG_REG/a\.15\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1519   COMP_ladder_fpga_SC_DEBUG_REG/a\.14\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1520   COMP_ladder_fpga_SC_DEBUG_REG/a\.16\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1521   COMP_ladder_fpga_SC_DEBUG_REG/a\.15\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1522   COMP_ladder_fpga_SC_DEBUG_REG/a\.16\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1523   COMP_ladder_fpga_SC_DEBUG_REG/a\.18\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1524   COMP_ladder_fpga_SC_DEBUG_REG/a\.17\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1525   COMP_ladder_fpga_SC_DEBUG_REG/a\.19\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1526   COMP_ladder_fpga_SC_DEBUG_REG/a\.18\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1527   COMP_ladder_fpga_SC_DEBUG_REG/a\.20\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1528   COMP_ladder_fpga_SC_DEBUG_REG/a\.19\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1529   COMP_ladder_fpga_SC_DEBUG_REG/a\.2\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1530   COMP_ladder_fpga_SC_DEBUG_REG/a\.1\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1531   COMP_ladder_fpga_SC_DEBUG_REG/a\.20\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1532   COMP_ladder_fpga_SC_DEBUG_REG/a\.3\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1533   COMP_ladder_fpga_SC_DEBUG_REG/a\.2\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1534   COMP_ladder_fpga_SC_DEBUG_REG/a\.4\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1535   COMP_ladder_fpga_SC_DEBUG_REG/a\.3\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1536   COMP_ladder_fpga_SC_DEBUG_REG/a\.5\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1537   COMP_ladder_fpga_SC_DEBUG_REG/a\.4\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1538   COMP_ladder_fpga_SC_DEBUG_REG/a\.6\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1539   COMP_ladder_fpga_SC_DEBUG_REG/a\.5\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1540   COMP_ladder_fpga_SC_DEBUG_REG/a\.7\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1541   COMP_ladder_fpga_SC_DEBUG_REG/a\.6\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1542   COMP_ladder_fpga_SC_DEBUG_REG/a\.8\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1543   COMP_ladder_fpga_SC_DEBUG_REG/a\.7\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1544   COMP_ladder_fpga_SC_DEBUG_REG/a\.9\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1545   COMP_ladder_fpga_SC_DEBUG_REG/a\.8\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1546   COMP_ladder_fpga_SC_DEBUG_REG/a\.10\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1547   COMP_ladder_fpga_SC_DEBUG_REG/a\.9\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1548   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.1\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1549   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.0\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1550   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.11\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1551   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.10\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1552   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.12\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1553   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.11\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1554   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.13\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1555   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.12\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1556   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.14\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1557   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.13\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1558   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.15\.b\.c/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1559   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.14\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1560   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.15\.b\.c/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1561   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.2\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1562   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.1\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1563   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.3\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1564   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.2\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1565   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.4\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1566   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.3\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1567   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.5\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1568   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.4\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1569   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.6\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1570   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.5\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1571   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.7\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1572   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.6\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1573   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.8\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1574   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.7\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1575   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.9\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1576   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.8\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1577   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.10\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1578   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.9\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1579   COMP_ladder_fpga_SC_ETAT_REG/a\.1\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.479
    1580   COMP_ladder_fpga_SC_ETAT_REG/a\.0\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1581   COMP_ladder_fpga_SC_ETAT_REG/a\.11\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1582   COMP_ladder_fpga_SC_ETAT_REG/a\.10\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1583   COMP_ladder_fpga_SC_ETAT_REG/a\.12\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1584   COMP_ladder_fpga_SC_ETAT_REG/a\.11\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1585   COMP_ladder_fpga_SC_ETAT_REG/a\.13\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1586   COMP_ladder_fpga_SC_ETAT_REG/a\.12\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1587   COMP_ladder_fpga_SC_ETAT_REG/a\.14\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1588   COMP_ladder_fpga_SC_ETAT_REG/a\.13\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1589   COMP_ladder_fpga_SC_ETAT_REG/a\.15\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1590   COMP_ladder_fpga_SC_ETAT_REG/a\.14\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1591   COMP_ladder_fpga_SC_ETAT_REG/a\.16\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1592   COMP_ladder_fpga_SC_ETAT_REG/a\.15\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1593   COMP_ladder_fpga_SC_ETAT_REG/a\.17\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1594   COMP_ladder_fpga_SC_ETAT_REG/a\.16\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1595   COMP_ladder_fpga_SC_ETAT_REG/a\.18\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1596   COMP_ladder_fpga_SC_ETAT_REG/a\.17\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1597   COMP_ladder_fpga_SC_ETAT_REG/a\.19\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1598   COMP_ladder_fpga_SC_ETAT_REG/a\.18\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1599   COMP_ladder_fpga_SC_ETAT_REG/a\.20\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1600   COMP_ladder_fpga_SC_ETAT_REG/a\.19\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1601   COMP_ladder_fpga_SC_ETAT_REG/a\.2\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.479
    1602   COMP_ladder_fpga_SC_ETAT_REG/a\.1\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1603   COMP_ladder_fpga_SC_ETAT_REG/a\.21\.b\.c/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1604   COMP_ladder_fpga_SC_ETAT_REG/a\.20\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1605   COMP_ladder_fpga_SC_ETAT_REG/a\.21\.b\.c/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1606   COMP_ladder_fpga_SC_ETAT_REG/a\.3\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.479
    1607   COMP_ladder_fpga_SC_ETAT_REG/a\.2\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1608   COMP_ladder_fpga_SC_ETAT_REG/a\.4\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.479
    1609   COMP_ladder_fpga_SC_ETAT_REG/a\.3\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1610   COMP_ladder_fpga_SC_ETAT_REG/a\.5\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.479
    1611   COMP_ladder_fpga_SC_ETAT_REG/a\.4\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1612   COMP_ladder_fpga_SC_ETAT_REG/a\.6\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.479
    1613   COMP_ladder_fpga_SC_ETAT_REG/a\.5\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1614   COMP_ladder_fpga_SC_ETAT_REG/a\.7\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.479
    1615   COMP_ladder_fpga_SC_ETAT_REG/a\.6\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1616   COMP_ladder_fpga_SC_ETAT_REG/a\.7\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1617   COMP_ladder_fpga_SC_ETAT_REG/a\.9\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.479
    1618   COMP_ladder_fpga_SC_ETAT_REG/a\.8\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1619   COMP_ladder_fpga_SC_ETAT_REG/a\.10\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1620   COMP_ladder_fpga_SC_ETAT_REG/a\.9\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1621   COMP_ladder_fpga_SC_IDENT_REG/a\.1\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1622   COMP_ladder_fpga_SC_IDENT_REG/a\.0\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1623   COMP_ladder_fpga_SC_IDENT_REG/a\.2\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1624   COMP_ladder_fpga_SC_IDENT_REG/a\.1\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1625   COMP_ladder_fpga_SC_IDENT_REG/a\.3\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1626   COMP_ladder_fpga_SC_IDENT_REG/a\.2\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1627   COMP_ladder_fpga_SC_IDENT_REG/a\.4\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1628   COMP_ladder_fpga_SC_IDENT_REG/a\.3\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1629   COMP_ladder_fpga_SC_IDENT_REG/a\.4\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1630   COMP_ladder_fpga_SC_IDENT_REG/a\.5\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1631   COMP_ladder_fpga_SC_IDENT_REG/a\.7\.b\.c/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1632   COMP_ladder_fpga_SC_IDENT_REG/a\.6\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1633   COMP_ladder_fpga_SC_IDENT_REG/a\.7\.b\.c/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1634   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1635   COMP_ladder_fpga_SC_TEMPERATURE/a\.1\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1636   COMP_ladder_fpga_SC_TEMPERATURE/a\.0\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1637   COMP_ladder_fpga_SC_TEMPERATURE/a\.11\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1638   COMP_ladder_fpga_SC_TEMPERATURE/a\.10\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1639   COMP_ladder_fpga_SC_TEMPERATURE/a\.12\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1640   COMP_ladder_fpga_SC_TEMPERATURE/a\.11\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1641   COMP_ladder_fpga_SC_TEMPERATURE/a\.13\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1642   COMP_ladder_fpga_SC_TEMPERATURE/a\.12\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1643   COMP_ladder_fpga_SC_TEMPERATURE/a\.14\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1644   COMP_ladder_fpga_SC_TEMPERATURE/a\.13\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1645   COMP_ladder_fpga_SC_TEMPERATURE/a\.15\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1646   COMP_ladder_fpga_SC_TEMPERATURE/a\.14\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1647   COMP_ladder_fpga_SC_TEMPERATURE/a\.16\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1648   COMP_ladder_fpga_SC_TEMPERATURE/a\.15\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1649   COMP_ladder_fpga_SC_TEMPERATURE/a\.17\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1650   COMP_ladder_fpga_SC_TEMPERATURE/a\.16\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1651   COMP_ladder_fpga_SC_TEMPERATURE/a\.18\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1652   COMP_ladder_fpga_SC_TEMPERATURE/a\.17\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1653   COMP_ladder_fpga_SC_TEMPERATURE/a\.19\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1654   COMP_ladder_fpga_SC_TEMPERATURE/a\.18\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1655   COMP_ladder_fpga_SC_TEMPERATURE/a\.20\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1656   COMP_ladder_fpga_SC_TEMPERATURE/a\.19\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1657   COMP_ladder_fpga_SC_TEMPERATURE/a\.2\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1658   COMP_ladder_fpga_SC_TEMPERATURE/a\.1\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1659   COMP_ladder_fpga_SC_TEMPERATURE/a\.21\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1660   COMP_ladder_fpga_SC_TEMPERATURE/a\.20\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1661   COMP_ladder_fpga_SC_TEMPERATURE/a\.22\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1662   COMP_ladder_fpga_SC_TEMPERATURE/a\.21\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1663   COMP_ladder_fpga_SC_TEMPERATURE/a\.23\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1664   COMP_ladder_fpga_SC_TEMPERATURE/a\.22\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1665   COMP_ladder_fpga_SC_TEMPERATURE/a\.24\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1666   COMP_ladder_fpga_SC_TEMPERATURE/a\.23\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1667   COMP_ladder_fpga_SC_TEMPERATURE/a\.25\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1668   COMP_ladder_fpga_SC_TEMPERATURE/a\.24\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1669   COMP_ladder_fpga_SC_TEMPERATURE/a\.26\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1670   COMP_ladder_fpga_SC_TEMPERATURE/a\.25\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1671   COMP_ladder_fpga_SC_TEMPERATURE/a\.27\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1672   COMP_ladder_fpga_SC_TEMPERATURE/a\.26\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1673   COMP_ladder_fpga_SC_TEMPERATURE/a\.28\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1674   COMP_ladder_fpga_SC_TEMPERATURE/a\.27\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1675   COMP_ladder_fpga_SC_TEMPERATURE/a\.29\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1676   COMP_ladder_fpga_SC_TEMPERATURE/a\.28\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1677   COMP_ladder_fpga_SC_TEMPERATURE/a\.30\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1678   COMP_ladder_fpga_SC_TEMPERATURE/a\.29\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1679   COMP_ladder_fpga_SC_TEMPERATURE/a\.3\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1680   COMP_ladder_fpga_SC_TEMPERATURE/a\.2\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1681   COMP_ladder_fpga_SC_TEMPERATURE/a\.31\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1682   COMP_ladder_fpga_SC_TEMPERATURE/a\.30\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1683   COMP_ladder_fpga_SC_TEMPERATURE/a\.32\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1684   COMP_ladder_fpga_SC_TEMPERATURE/a\.31\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1685   COMP_ladder_fpga_SC_TEMPERATURE/a\.33\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1686   COMP_ladder_fpga_SC_TEMPERATURE/a\.32\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1687   COMP_ladder_fpga_SC_TEMPERATURE/a\.34\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1688   COMP_ladder_fpga_SC_TEMPERATURE/a\.33\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1689   COMP_ladder_fpga_SC_TEMPERATURE/a\.35\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1690   COMP_ladder_fpga_SC_TEMPERATURE/a\.34\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1691   COMP_ladder_fpga_SC_TEMPERATURE/a\.36\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1692   COMP_ladder_fpga_SC_TEMPERATURE/a\.35\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1693   COMP_ladder_fpga_SC_TEMPERATURE/a\.37\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1694   COMP_ladder_fpga_SC_TEMPERATURE/a\.36\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1695   COMP_ladder_fpga_SC_TEMPERATURE/a\.38\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1696   COMP_ladder_fpga_SC_TEMPERATURE/a\.37\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1697   COMP_ladder_fpga_SC_TEMPERATURE/a\.39\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1698   COMP_ladder_fpga_SC_TEMPERATURE/a\.38\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1699   COMP_ladder_fpga_SC_TEMPERATURE/a\.40\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1700   COMP_ladder_fpga_SC_TEMPERATURE/a\.39\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1701   COMP_ladder_fpga_SC_TEMPERATURE/a\.4\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1702   COMP_ladder_fpga_SC_TEMPERATURE/a\.3\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1703   COMP_ladder_fpga_SC_TEMPERATURE/a\.41\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1704   COMP_ladder_fpga_SC_TEMPERATURE/a\.40\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1705   COMP_ladder_fpga_SC_TEMPERATURE/a\.42\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1706   COMP_ladder_fpga_SC_TEMPERATURE/a\.41\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1707   COMP_ladder_fpga_SC_TEMPERATURE/a\.43\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1708   COMP_ladder_fpga_SC_TEMPERATURE/a\.42\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1709   COMP_ladder_fpga_SC_TEMPERATURE/a\.44\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1710   COMP_ladder_fpga_SC_TEMPERATURE/a\.43\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1711   COMP_ladder_fpga_SC_TEMPERATURE/a\.45\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1712   COMP_ladder_fpga_SC_TEMPERATURE/a\.44\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1713   COMP_ladder_fpga_SC_TEMPERATURE/a\.46\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1714   COMP_ladder_fpga_SC_TEMPERATURE/a\.45\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1715   COMP_ladder_fpga_SC_TEMPERATURE/a\.47\.b\.c/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1716   COMP_ladder_fpga_SC_TEMPERATURE/a\.46\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1717   COMP_ladder_fpga_SC_TEMPERATURE/a\.47\.b\.c/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1718   COMP_ladder_fpga_SC_TEMPERATURE/a\.5\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1719   COMP_ladder_fpga_SC_TEMPERATURE/a\.4\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1720   COMP_ladder_fpga_SC_TEMPERATURE/a\.6\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1721   COMP_ladder_fpga_SC_TEMPERATURE/a\.5\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1722   COMP_ladder_fpga_SC_TEMPERATURE/a\.7\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1723   COMP_ladder_fpga_SC_TEMPERATURE/a\.6\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1724   COMP_ladder_fpga_SC_TEMPERATURE/a\.8\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1725   COMP_ladder_fpga_SC_TEMPERATURE/a\.7\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1726   COMP_ladder_fpga_SC_TEMPERATURE/a\.9\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1727   COMP_ladder_fpga_SC_TEMPERATURE/a\.8\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1728   COMP_ladder_fpga_SC_TEMPERATURE/a\.10\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1729   COMP_ladder_fpga_SC_TEMPERATURE/a\.9\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1730   COMP_ladder_fpga_SC_VERSION_REG/a\.1\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1731   COMP_ladder_fpga_SC_VERSION_REG/a\.0\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1732   COMP_ladder_fpga_SC_VERSION_REG/a\.11\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1733   COMP_ladder_fpga_SC_VERSION_REG/a\.10\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1734   COMP_ladder_fpga_SC_VERSION_REG/a\.12\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1735   COMP_ladder_fpga_SC_VERSION_REG/a\.11\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1736   COMP_ladder_fpga_SC_VERSION_REG/a\.13\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1737   COMP_ladder_fpga_SC_VERSION_REG/a\.12\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1738   COMP_ladder_fpga_SC_VERSION_REG/a\.13\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1739   COMP_ladder_fpga_SC_VERSION_REG/a\.15\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1740   COMP_ladder_fpga_SC_VERSION_REG/a\.14\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1741   COMP_ladder_fpga_SC_VERSION_REG/a\.16\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1742   COMP_ladder_fpga_SC_VERSION_REG/a\.15\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1743   COMP_ladder_fpga_SC_VERSION_REG/a\.17\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1744   COMP_ladder_fpga_SC_VERSION_REG/a\.16\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1745   COMP_ladder_fpga_SC_VERSION_REG/a\.18\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1746   COMP_ladder_fpga_SC_VERSION_REG/a\.17\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1747   COMP_ladder_fpga_SC_VERSION_REG/a\.18\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1748   COMP_ladder_fpga_SC_VERSION_REG/a\.20\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1749   COMP_ladder_fpga_SC_VERSION_REG/a\.19\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1750   COMP_ladder_fpga_SC_VERSION_REG/a\.1\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1751   COMP_ladder_fpga_SC_VERSION_REG/a\.21\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1752   COMP_ladder_fpga_SC_VERSION_REG/a\.20\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1753   COMP_ladder_fpga_SC_VERSION_REG/a\.22\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1754   COMP_ladder_fpga_SC_VERSION_REG/a\.21\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1755   COMP_ladder_fpga_SC_VERSION_REG/a\.23\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1756   COMP_ladder_fpga_SC_VERSION_REG/a\.22\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1757   COMP_ladder_fpga_SC_VERSION_REG/a\.24\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1758   COMP_ladder_fpga_SC_VERSION_REG/a\.23\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1759   COMP_ladder_fpga_SC_VERSION_REG/a\.24\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1760   COMP_ladder_fpga_SC_VERSION_REG/a\.26\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1761   COMP_ladder_fpga_SC_VERSION_REG/a\.25\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1762   COMP_ladder_fpga_SC_VERSION_REG/a\.26\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1763   COMP_ladder_fpga_SC_VERSION_REG/a\.3\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1764   COMP_ladder_fpga_SC_VERSION_REG/a\.2\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1765   COMP_ladder_fpga_SC_VERSION_REG/a\.4\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1766   COMP_ladder_fpga_SC_VERSION_REG/a\.3\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1767   COMP_ladder_fpga_SC_VERSION_REG/a\.4\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1768   COMP_ladder_fpga_SC_VERSION_REG/a\.6\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1769   COMP_ladder_fpga_SC_VERSION_REG/a\.5\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1770   COMP_ladder_fpga_SC_VERSION_REG/a\.7\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1771   COMP_ladder_fpga_SC_VERSION_REG/a\.6\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1772   COMP_ladder_fpga_SC_VERSION_REG/a\.8\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1773   COMP_ladder_fpga_SC_VERSION_REG/a\.7\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1774   COMP_ladder_fpga_SC_VERSION_REG/a\.9\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1775   COMP_ladder_fpga_SC_VERSION_REG/a\.8\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1776   COMP_ladder_fpga_SC_VERSION_REG/a\.10\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1777   COMP_ladder_fpga_SC_VERSION_REG/a\.9\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1778   allumage_hybride/a\.1\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1779   allumage_hybride/a\.11\.d\.e/scan_out                               q             reg    sc_tck:f                                                             0.000    49.479
    1780   allumage_hybride/a\.12\.d\.e/scan_out                               q             reg    sc_tck:f                                                             0.000    49.479
    1781   allumage_hybride/a\.13\.d\.e/scan_out                               q             reg    sc_tck:f                                                             0.000    49.479
    1782   allumage_hybride/a\.14\.d\.e/scan_out                               q             reg    sc_tck:f                                                             0.000    49.479
    1783   allumage_hybride/a\.15\.b\.c/scan_out                               q             reg    sc_tck:f                                                             0.000    49.479
    1784   allumage_hybride/a\.2\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1785   allumage_hybride/a\.3\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1786   allumage_hybride/a\.4\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1787   allumage_hybride/a\.5\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1788   allumage_hybride/a\.6\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1789   allumage_hybride/a\.7\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1790   allumage_hybride/a\.8\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1791   allumage_hybride/a\.9\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1792   allumage_hybride/a\.10\.d\.e/scan_out                               q             reg    sc_tck:f                                                             0.000    49.479
    1793   comp_gestion_hybrides_v4/control_alim/gen\.0\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.491
    1794   comp_gestion_hybrides_v4/control_alim/gen\.12\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.491
    1795   comp_gestion_hybrides_v4/control_alim/gen\.13\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.491
    1796   comp_gestion_hybrides_v4/control_alim/gen\.15\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.491
    1797   comp_gestion_hybrides_v4/control_alim/gen\.4\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.491
    1798   comp_gestion_hybrides_v4/control_alim/gen\.5\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.491
    1799   comp_gestion_hybrides_v4/control_alim/gen\.7\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.491
    1800   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.502
    1801   comp_gestion_hybrides_v4/control_alim/gen\.10\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.525
    1802   comp_gestion_hybrides_v4/control_alim/gen\.11\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.525
    1803   comp_gestion_hybrides_v4/control_alim/gen\.14\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.525
    1804   comp_gestion_hybrides_v4/control_alim/gen\.1\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.525
    1805   comp_gestion_hybrides_v4/control_alim/gen\.2\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.525
    1806   comp_gestion_hybrides_v4/control_alim/gen\.3\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.525
    1807   comp_gestion_hybrides_v4/control_alim/gen\.6\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.525
    1808   comp_gestion_hybrides_v4/control_alim/gen\.8\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.525
    1809   comp_gestion_hybrides_v4/control_alim/gen\.9\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.525
    1810   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.536
    1811   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.553
    1812   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.553
    1813   allumage_hybride/a\.0\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1814   allumage_hybride/a\.10\.d\.e/ff2_0                                  q             reg    sc_tck:f                                                             0.000    49.553
    1815   allumage_hybride/a\.11\.d\.e/ff2_0                                  q             reg    sc_tck:f                                                             0.000    49.553
    1816   allumage_hybride/a\.12\.d\.e/ff2_0                                  q             reg    sc_tck:f                                                             0.000    49.553
    1817   allumage_hybride/a\.13\.d\.e/ff2_0                                  q             reg    sc_tck:f                                                             0.000    49.553
    1818   allumage_hybride/a\.14\.d\.e/ff2_0                                  q             reg    sc_tck:f                                                             0.000    49.553
    1819   allumage_hybride/a\.15\.b\.c/ff2_0                                  q             reg    sc_tck:f                                                             0.000    49.553
    1820   allumage_hybride/a\.1\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1821   allumage_hybride/a\.2\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1822   allumage_hybride/a\.3\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1823   allumage_hybride/a\.4\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1824   allumage_hybride/a\.5\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1825   allumage_hybride/a\.6\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1826   allumage_hybride/a\.7\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1827   allumage_hybride/a\.8\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1828   allumage_hybride/a\.9\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1829   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.558
    1830   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.558
    1831   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.558
    1832   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.558
    1833   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.558
    1834   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.558
    1835   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.558
    1836   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.558
    1837   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.558
    1838   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.558
    1839   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.558
    1840   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.558
    1841   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/data_out            q             reg    sc_tck:f                                                             0.000    49.558
    1842   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/data_out            q             reg    sc_tck:f                                                             0.000    49.558
    1843   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/data_out            q             reg    sc_tck:f                                                             0.000    49.558
    1844   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/data_out            q             reg    sc_tck:f                                                             0.000    49.558
    1845   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/data_out            q             reg    sc_tck:f                                                             0.000    49.558
    1846   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/data_out            q             reg    sc_tck:f                                                             0.000    49.558
    1847   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/data_out            q             reg    sc_tck:f                                                             0.000    49.558
    1848   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.558
    1849   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.558
    1850   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.558
    1851   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.558
    1852   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.558
    1853   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1854   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.564
    1855   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.564
    1856   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.564
    1857   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.564
    1858   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.564
    1859   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/data_out             q             reg    sc_tck:f                                                             0.000    49.564
    1860   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1861   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1862   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1863   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1864   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1865   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1866   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1867   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1868   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1869   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/data_out                 q             reg    sc_tck:f                                                             0.000    49.564
    1870   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/data_out                 q             reg    sc_tck:f                                                             0.000    49.564
    1871   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/data_out                     q             reg    sc_tck:f                                                             0.000    49.570
    1872   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/data_out                     q             reg    sc_tck:f                                                             0.000    49.570
    1873   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/data_out                     q             reg    sc_tck:f                                                             0.000    49.570
    1874   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/data_out                     q             reg    sc_tck:f                                                             0.000    49.570
    1875   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/data_out                     q             reg    sc_tck:f                                                             0.000    49.570
    1876   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/data_out                     q             reg    sc_tck:f                                                             0.000    49.570
    1877   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.570
    1878   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.570
    1879   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.570
    1880   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.570
    1881   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.570
    1882   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.570
    1883   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.570
    1884   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.570
    1885   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.570
    1886   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.570
    1887   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.570
    1888   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.570
    1889   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.570
    1890   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.570
    1891   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.570
    1892   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.570
    1893   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.570
    1894   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.570
    1895   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.570
    1896   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.570
    1897   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.570
    1898   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.570
    1899   COMP_ladder_fpga_SC_ETAT_REG/a\.8\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.570
    1900   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.584
    1901   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.584
    1902   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.584
    1903   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.584
    1904   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.584
    1905   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.584
    1906   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.584
    1907   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.584
    1908   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.584
    1909   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.584
    1910   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.584
    1911   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.584
    1912   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.584
    1913   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.584
    1914   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.584
    1915   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.584
    1916   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.956
    1917   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.956
    1918   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.956
    1919   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.956
    1920   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.956
    1921   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.956
    1922   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.956
    1923   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.956
    1924   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.956
    1925   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.956
    1926   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.956
    1927   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.956
    1928   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.956
    1929   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.956
    1930   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.956
    1931   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.956
    1932   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.335
    1933   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.335
    1934   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.583
    1935   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.583
    1936   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.583
    1937   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.583
    1938   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.583
    1939   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.583
    1940   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.583
    1941   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.583
    1942   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.583
    1943   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.583
    1944   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.583
    1945   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.583
    1946   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.583
    1947   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.583
    1948   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.583
    1949   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.583
    1950   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.587
    1951   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.587
    1952   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.587
    1953   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.587
    1954   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.711
    1955   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.711
    1956   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.718
    1957   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.718
    1958   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.718
    1959   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.718
    1960   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.718
    1961   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.718
    1962   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.718
    1963   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.718
    1964   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.718
    1965   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.718
    1966   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.718
    1967   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.718
    1968   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.718
    1969   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.718
    1970   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.718
    1971   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.718
    1972   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.780
    1973   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.910
    1974   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1975   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1976   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1977   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1978   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1979   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1980   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1981   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1982   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1983   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1984   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1985   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1986   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1987   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1988   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1989   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1990   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1991   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1992   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1993   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1994   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1995   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1996   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1997   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1998   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    96.936
    1999   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.963
    2000   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.963
    2001   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.967
    2002   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.970
    2003   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.970
    2004   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.970
    2005   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.970
    2006   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.970
    2007   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.970
    2008   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.970
    2009   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.970
    2010   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.970
    2011   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.970
    2012   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.970
    2013   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.970
    2014   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.970
    2015   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.970
    2016   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.970
    2017   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.970
    2018   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2019   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2020   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2021   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2022   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2023   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2024   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2025   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2026   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2027   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2028   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2029   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2030   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2031   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2032   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2033   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2034   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2035   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2036   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2037   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2038   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    96.999
    2039   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.022
    2040   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.022
    2041   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    97.100
    2042   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    97.119
    2043   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    97.162
    2044   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[5]                     q             reg    sc_tck:r                                                             0.000    97.633
    2045   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[5]                     q             reg    sc_tck:r                                                             0.000    97.633
    2046   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    97.634
    2047   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    97.747
    2048   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    97.777
    2049   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[1]        q             reg    sc_tck:r                                                             0.000    97.849
    2050   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    98.105
    2051   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     q             reg    sc_tck:f                                                             0.000    98.168
    2052   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    98.168
    2053   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2054   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2055   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2056   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2057   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2058   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2059   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2060   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2061   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2062   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2063   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2064   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2065   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2066   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2067   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2068   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2069   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2070   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2071   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2072   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2073   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2074   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2075   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2076   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2077   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2078   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2079   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2080   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2081   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2082   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2083   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2084   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2085   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2086   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2087   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2088   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2089   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2090   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2091   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2092   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2093   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2094   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2095   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2096   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2097   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2098   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2099   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2100   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2101   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2102   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2103   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2104   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2105   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2106   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2107   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2108   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2109   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2110   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2111   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2112   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2113   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2114   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2115   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2116   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2117   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2118   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2119   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2120   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2121   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2122   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2123   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2124   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2125   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2126   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2127   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2128   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2129   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2130   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2131   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2132   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2133   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2134   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2135   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2136   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2137   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2138   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2139   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2140   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2141   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2142   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2143   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2144   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2145   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2146   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2147   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2148   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2149   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2150   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2151   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2152   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2153   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2154   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2155   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2156   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2157   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2158   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2159   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2160   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2161   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2162   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2163   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2164   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2165   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2166   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2167   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2168   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2169   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2170   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2171   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2172   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2173   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2174   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2175   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2176   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2177   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2178   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2179   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2180   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2181   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2182   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2183   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2184   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2185   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2186   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2187   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2188   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2189   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2190   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2191   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2192   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2193   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2194   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2195   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2196   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2197   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2198   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2199   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2200   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2201   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2202   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2203   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2204   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2205   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2206   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2207   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2208   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2209   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2210   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2211   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2212   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2213   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2214   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2215   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2216   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2217   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2218   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2219   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2220   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2221   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2222   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2223   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2224   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2225   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2226   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2227   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2228   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2229   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2230   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2231   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2232   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2233   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2234   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2235   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2236   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2237   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2238   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2239   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2240   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2241   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2242   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2243   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2244   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2245   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2246   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2247   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2248   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2249   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2250   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2251   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2252   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2253   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2254   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2255   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2256   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2257   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2258   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2259   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2260   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2261   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2262   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2263   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2264   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2265   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2266   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2267   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2268   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2269   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2270   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2271   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2272   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2273   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2274   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2275   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2276   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2277   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2278   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2279   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2280   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2281   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2282   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2283   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2284   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2285   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2286   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2287   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2288   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2289   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2290   COMP_ladder_fpga_SC_TAP_CONTROL/updateIR                            q             reg    sc_tck:f                                                             0.000    98.326
    2291   COMP_ladder_fpga_SC_TAP_CONTROL/updateIR                            q             reg    sc_tck:f                                                             0.000    98.326
    2292   COMP_ladder_fpga_SC_TAP_CONTROL/updateIR                            q             reg    sc_tck:f                                                             0.000    98.326
    2293   COMP_ladder_fpga_SC_TAP_CONTROL/updateIR                            q             reg    sc_tck:f                                                             0.000    98.326
    2294   COMP_ladder_fpga_SC_TAP_CONTROL/updateIR                            q             reg    sc_tck:f                                                             0.000    98.326
    2295   COMP_ladder_fpga_SC_TAP_CONTROL/updateIR                            q             reg    sc_tck:f                                                             0.000    98.326
    2296   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret                    q             reg    sc_tck:r                                                             0.000    98.960
    2297   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret                    q             reg    sc_tck:r                                                             0.000    98.960
    2298   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret                    q             reg    sc_tck:r                                                             0.000    98.960
    2299   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret                    q             reg    sc_tck:r                                                             0.000    98.960
    2300   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret                    q             reg    sc_tck:r                                                             0.000    98.960
    2301   comp_mega_func_pll_40MHz_switchover_cycloneIII/altpll_component     activeclock   reg    System                                                               0.000   100.297
    2302   comp_mega_func_pll_40MHz_switchover_cycloneIII/altpll_component     clkbad[1]     reg    System                                                               0.000   100.297
    2303   comp_mega_func_pll_40MHz_switchover_cycloneIII/altpll_component     clkbad[0]     reg    System                                                               0.000   100.297
    2304   comp_mega_func_pll_40MHz_switchover_cycloneIII/altpll_component     locked        reg    System                                                               0.000   100.303
    2305   level_shifter_dac_load_indice[0]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   122.048
    2306   ladder_fpga_level_shifter_dac_state_illegalpipe1                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   124.479
    2307   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2308   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2309   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2310   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2311   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2312   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2313   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2314   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2315   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2316   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2317   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2318   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2319   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2320   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2321   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2322   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2323   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2324   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.959
    2325   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.620
    2326   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.620
    2327   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.620
    2328   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.620
    2329   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.620
    2330   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.620
    2331   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.620
    2332   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.620
    2333   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.620
    2334   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.620
    2335   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.620
    2336   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.620
    2337   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.642
    2338   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.642
    2339   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.779
    2340   comp_mesure_temperature/cnt[12]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.853
    2341   comp_mesure_temperature/cnt[12]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.853
    2342   comp_mesure_temperature/cnt[12]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.853
    2343   comp_mesure_temperature/cnt[12]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.853
    2344   comp_mesure_temperature/cnt[12]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.853
    2345   comp_mesure_temperature/cnt[12]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.853
    2346   comp_mesure_temperature/cnt[12]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.853
    2347   comp_mesure_temperature/cnt[12]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.853
    2348   comp_mesure_temperature/cnt[12]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.853
    2349   comp_mesure_temperature/cnt[12]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.853
    2350   comp_mesure_temperature/cnt[12]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.853
    2351   comp_mesure_temperature/cnt[12]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.853
    2352   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.898
    2353   comp_mesure_temperature/cnt[12]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.009
    2354   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.275
    2355   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.372
    2356   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.397
    2357   comp_mesure_temperature/cnt[7]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.495
    2358   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.497
    2359   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.497
    2360   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.497
    2361   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.497
    2362   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.497
    2363   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.497
    2364   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.497
    2365   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.497
    2366   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.497
    2367   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.497
    2368   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.497
    2369   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.497
    2370   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.635
    2371   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.635
    2372   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.635
    2373   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.635
    2374   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.635
    2375   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.635
    2376   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.635
    2377   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.635
    2378   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.635
    2379   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.635
    2380   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.635
    2381   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.635
    2382   level_shifter_dac_load_indice[1]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.737
    2383   level_shifter_dac_load_indice[1]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.976
    2384   level_shifter_dac_load_indice[1]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.976
    2385   level_shifter_dac_load_indice[1]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.976
    2386   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.115
    2387   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.173
    2388   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.231
    2389   comp_mesure_temperature/state[6]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.287
    2390   comp_mesure_temperature/state[6]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.287
    2391   comp_mesure_temperature/state[6]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.287
    2392   comp_mesure_temperature/state[6]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.287
    2393   comp_mesure_temperature/state[6]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.287
    2394   comp_mesure_temperature/state[6]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.287
    2395   comp_mesure_temperature/state[6]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.287
    2396   comp_mesure_temperature/state[6]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.287
    2397   comp_mesure_temperature/state[6]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.287
    2398   comp_mesure_temperature/state[6]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.287
    2399   comp_mesure_temperature/state[6]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.287
    2400   comp_mesure_temperature/state[6]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.287
    2401   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.289
    2402   ladder_fpga_level_shifter_dac_state[6]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.289
    2403   comp_mesure_temperature/state[2]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.299
    2404   comp_mesure_temperature/state[2]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.299
    2405   comp_mesure_temperature/state[2]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.299
    2406   comp_mesure_temperature/state[2]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.299
    2407   comp_mesure_temperature/state[2]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.299
    2408   comp_mesure_temperature/state[2]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.299
    2409   comp_mesure_temperature/state[2]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.299
    2410   comp_mesure_temperature/state[2]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.299
    2411   comp_mesure_temperature/state[2]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.299
    2412   comp_mesure_temperature/state[2]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.299
    2413   comp_mesure_temperature/state[2]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.299
    2414   comp_mesure_temperature/state[2]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.299
    2415   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.347
    2416   level_shifter_dac_load_indice[1]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.376
    2417   level_shifter_dac_load_indice[1]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.376
    2418   level_shifter_dac_load_indice[1]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.376
    2419   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.405
    2420   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2421   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2422   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2423   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2424   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2425   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2426   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2427   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2428   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2429   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2430   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2431   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2432   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2433   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2434   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2435   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2436   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2437   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.422
    2438   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.463
    2439   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.521
    2440   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2441   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2442   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2443   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2444   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2445   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2446   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2447   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2448   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2449   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2450   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2451   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2452   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2453   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2454   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2455   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2456   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2457   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2458   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2459   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2460   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2461   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2462   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2463   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.537
    2464   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.579
    2465   level_shifter_dac_load_indice[3]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.625
    2466   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.637
    2467   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.674
    2468   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.674
    2469   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.674
    2470   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.674
    2471   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.674
    2472   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.674
    2473   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.686
    2474   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.686
    2475   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.686
    2476   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.686
    2477   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.695
    2478   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.753
    2479   ladder_fpga_level_shifter_dac_state[5]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.801
    2480   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.811
    2481   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.869
    2482   ladder_fpga_level_shifter_dac_state[6]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.904
    2483   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.927
    2484   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.985
    2485   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.043
    2486   ladder_fpga_level_shifter_dac_state[4]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.065
    2487   ladder_fpga_level_shifter_dac_state[1]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.081
    2488   ladder_fpga_level_shifter_dac_state[0]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.081
    2489   comp_mesure_temperature/state[12]                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.086
    2490   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.103
    2491   ladder_fpga_level_shifter_dac_state[4]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.434
    2492   comp_mesure_temperature/cnt[15]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.460
    2493   comp_mesure_temperature/state[12]                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.462
    2494   comp_mesure_temperature/cnt[10]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.476
    2495   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.476
    2496   comp_mesure_temperature/cnt[12]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.476
    2497   comp_mesure_temperature/cnt[10]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.476
    2498   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.476
    2499   comp_mesure_temperature/cnt[12]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.476
    2500   comp_mesure_temperature/temperature_in_sync                         q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.479
    2501   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.491
    2502   comp_mesure_temperature/cnt[9]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.491
    2503   comp_mesure_temperature/cnt[9]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.491
    2504   comp_mesure_temperature/cnt[14]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.491
    2505   comp_mesure_temperature/cnt[13]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.502
    2506   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.502
    2507   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.502
    2508   comp_mesure_temperature/cnt[13]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.502
    2509   comp_mesure_temperature/cnt[6]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.514
    2510   comp_mesure_temperature/cnt[7]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.514
    2511   comp_mesure_temperature/cnt[6]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.514
    2512   comp_mesure_temperature/cnt[7]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.514
    2513   comp_mesure_temperature/cnt[16]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.525
    2514   comp_mesure_temperature/cnt[5]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.547
    2515   comp_mesure_temperature/cnt[5]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.547
    2516   comp_mesure_temperature/cnt[3]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.553
    2517   comp_mesure_temperature/cnt[4]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.553
    2518   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.457
    2519   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.457
    2520   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.515
    2521   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.515
    2522   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.573
    2523   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.573
    2524   usb_write_n_in                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock:f         0.000   998.608
    2525   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.631
    2526   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.631
    2527   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.689
    2528   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.689
    2529   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.747
    2530   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.747
    2531   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.805
    2532   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.805
    2533   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.863
    2534   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.863
    2535   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.921
    2536   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.921
    2537   comp_mega_func_fifo8_to_usb/dcfifo_component                        rdempty       reg    System                                                               0.000   998.966
    2538   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.979
    2539   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.979
    2540   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   999.037
    2541   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   999.037
    2542   usb_read_n_in                                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock:f         0.000   999.093
    2543   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   999.097
    2544   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   999.097
    2545   comp_mega_func_fifo8_to_usb/dcfifo_component                        rdempty       reg    System                                                               0.000   999.342
