
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vivado' on host 'lesc-server' (Linux_x86_64 version 4.15.0-88-generic) on Mon Apr 06 16:26:00 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/vivado/HLStools/teste_3_plataformas/vivado'
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
projeto
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project projeto/[33C[2Kvivado_hls> open_project projeto[32C
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/teste_3_plataformas/vivado/projeto'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_S[18C
No match found.
[2Kvivado_hls> open_S[18C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_S[18C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/teste_3_plataformas/vivado/projeto/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
/home/vivado/HLStools/teste_3_plataformas/vivado/projeto/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file teste.c; skipping it.
WARNING: [HLS 200-40] Cannot find source file ls; skipping it.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Error in linking the design.
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
projeto
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> c [14C[2Kvivado_hls> c[13C[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd p[16C[2Kvivado_hls> cd pr[17C[2K
[35mpragma_formats 
pragma_names_hidden 
[0m[0mprojeto 
[0m
[2Kvivado_hls> cd pr[17C[2Kvivado_hls> cd pro[18C[2Kvivado_hls> cd projeto/[23C
[2Kvivado_hls> [12C[2Kvivado_hls> cd projeto/[23C[2Kvivado_hls> ls[14C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file teste.c; skipping it.
WARNING: [HLS 200-40] Cannot find source file ls; skipping it.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Error in linking the design.
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
bkp_teste.c
sol
vivado_hls.app
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> m[13C[2Kvivado_hls> mv[14C[2Kvivado_hls> mv [15C[2Kvivado_hls> mv b[16C[2Kvivado_hls> mv bkp_teste.c[26C[2Kvivado_hls> mv bkp_teste.c [27C[2Kvivado_hls> mv bkp_teste.c t[28C[2Kvivado_hls> mv bkp_teste.c te[29C[2Kvivado_hls> mv bkp_teste.c tes[30C[2Kvivado_hls> mv bkp_teste.c teste[32C[2Kvivado_hls> mv bkp_teste.c teste.[33C[2Kvivado_hls> mv bkp_teste.c teste.c[34C
[2Kvivado_hls> [12C[2Kvivado_hls> mv bkp_teste.c teste.c[34C[2Kvivado_hls> ls[14C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file ls; skipping it.
INFO: [HLS 200-10] Analyzing design file 'teste.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:01:00 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13336 ; free virtual = 43719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:01:00 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13336 ; free virtual = 43719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:01:02 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13335 ; free virtual = 43717
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:01:02 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13335 ; free virtual = 43718
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:02 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13317 ; free virtual = 43700
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:02 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13317 ; free virtual = 43700
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sum_vector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.78 seconds; current allocated memory: 96.926 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 97.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_vector/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_vector/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_vector/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sum_vector' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_vector'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 97.358 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:03 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13310 ; free virtual = 43693
INFO: [VHDL 208-304] Generating VHDL RTL for sum_vector.
INFO: [VLOG 209-307] Generating Verilog RTL for sum_vector.
[2Kvivado_hls> [12CINFO: [HLS 200-112] Total elapsed time: 66.87 seconds; peak allocated memory: 97.358 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Apr  6 16:27:07 2020...
