<stg><name>loadSlidingWindow</name>


<trans_list>

<trans id="1742" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="10" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="20" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1775" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_11, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_10, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_9, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_8, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_7, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_6, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_5, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_4, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_3, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_2, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_1, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_0, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_11, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_10, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_9, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_8, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_7, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_6, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_5, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_4, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_3, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_2, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_1, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_0, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="64">
<![CDATA[
:24 %samples_0_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="64">
<![CDATA[
:25 %samples_1_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="64">
<![CDATA[
:26 %samples_2_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="64">
<![CDATA[
:27 %samples_3_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="64">
<![CDATA[
:28 %samples_4_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="64">
<![CDATA[
:29 %samples_5_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="64">
<![CDATA[
:30 %samples_6_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="64">
<![CDATA[
:31 %samples_7_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="64">
<![CDATA[
:32 %samples_8_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="64">
<![CDATA[
:33 %samples_9_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="64">
<![CDATA[
:34 %samples_10_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="64">
<![CDATA[
:35 %samples_11_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="20" op_0_bw="64">
<![CDATA[
:36 %samples_0_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="20" op_0_bw="64">
<![CDATA[
:37 %samples_1_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="20" op_0_bw="64">
<![CDATA[
:38 %samples_2_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="20" op_0_bw="64">
<![CDATA[
:39 %samples_3_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="20" op_0_bw="64">
<![CDATA[
:40 %samples_4_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="20" op_0_bw="64">
<![CDATA[
:41 %samples_5_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="20" op_0_bw="64">
<![CDATA[
:42 %samples_6_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="20" op_0_bw="64">
<![CDATA[
:43 %samples_7_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="20" op_0_bw="64">
<![CDATA[
:44 %samples_8_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="20" op_0_bw="64">
<![CDATA[
:45 %samples_9_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="20" op_0_bw="64">
<![CDATA[
:46 %samples_10_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="20" op_0_bw="64">
<![CDATA[
:47 %samples_11_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="64">
<![CDATA[
:48 %sample_period_samples_0_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="64">
<![CDATA[
:49 %sample_period_samples_1_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="64">
<![CDATA[
:50 %sample_period_samples_2_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="64">
<![CDATA[
:51 %sample_period_samples_3_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="64">
<![CDATA[
:52 %sample_period_samples_4_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="64">
<![CDATA[
:53 %sample_period_samples_5_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="64">
<![CDATA[
:54 %sample_period_samples_6_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="64">
<![CDATA[
:55 %sample_period_samples_7_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="64">
<![CDATA[
:56 %sample_period_samples_8_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="64">
<![CDATA[
:57 %sample_period_samples_9_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="64">
<![CDATA[
:58 %sample_period_samples_10_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="64">
<![CDATA[
:59 %sample_period_samples_11_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="20" op_0_bw="64">
<![CDATA[
:60 %sample_period_samples_0_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="20" op_0_bw="64">
<![CDATA[
:61 %sample_period_samples_1_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="20" op_0_bw="64">
<![CDATA[
:62 %sample_period_samples_2_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="20" op_0_bw="64">
<![CDATA[
:63 %sample_period_samples_3_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="20" op_0_bw="64">
<![CDATA[
:64 %sample_period_samples_4_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="20" op_0_bw="64">
<![CDATA[
:65 %sample_period_samples_5_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="20" op_0_bw="64">
<![CDATA[
:66 %sample_period_samples_6_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="20" op_0_bw="64">
<![CDATA[
:67 %sample_period_samples_7_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="20" op_0_bw="64">
<![CDATA[
:68 %sample_period_samples_8_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="20" op_0_bw="64">
<![CDATA[
:69 %sample_period_samples_9_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="20" op_0_bw="64">
<![CDATA[
:70 %sample_period_samples_10_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="20" op_0_bw="64">
<![CDATA[
:71 %sample_period_samples_11_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
:72 %br_ln84 = br void

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %i = phi i4 %add_ln84, void %.split16, i4 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln84 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln84 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln84 = br i1 %icmp_ln84, void %.split16, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="4">
<![CDATA[
.split16:2 %trunc_ln87 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="3">
<![CDATA[
.split16:3 %zext_ln87 = zext i3 %trunc_ln87

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:4 %buffer_in_0_addr = getelementptr i32 %buffer_in_0, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_0_addr"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="3">
<![CDATA[
.split16:5 %buffer_in_0_load = load i3 %buffer_in_0_addr

]]></Node>
<StgValue><ssdm name="buffer_in_0_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:6 %buffer_in_1_addr = getelementptr i32 %buffer_in_1, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_1_addr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="3">
<![CDATA[
.split16:7 %buffer_in_1_load = load i3 %buffer_in_1_addr

]]></Node>
<StgValue><ssdm name="buffer_in_1_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:8 %buffer_in_2_addr = getelementptr i32 %buffer_in_2, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_2_addr"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="3">
<![CDATA[
.split16:9 %buffer_in_2_load = load i3 %buffer_in_2_addr

]]></Node>
<StgValue><ssdm name="buffer_in_2_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:10 %buffer_in_3_addr = getelementptr i32 %buffer_in_3, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_3_addr"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="3">
<![CDATA[
.split16:11 %buffer_in_3_load = load i3 %buffer_in_3_addr

]]></Node>
<StgValue><ssdm name="buffer_in_3_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:12 %buffer_in_4_addr = getelementptr i32 %buffer_in_4, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_4_addr"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="3">
<![CDATA[
.split16:13 %buffer_in_4_load = load i3 %buffer_in_4_addr

]]></Node>
<StgValue><ssdm name="buffer_in_4_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:14 %buffer_in_5_addr = getelementptr i32 %buffer_in_5, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_5_addr"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="3">
<![CDATA[
.split16:15 %buffer_in_5_load = load i3 %buffer_in_5_addr

]]></Node>
<StgValue><ssdm name="buffer_in_5_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:16 %buffer_in_6_addr = getelementptr i32 %buffer_in_6, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_6_addr"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="3">
<![CDATA[
.split16:17 %buffer_in_6_load = load i3 %buffer_in_6_addr

]]></Node>
<StgValue><ssdm name="buffer_in_6_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:18 %buffer_in_7_addr = getelementptr i32 %buffer_in_7, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_7_addr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="3">
<![CDATA[
.split16:19 %buffer_in_7_load = load i3 %buffer_in_7_addr

]]></Node>
<StgValue><ssdm name="buffer_in_7_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:20 %buffer_in_8_addr = getelementptr i32 %buffer_in_8, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_8_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="3">
<![CDATA[
.split16:21 %buffer_in_8_load = load i3 %buffer_in_8_addr

]]></Node>
<StgValue><ssdm name="buffer_in_8_load"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:22 %buffer_in_9_addr = getelementptr i32 %buffer_in_9, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_9_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="3">
<![CDATA[
.split16:23 %buffer_in_9_load = load i3 %buffer_in_9_addr

]]></Node>
<StgValue><ssdm name="buffer_in_9_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:24 %buffer_in_10_addr = getelementptr i32 %buffer_in_10, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_10_addr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="3">
<![CDATA[
.split16:25 %buffer_in_10_load = load i3 %buffer_in_10_addr

]]></Node>
<StgValue><ssdm name="buffer_in_10_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:26 %buffer_in_11_addr = getelementptr i32 %buffer_in_11, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_11_addr"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="3">
<![CDATA[
.split16:27 %buffer_in_11_load = load i3 %buffer_in_11_addr

]]></Node>
<StgValue><ssdm name="buffer_in_11_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="4">
<![CDATA[
.split16:0 %i_cast = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:1 %specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln86"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="3">
<![CDATA[
.split16:5 %buffer_in_0_load = load i3 %buffer_in_0_addr

]]></Node>
<StgValue><ssdm name="buffer_in_0_load"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="3">
<![CDATA[
.split16:7 %buffer_in_1_load = load i3 %buffer_in_1_addr

]]></Node>
<StgValue><ssdm name="buffer_in_1_load"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="3">
<![CDATA[
.split16:9 %buffer_in_2_load = load i3 %buffer_in_2_addr

]]></Node>
<StgValue><ssdm name="buffer_in_2_load"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="3">
<![CDATA[
.split16:11 %buffer_in_3_load = load i3 %buffer_in_3_addr

]]></Node>
<StgValue><ssdm name="buffer_in_3_load"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="3">
<![CDATA[
.split16:13 %buffer_in_4_load = load i3 %buffer_in_4_addr

]]></Node>
<StgValue><ssdm name="buffer_in_4_load"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="3">
<![CDATA[
.split16:15 %buffer_in_5_load = load i3 %buffer_in_5_addr

]]></Node>
<StgValue><ssdm name="buffer_in_5_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="3">
<![CDATA[
.split16:17 %buffer_in_6_load = load i3 %buffer_in_6_addr

]]></Node>
<StgValue><ssdm name="buffer_in_6_load"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="3">
<![CDATA[
.split16:19 %buffer_in_7_load = load i3 %buffer_in_7_addr

]]></Node>
<StgValue><ssdm name="buffer_in_7_load"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="3">
<![CDATA[
.split16:21 %buffer_in_8_load = load i3 %buffer_in_8_addr

]]></Node>
<StgValue><ssdm name="buffer_in_8_load"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="3">
<![CDATA[
.split16:23 %buffer_in_9_load = load i3 %buffer_in_9_addr

]]></Node>
<StgValue><ssdm name="buffer_in_9_load"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="3">
<![CDATA[
.split16:25 %buffer_in_10_load = load i3 %buffer_in_10_addr

]]></Node>
<StgValue><ssdm name="buffer_in_10_load"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="3">
<![CDATA[
.split16:27 %buffer_in_11_load = load i3 %buffer_in_11_addr

]]></Node>
<StgValue><ssdm name="buffer_in_11_load"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="32">
<![CDATA[
.split16:28 %trunc_ln302 = trunc i32 %buffer_in_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln302"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:29 %trunc_ln302_1 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_0_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_1"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="32">
<![CDATA[
.split16:30 %trunc_ln302_2 = trunc i32 %buffer_in_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_2"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:31 %trunc_ln302_s = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_1_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_s"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="32">
<![CDATA[
.split16:32 %trunc_ln302_3 = trunc i32 %buffer_in_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:33 %trunc_ln302_4 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_2_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_4"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="32">
<![CDATA[
.split16:34 %trunc_ln302_5 = trunc i32 %buffer_in_3_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_5"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:35 %trunc_ln302_6 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_3_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_6"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="32">
<![CDATA[
.split16:36 %trunc_ln302_7 = trunc i32 %buffer_in_4_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_7"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:37 %trunc_ln302_8 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_4_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_8"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="32">
<![CDATA[
.split16:38 %trunc_ln302_9 = trunc i32 %buffer_in_5_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_9"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:39 %trunc_ln302_10 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_5_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_10"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="32">
<![CDATA[
.split16:40 %trunc_ln302_11 = trunc i32 %buffer_in_6_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_11"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:41 %trunc_ln302_12 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_6_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_12"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="32">
<![CDATA[
.split16:42 %trunc_ln302_13 = trunc i32 %buffer_in_7_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_13"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:43 %trunc_ln302_14 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_7_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_14"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="32">
<![CDATA[
.split16:44 %trunc_ln302_15 = trunc i32 %buffer_in_8_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_15"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:45 %trunc_ln302_16 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_8_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_16"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="32">
<![CDATA[
.split16:46 %trunc_ln302_17 = trunc i32 %buffer_in_9_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_17"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:47 %trunc_ln302_18 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_9_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_18"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="32">
<![CDATA[
.split16:48 %trunc_ln302_19 = trunc i32 %buffer_in_10_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_19"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:49 %trunc_ln302_20 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_10_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_20"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="32">
<![CDATA[
.split16:50 %trunc_ln302_21 = trunc i32 %buffer_in_11_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_21"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:51 %trunc_ln302_22 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_11_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_22"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:52 %samples_0_sample_V_addr = getelementptr i12 %samples_0_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_addr"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:53 %store_ln113 = store i12 %trunc_ln302, i3 %samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:54 %samples_1_sample_V_addr = getelementptr i12 %samples_1_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_addr"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:55 %store_ln113 = store i12 %trunc_ln302_2, i3 %samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:56 %samples_2_sample_V_addr = getelementptr i12 %samples_2_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_addr"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:57 %store_ln113 = store i12 %trunc_ln302_3, i3 %samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:58 %samples_3_sample_V_addr = getelementptr i12 %samples_3_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_addr"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:59 %store_ln113 = store i12 %trunc_ln302_5, i3 %samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:60 %samples_4_sample_V_addr = getelementptr i12 %samples_4_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_addr"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:61 %store_ln113 = store i12 %trunc_ln302_7, i3 %samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:62 %samples_5_sample_V_addr = getelementptr i12 %samples_5_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_addr"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:63 %store_ln113 = store i12 %trunc_ln302_9, i3 %samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:64 %samples_6_sample_V_addr = getelementptr i12 %samples_6_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_addr"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:65 %store_ln113 = store i12 %trunc_ln302_11, i3 %samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:66 %samples_7_sample_V_addr = getelementptr i12 %samples_7_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_addr"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:67 %store_ln113 = store i12 %trunc_ln302_13, i3 %samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:68 %samples_8_sample_V_addr = getelementptr i12 %samples_8_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_addr"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:69 %store_ln113 = store i12 %trunc_ln302_15, i3 %samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:70 %samples_9_sample_V_addr = getelementptr i12 %samples_9_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_addr"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:71 %store_ln113 = store i12 %trunc_ln302_17, i3 %samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:72 %samples_10_sample_V_addr = getelementptr i12 %samples_10_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_addr"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:73 %store_ln113 = store i12 %trunc_ln302_19, i3 %samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:74 %samples_11_sample_V_addr = getelementptr i12 %samples_11_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_addr"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:75 %store_ln113 = store i12 %trunc_ln302_21, i3 %samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:76 %samples_0_timestamp_V_addr = getelementptr i20 %samples_0_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_addr"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:77 %store_ln113 = store i20 %trunc_ln302_1, i3 %samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:78 %samples_1_timestamp_V_addr = getelementptr i20 %samples_1_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_addr"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:79 %store_ln113 = store i20 %trunc_ln302_s, i3 %samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:80 %samples_2_timestamp_V_addr = getelementptr i20 %samples_2_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_addr"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:81 %store_ln113 = store i20 %trunc_ln302_4, i3 %samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:82 %samples_3_timestamp_V_addr = getelementptr i20 %samples_3_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_addr"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:83 %store_ln113 = store i20 %trunc_ln302_6, i3 %samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:84 %samples_4_timestamp_V_addr = getelementptr i20 %samples_4_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_addr"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:85 %store_ln113 = store i20 %trunc_ln302_8, i3 %samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:86 %samples_5_timestamp_V_addr = getelementptr i20 %samples_5_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_addr"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:87 %store_ln113 = store i20 %trunc_ln302_10, i3 %samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:88 %samples_6_timestamp_V_addr = getelementptr i20 %samples_6_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_addr"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:89 %store_ln113 = store i20 %trunc_ln302_12, i3 %samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:90 %samples_7_timestamp_V_addr = getelementptr i20 %samples_7_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_addr"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:91 %store_ln113 = store i20 %trunc_ln302_14, i3 %samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:92 %samples_8_timestamp_V_addr = getelementptr i20 %samples_8_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_addr"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:93 %store_ln113 = store i20 %trunc_ln302_16, i3 %samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:94 %samples_9_timestamp_V_addr = getelementptr i20 %samples_9_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_addr"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:95 %store_ln113 = store i20 %trunc_ln302_18, i3 %samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:96 %samples_10_timestamp_V_addr = getelementptr i20 %samples_10_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_addr"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:97 %store_ln113 = store i20 %trunc_ln302_20, i3 %samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:98 %samples_11_timestamp_V_addr = getelementptr i20 %samples_11_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_addr"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:99 %store_ln113 = store i20 %trunc_ln302_22, i3 %samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
.split16:100 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln19 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0 %i_1 = phi i4 %add_ln19, void %.split, i4 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1 %add_ln19 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="4">
<![CDATA[
.preheader:2 %zext_ln19 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3 %icmp_ln19 = icmp_eq  i4 %i_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln19 = br i1 %icmp_ln19, void %.split, void %_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %samples_0_sample_V_addr_1 = getelementptr i12 %samples_0_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_addr_1"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="3">
<![CDATA[
.split:2 %samples_0_sample_V_load = load i3 %samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %samples_1_sample_V_addr_1 = getelementptr i12 %samples_1_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="3">
<![CDATA[
.split:4 %samples_1_sample_V_load = load i3 %samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %samples_2_sample_V_addr_1 = getelementptr i12 %samples_2_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_addr_1"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="3">
<![CDATA[
.split:6 %samples_2_sample_V_load = load i3 %samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %samples_3_sample_V_addr_1 = getelementptr i12 %samples_3_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="3">
<![CDATA[
.split:8 %samples_3_sample_V_load = load i3 %samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:9 %samples_4_sample_V_addr_1 = getelementptr i12 %samples_4_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_addr_1"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="3">
<![CDATA[
.split:10 %samples_4_sample_V_load = load i3 %samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:11 %samples_5_sample_V_addr_1 = getelementptr i12 %samples_5_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_addr_1"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="3">
<![CDATA[
.split:12 %samples_5_sample_V_load = load i3 %samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:13 %samples_6_sample_V_addr_1 = getelementptr i12 %samples_6_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_addr_1"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="3">
<![CDATA[
.split:14 %samples_6_sample_V_load = load i3 %samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:15 %samples_7_sample_V_addr_1 = getelementptr i12 %samples_7_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_addr_1"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="3">
<![CDATA[
.split:16 %samples_7_sample_V_load = load i3 %samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:17 %samples_8_sample_V_addr_1 = getelementptr i12 %samples_8_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_addr_1"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="3">
<![CDATA[
.split:18 %samples_8_sample_V_load = load i3 %samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:19 %samples_9_sample_V_addr_1 = getelementptr i12 %samples_9_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_addr_1"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="3">
<![CDATA[
.split:20 %samples_9_sample_V_load = load i3 %samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:21 %samples_10_sample_V_addr_1 = getelementptr i12 %samples_10_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_addr_1"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="3">
<![CDATA[
.split:22 %samples_10_sample_V_load = load i3 %samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:23 %samples_11_sample_V_addr_1 = getelementptr i12 %samples_11_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_addr_1"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="3">
<![CDATA[
.split:24 %samples_11_sample_V_load = load i3 %samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:25 %samples_0_timestamp_V_addr_1 = getelementptr i20 %samples_0_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="20" op_0_bw="3">
<![CDATA[
.split:26 %samples_0_timestamp_V_load = load i3 %samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:27 %samples_1_timestamp_V_addr_1 = getelementptr i20 %samples_1_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="20" op_0_bw="3">
<![CDATA[
.split:28 %samples_1_timestamp_V_load = load i3 %samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:29 %samples_2_timestamp_V_addr_1 = getelementptr i20 %samples_2_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="20" op_0_bw="3">
<![CDATA[
.split:30 %samples_2_timestamp_V_load = load i3 %samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:31 %samples_3_timestamp_V_addr_1 = getelementptr i20 %samples_3_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="20" op_0_bw="3">
<![CDATA[
.split:32 %samples_3_timestamp_V_load = load i3 %samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:33 %samples_4_timestamp_V_addr_1 = getelementptr i20 %samples_4_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="20" op_0_bw="3">
<![CDATA[
.split:34 %samples_4_timestamp_V_load = load i3 %samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:35 %samples_5_timestamp_V_addr_1 = getelementptr i20 %samples_5_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="20" op_0_bw="3">
<![CDATA[
.split:36 %samples_5_timestamp_V_load = load i3 %samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:37 %samples_6_timestamp_V_addr_1 = getelementptr i20 %samples_6_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="20" op_0_bw="3">
<![CDATA[
.split:38 %samples_6_timestamp_V_load = load i3 %samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:39 %samples_7_timestamp_V_addr_1 = getelementptr i20 %samples_7_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="20" op_0_bw="3">
<![CDATA[
.split:40 %samples_7_timestamp_V_load = load i3 %samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:41 %samples_8_timestamp_V_addr_1 = getelementptr i20 %samples_8_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="20" op_0_bw="3">
<![CDATA[
.split:42 %samples_8_timestamp_V_load = load i3 %samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:43 %samples_9_timestamp_V_addr_1 = getelementptr i20 %samples_9_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="20" op_0_bw="3">
<![CDATA[
.split:44 %samples_9_timestamp_V_load = load i3 %samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:45 %samples_10_timestamp_V_addr_1 = getelementptr i20 %samples_10_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="20" op_0_bw="3">
<![CDATA[
.split:46 %samples_10_timestamp_V_load = load i3 %samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:47 %samples_11_timestamp_V_addr_1 = getelementptr i20 %samples_11_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="20" op_0_bw="3">
<![CDATA[
.split:48 %samples_11_timestamp_V_load = load i3 %samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:0 %sample_period_samples_0_sample_V_addr = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:1 %sample_period_samples_0_sample_V_load = load i3 %sample_period_samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:2 %sample_period_samples_1_sample_V_addr = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:3 %sample_period_samples_1_sample_V_load = load i3 %sample_period_samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:4 %sample_period_samples_2_sample_V_addr = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:5 %sample_period_samples_2_sample_V_load = load i3 %sample_period_samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:6 %sample_period_samples_3_sample_V_addr = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:7 %sample_period_samples_3_sample_V_load = load i3 %sample_period_samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:8 %sample_period_samples_4_sample_V_addr = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:9 %sample_period_samples_4_sample_V_load = load i3 %sample_period_samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:10 %sample_period_samples_5_sample_V_addr = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:11 %sample_period_samples_5_sample_V_load = load i3 %sample_period_samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:12 %sample_period_samples_6_sample_V_addr = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:13 %sample_period_samples_6_sample_V_load = load i3 %sample_period_samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:14 %sample_period_samples_7_sample_V_addr = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:15 %sample_period_samples_7_sample_V_load = load i3 %sample_period_samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:16 %sample_period_samples_8_sample_V_addr = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:17 %sample_period_samples_8_sample_V_load = load i3 %sample_period_samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:18 %sample_period_samples_9_sample_V_addr = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:19 %sample_period_samples_9_sample_V_load = load i3 %sample_period_samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:20 %sample_period_samples_10_sample_V_addr = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:21 %sample_period_samples_10_sample_V_load = load i3 %sample_period_samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:22 %sample_period_samples_11_sample_V_addr = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:23 %sample_period_samples_11_sample_V_load = load i3 %sample_period_samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:24 %sample_period_samples_0_timestamp_V_addr = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:25 %sample_period_samples_0_timestamp_V_load = load i3 %sample_period_samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:26 %sample_period_samples_1_timestamp_V_addr = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:27 %sample_period_samples_1_timestamp_V_load = load i3 %sample_period_samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:28 %sample_period_samples_2_timestamp_V_addr = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:29 %sample_period_samples_2_timestamp_V_load = load i3 %sample_period_samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:30 %sample_period_samples_3_timestamp_V_addr = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:31 %sample_period_samples_3_timestamp_V_load = load i3 %sample_period_samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:32 %sample_period_samples_4_timestamp_V_addr = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:33 %sample_period_samples_4_timestamp_V_load = load i3 %sample_period_samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:34 %sample_period_samples_5_timestamp_V_addr = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:35 %sample_period_samples_5_timestamp_V_load = load i3 %sample_period_samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:36 %sample_period_samples_6_timestamp_V_addr = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:37 %sample_period_samples_6_timestamp_V_load = load i3 %sample_period_samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:38 %sample_period_samples_7_timestamp_V_addr = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:39 %sample_period_samples_7_timestamp_V_load = load i3 %sample_period_samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:40 %sample_period_samples_8_timestamp_V_addr = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:41 %sample_period_samples_8_timestamp_V_load = load i3 %sample_period_samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:42 %sample_period_samples_9_timestamp_V_addr = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:43 %sample_period_samples_9_timestamp_V_load = load i3 %sample_period_samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:44 %sample_period_samples_10_timestamp_V_addr = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:45 %sample_period_samples_10_timestamp_V_load = load i3 %sample_period_samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:46 %sample_period_samples_11_timestamp_V_addr = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:47 %sample_period_samples_11_timestamp_V_load = load i3 %sample_period_samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:48 %sample_period_samples_0_sample_V_addr_1 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_1"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:49 %sample_period_samples_0_sample_V_load_1 = load i3 %sample_period_samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_1"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:50 %sample_period_samples_1_sample_V_addr_1 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_1"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:51 %sample_period_samples_1_sample_V_load_1 = load i3 %sample_period_samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_1"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:52 %sample_period_samples_2_sample_V_addr_1 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_1"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:53 %sample_period_samples_2_sample_V_load_1 = load i3 %sample_period_samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_1"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:54 %sample_period_samples_3_sample_V_addr_1 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_1"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:55 %sample_period_samples_3_sample_V_load_1 = load i3 %sample_period_samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_1"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:56 %sample_period_samples_4_sample_V_addr_1 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_1"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:57 %sample_period_samples_4_sample_V_load_1 = load i3 %sample_period_samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_1"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:58 %sample_period_samples_5_sample_V_addr_1 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_1"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:59 %sample_period_samples_5_sample_V_load_1 = load i3 %sample_period_samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_1"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:60 %sample_period_samples_6_sample_V_addr_1 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_1"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:61 %sample_period_samples_6_sample_V_load_1 = load i3 %sample_period_samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_1"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:62 %sample_period_samples_7_sample_V_addr_1 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_1"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:63 %sample_period_samples_7_sample_V_load_1 = load i3 %sample_period_samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_1"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:64 %sample_period_samples_8_sample_V_addr_1 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_1"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:65 %sample_period_samples_8_sample_V_load_1 = load i3 %sample_period_samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_1"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:66 %sample_period_samples_9_sample_V_addr_1 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_1"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:67 %sample_period_samples_9_sample_V_load_1 = load i3 %sample_period_samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_1"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:68 %sample_period_samples_10_sample_V_addr_1 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_1"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:69 %sample_period_samples_10_sample_V_load_1 = load i3 %sample_period_samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_1"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:70 %sample_period_samples_11_sample_V_addr_1 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_1"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:71 %sample_period_samples_11_sample_V_load_1 = load i3 %sample_period_samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_1"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:72 %sample_period_samples_0_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:73 %sample_period_samples_0_timestamp_V_load_1 = load i3 %sample_period_samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:74 %sample_period_samples_1_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:75 %sample_period_samples_1_timestamp_V_load_1 = load i3 %sample_period_samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:76 %sample_period_samples_2_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:77 %sample_period_samples_2_timestamp_V_load_1 = load i3 %sample_period_samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:78 %sample_period_samples_3_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:79 %sample_period_samples_3_timestamp_V_load_1 = load i3 %sample_period_samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:80 %sample_period_samples_4_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:81 %sample_period_samples_4_timestamp_V_load_1 = load i3 %sample_period_samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:82 %sample_period_samples_5_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:83 %sample_period_samples_5_timestamp_V_load_1 = load i3 %sample_period_samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:84 %sample_period_samples_6_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:85 %sample_period_samples_6_timestamp_V_load_1 = load i3 %sample_period_samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:86 %sample_period_samples_7_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:87 %sample_period_samples_7_timestamp_V_load_1 = load i3 %sample_period_samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:88 %sample_period_samples_8_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:89 %sample_period_samples_8_timestamp_V_load_1 = load i3 %sample_period_samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:90 %sample_period_samples_9_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:91 %sample_period_samples_9_timestamp_V_load_1 = load i3 %sample_period_samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:92 %sample_period_samples_10_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:93 %sample_period_samples_10_timestamp_V_load_1 = load i3 %sample_period_samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:94 %sample_period_samples_11_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:95 %sample_period_samples_11_timestamp_V_load_1 = load i3 %sample_period_samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="3">
<![CDATA[
.split:2 %samples_0_sample_V_load = load i3 %samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="3">
<![CDATA[
.split:4 %samples_1_sample_V_load = load i3 %samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="3">
<![CDATA[
.split:6 %samples_2_sample_V_load = load i3 %samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="3">
<![CDATA[
.split:8 %samples_3_sample_V_load = load i3 %samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="3">
<![CDATA[
.split:10 %samples_4_sample_V_load = load i3 %samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="3">
<![CDATA[
.split:12 %samples_5_sample_V_load = load i3 %samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="3">
<![CDATA[
.split:14 %samples_6_sample_V_load = load i3 %samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="3">
<![CDATA[
.split:16 %samples_7_sample_V_load = load i3 %samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="3">
<![CDATA[
.split:18 %samples_8_sample_V_load = load i3 %samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="3">
<![CDATA[
.split:20 %samples_9_sample_V_load = load i3 %samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="3">
<![CDATA[
.split:22 %samples_10_sample_V_load = load i3 %samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="3">
<![CDATA[
.split:24 %samples_11_sample_V_load = load i3 %samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="20" op_0_bw="3">
<![CDATA[
.split:26 %samples_0_timestamp_V_load = load i3 %samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="20" op_0_bw="3">
<![CDATA[
.split:28 %samples_1_timestamp_V_load = load i3 %samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="20" op_0_bw="3">
<![CDATA[
.split:30 %samples_2_timestamp_V_load = load i3 %samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="20" op_0_bw="3">
<![CDATA[
.split:32 %samples_3_timestamp_V_load = load i3 %samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="20" op_0_bw="3">
<![CDATA[
.split:34 %samples_4_timestamp_V_load = load i3 %samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="20" op_0_bw="3">
<![CDATA[
.split:36 %samples_5_timestamp_V_load = load i3 %samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="20" op_0_bw="3">
<![CDATA[
.split:38 %samples_6_timestamp_V_load = load i3 %samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="20" op_0_bw="3">
<![CDATA[
.split:40 %samples_7_timestamp_V_load = load i3 %samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="20" op_0_bw="3">
<![CDATA[
.split:42 %samples_8_timestamp_V_load = load i3 %samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="20" op_0_bw="3">
<![CDATA[
.split:44 %samples_9_timestamp_V_load = load i3 %samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="20" op_0_bw="3">
<![CDATA[
.split:46 %samples_10_timestamp_V_load = load i3 %samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="20" op_0_bw="3">
<![CDATA[
.split:48 %samples_11_timestamp_V_load = load i3 %samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:49 %sample_period_samples_0_sample_V_addr_8 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_8"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:50 %store_ln24 = store i12 %samples_0_sample_V_load, i3 %sample_period_samples_0_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:51 %sample_period_samples_1_sample_V_addr_8 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_8"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:52 %store_ln24 = store i12 %samples_1_sample_V_load, i3 %sample_period_samples_1_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:53 %sample_period_samples_2_sample_V_addr_8 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_8"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:54 %store_ln24 = store i12 %samples_2_sample_V_load, i3 %sample_period_samples_2_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:55 %sample_period_samples_3_sample_V_addr_8 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_8"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:56 %store_ln24 = store i12 %samples_3_sample_V_load, i3 %sample_period_samples_3_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:57 %sample_period_samples_4_sample_V_addr_8 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_8"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:58 %store_ln24 = store i12 %samples_4_sample_V_load, i3 %sample_period_samples_4_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:59 %sample_period_samples_5_sample_V_addr_8 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_8"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:60 %store_ln24 = store i12 %samples_5_sample_V_load, i3 %sample_period_samples_5_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:61 %sample_period_samples_6_sample_V_addr_8 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_8"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:62 %store_ln24 = store i12 %samples_6_sample_V_load, i3 %sample_period_samples_6_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:63 %sample_period_samples_7_sample_V_addr_8 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_8"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:64 %store_ln24 = store i12 %samples_7_sample_V_load, i3 %sample_period_samples_7_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:65 %sample_period_samples_8_sample_V_addr_8 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_8"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:66 %store_ln24 = store i12 %samples_8_sample_V_load, i3 %sample_period_samples_8_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:67 %sample_period_samples_9_sample_V_addr_8 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_8"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:68 %store_ln24 = store i12 %samples_9_sample_V_load, i3 %sample_period_samples_9_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:69 %sample_period_samples_10_sample_V_addr_8 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_8"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:70 %store_ln24 = store i12 %samples_10_sample_V_load, i3 %sample_period_samples_10_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:71 %sample_period_samples_11_sample_V_addr_8 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_8"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:72 %store_ln24 = store i12 %samples_11_sample_V_load, i3 %sample_period_samples_11_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:73 %sample_period_samples_0_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:74 %store_ln24 = store i20 %samples_0_timestamp_V_load, i3 %sample_period_samples_0_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:75 %sample_period_samples_1_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:76 %store_ln24 = store i20 %samples_1_timestamp_V_load, i3 %sample_period_samples_1_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:77 %sample_period_samples_2_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:78 %store_ln24 = store i20 %samples_2_timestamp_V_load, i3 %sample_period_samples_2_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:79 %sample_period_samples_3_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:80 %store_ln24 = store i20 %samples_3_timestamp_V_load, i3 %sample_period_samples_3_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:81 %sample_period_samples_4_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:82 %store_ln24 = store i20 %samples_4_timestamp_V_load, i3 %sample_period_samples_4_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:83 %sample_period_samples_5_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:84 %store_ln24 = store i20 %samples_5_timestamp_V_load, i3 %sample_period_samples_5_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:85 %sample_period_samples_6_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:86 %store_ln24 = store i20 %samples_6_timestamp_V_load, i3 %sample_period_samples_6_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:87 %sample_period_samples_7_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:88 %store_ln24 = store i20 %samples_7_timestamp_V_load, i3 %sample_period_samples_7_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:89 %sample_period_samples_8_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:90 %store_ln24 = store i20 %samples_8_timestamp_V_load, i3 %sample_period_samples_8_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:91 %sample_period_samples_9_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:92 %store_ln24 = store i20 %samples_9_timestamp_V_load, i3 %sample_period_samples_9_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:93 %sample_period_samples_10_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:94 %store_ln24 = store i20 %samples_10_timestamp_V_load, i3 %sample_period_samples_10_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:95 %sample_period_samples_11_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:96 %store_ln24 = store i20 %samples_11_timestamp_V_load, i3 %sample_period_samples_11_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
.split:97 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="447" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:1 %sample_period_samples_0_sample_V_load = load i3 %sample_period_samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:3 %sample_period_samples_1_sample_V_load = load i3 %sample_period_samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:5 %sample_period_samples_2_sample_V_load = load i3 %sample_period_samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:7 %sample_period_samples_3_sample_V_load = load i3 %sample_period_samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:9 %sample_period_samples_4_sample_V_load = load i3 %sample_period_samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:11 %sample_period_samples_5_sample_V_load = load i3 %sample_period_samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:13 %sample_period_samples_6_sample_V_load = load i3 %sample_period_samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:15 %sample_period_samples_7_sample_V_load = load i3 %sample_period_samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:17 %sample_period_samples_8_sample_V_load = load i3 %sample_period_samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:19 %sample_period_samples_9_sample_V_load = load i3 %sample_period_samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:21 %sample_period_samples_10_sample_V_load = load i3 %sample_period_samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:23 %sample_period_samples_11_sample_V_load = load i3 %sample_period_samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:25 %sample_period_samples_0_timestamp_V_load = load i3 %sample_period_samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:27 %sample_period_samples_1_timestamp_V_load = load i3 %sample_period_samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:29 %sample_period_samples_2_timestamp_V_load = load i3 %sample_period_samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:31 %sample_period_samples_3_timestamp_V_load = load i3 %sample_period_samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:33 %sample_period_samples_4_timestamp_V_load = load i3 %sample_period_samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:35 %sample_period_samples_5_timestamp_V_load = load i3 %sample_period_samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:37 %sample_period_samples_6_timestamp_V_load = load i3 %sample_period_samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:39 %sample_period_samples_7_timestamp_V_load = load i3 %sample_period_samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:41 %sample_period_samples_8_timestamp_V_load = load i3 %sample_period_samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:43 %sample_period_samples_9_timestamp_V_load = load i3 %sample_period_samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:45 %sample_period_samples_10_timestamp_V_load = load i3 %sample_period_samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:47 %sample_period_samples_11_timestamp_V_load = load i3 %sample_period_samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:49 %sample_period_samples_0_sample_V_load_1 = load i3 %sample_period_samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_1"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:51 %sample_period_samples_1_sample_V_load_1 = load i3 %sample_period_samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_1"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:53 %sample_period_samples_2_sample_V_load_1 = load i3 %sample_period_samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_1"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:55 %sample_period_samples_3_sample_V_load_1 = load i3 %sample_period_samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_1"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:57 %sample_period_samples_4_sample_V_load_1 = load i3 %sample_period_samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_1"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:59 %sample_period_samples_5_sample_V_load_1 = load i3 %sample_period_samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_1"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:61 %sample_period_samples_6_sample_V_load_1 = load i3 %sample_period_samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_1"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:63 %sample_period_samples_7_sample_V_load_1 = load i3 %sample_period_samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_1"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:65 %sample_period_samples_8_sample_V_load_1 = load i3 %sample_period_samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_1"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:67 %sample_period_samples_9_sample_V_load_1 = load i3 %sample_period_samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_1"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:69 %sample_period_samples_10_sample_V_load_1 = load i3 %sample_period_samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_1"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:71 %sample_period_samples_11_sample_V_load_1 = load i3 %sample_period_samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_1"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:73 %sample_period_samples_0_timestamp_V_load_1 = load i3 %sample_period_samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:75 %sample_period_samples_1_timestamp_V_load_1 = load i3 %sample_period_samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:77 %sample_period_samples_2_timestamp_V_load_1 = load i3 %sample_period_samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:79 %sample_period_samples_3_timestamp_V_load_1 = load i3 %sample_period_samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:81 %sample_period_samples_4_timestamp_V_load_1 = load i3 %sample_period_samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:83 %sample_period_samples_5_timestamp_V_load_1 = load i3 %sample_period_samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:85 %sample_period_samples_6_timestamp_V_load_1 = load i3 %sample_period_samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:87 %sample_period_samples_7_timestamp_V_load_1 = load i3 %sample_period_samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:89 %sample_period_samples_8_timestamp_V_load_1 = load i3 %sample_period_samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:91 %sample_period_samples_9_timestamp_V_load_1 = load i3 %sample_period_samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:93 %sample_period_samples_10_timestamp_V_load_1 = load i3 %sample_period_samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:95 %sample_period_samples_11_timestamp_V_load_1 = load i3 %sample_period_samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:96 %sample_period_samples_0_sample_V_addr_2 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_2"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:97 %sample_period_samples_0_sample_V_load_2 = load i3 %sample_period_samples_0_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_2"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:98 %sample_period_samples_1_sample_V_addr_2 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_2"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:99 %sample_period_samples_1_sample_V_load_2 = load i3 %sample_period_samples_1_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_2"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:100 %sample_period_samples_2_sample_V_addr_2 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_2"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:101 %sample_period_samples_2_sample_V_load_2 = load i3 %sample_period_samples_2_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_2"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:102 %sample_period_samples_3_sample_V_addr_2 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_2"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:103 %sample_period_samples_3_sample_V_load_2 = load i3 %sample_period_samples_3_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_2"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:104 %sample_period_samples_4_sample_V_addr_2 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_2"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:105 %sample_period_samples_4_sample_V_load_2 = load i3 %sample_period_samples_4_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_2"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:106 %sample_period_samples_5_sample_V_addr_2 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_2"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:107 %sample_period_samples_5_sample_V_load_2 = load i3 %sample_period_samples_5_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_2"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:108 %sample_period_samples_6_sample_V_addr_2 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_2"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:109 %sample_period_samples_6_sample_V_load_2 = load i3 %sample_period_samples_6_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_2"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:110 %sample_period_samples_7_sample_V_addr_2 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_2"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:111 %sample_period_samples_7_sample_V_load_2 = load i3 %sample_period_samples_7_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_2"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:112 %sample_period_samples_8_sample_V_addr_2 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_2"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:113 %sample_period_samples_8_sample_V_load_2 = load i3 %sample_period_samples_8_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_2"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:114 %sample_period_samples_9_sample_V_addr_2 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_2"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:115 %sample_period_samples_9_sample_V_load_2 = load i3 %sample_period_samples_9_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_2"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:116 %sample_period_samples_10_sample_V_addr_2 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_2"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:117 %sample_period_samples_10_sample_V_load_2 = load i3 %sample_period_samples_10_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_2"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:118 %sample_period_samples_11_sample_V_addr_2 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_2"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:119 %sample_period_samples_11_sample_V_load_2 = load i3 %sample_period_samples_11_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_2"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:120 %sample_period_samples_0_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:121 %sample_period_samples_0_timestamp_V_load_2 = load i3 %sample_period_samples_0_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:122 %sample_period_samples_1_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:123 %sample_period_samples_1_timestamp_V_load_2 = load i3 %sample_period_samples_1_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:124 %sample_period_samples_2_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:125 %sample_period_samples_2_timestamp_V_load_2 = load i3 %sample_period_samples_2_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:126 %sample_period_samples_3_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:127 %sample_period_samples_3_timestamp_V_load_2 = load i3 %sample_period_samples_3_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:128 %sample_period_samples_4_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:129 %sample_period_samples_4_timestamp_V_load_2 = load i3 %sample_period_samples_4_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:130 %sample_period_samples_5_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:131 %sample_period_samples_5_timestamp_V_load_2 = load i3 %sample_period_samples_5_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:132 %sample_period_samples_6_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:133 %sample_period_samples_6_timestamp_V_load_2 = load i3 %sample_period_samples_6_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:134 %sample_period_samples_7_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:135 %sample_period_samples_7_timestamp_V_load_2 = load i3 %sample_period_samples_7_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:136 %sample_period_samples_8_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:137 %sample_period_samples_8_timestamp_V_load_2 = load i3 %sample_period_samples_8_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:138 %sample_period_samples_9_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:139 %sample_period_samples_9_timestamp_V_load_2 = load i3 %sample_period_samples_9_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:140 %sample_period_samples_10_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:141 %sample_period_samples_10_timestamp_V_load_2 = load i3 %sample_period_samples_10_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:142 %sample_period_samples_11_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:143 %sample_period_samples_11_timestamp_V_load_2 = load i3 %sample_period_samples_11_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:144 %sample_period_samples_0_sample_V_addr_3 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_3"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:145 %sample_period_samples_0_sample_V_load_3 = load i3 %sample_period_samples_0_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_3"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:146 %sample_period_samples_1_sample_V_addr_3 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_3"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:147 %sample_period_samples_1_sample_V_load_3 = load i3 %sample_period_samples_1_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_3"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:148 %sample_period_samples_2_sample_V_addr_3 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_3"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:149 %sample_period_samples_2_sample_V_load_3 = load i3 %sample_period_samples_2_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_3"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:150 %sample_period_samples_3_sample_V_addr_3 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_3"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:151 %sample_period_samples_3_sample_V_load_3 = load i3 %sample_period_samples_3_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_3"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:152 %sample_period_samples_4_sample_V_addr_3 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_3"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:153 %sample_period_samples_4_sample_V_load_3 = load i3 %sample_period_samples_4_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_3"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:154 %sample_period_samples_5_sample_V_addr_3 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_3"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:155 %sample_period_samples_5_sample_V_load_3 = load i3 %sample_period_samples_5_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_3"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:156 %sample_period_samples_6_sample_V_addr_3 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_3"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:157 %sample_period_samples_6_sample_V_load_3 = load i3 %sample_period_samples_6_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_3"/></StgValue>
</operation>

<operation id="557" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:158 %sample_period_samples_7_sample_V_addr_3 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_3"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:159 %sample_period_samples_7_sample_V_load_3 = load i3 %sample_period_samples_7_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_3"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:160 %sample_period_samples_8_sample_V_addr_3 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_3"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:161 %sample_period_samples_8_sample_V_load_3 = load i3 %sample_period_samples_8_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_3"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:162 %sample_period_samples_9_sample_V_addr_3 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_3"/></StgValue>
</operation>

<operation id="562" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:163 %sample_period_samples_9_sample_V_load_3 = load i3 %sample_period_samples_9_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_3"/></StgValue>
</operation>

<operation id="563" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:164 %sample_period_samples_10_sample_V_addr_3 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_3"/></StgValue>
</operation>

<operation id="564" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:165 %sample_period_samples_10_sample_V_load_3 = load i3 %sample_period_samples_10_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_3"/></StgValue>
</operation>

<operation id="565" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:166 %sample_period_samples_11_sample_V_addr_3 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_3"/></StgValue>
</operation>

<operation id="566" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:167 %sample_period_samples_11_sample_V_load_3 = load i3 %sample_period_samples_11_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_3"/></StgValue>
</operation>

<operation id="567" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:168 %sample_period_samples_0_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="568" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:169 %sample_period_samples_0_timestamp_V_load_3 = load i3 %sample_period_samples_0_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="569" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:170 %sample_period_samples_1_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="570" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:171 %sample_period_samples_1_timestamp_V_load_3 = load i3 %sample_period_samples_1_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="571" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:172 %sample_period_samples_2_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="572" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:173 %sample_period_samples_2_timestamp_V_load_3 = load i3 %sample_period_samples_2_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="573" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:174 %sample_period_samples_3_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="574" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:175 %sample_period_samples_3_timestamp_V_load_3 = load i3 %sample_period_samples_3_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="575" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:176 %sample_period_samples_4_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="576" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:177 %sample_period_samples_4_timestamp_V_load_3 = load i3 %sample_period_samples_4_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="577" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:178 %sample_period_samples_5_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="578" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:179 %sample_period_samples_5_timestamp_V_load_3 = load i3 %sample_period_samples_5_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="579" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:180 %sample_period_samples_6_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="580" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:181 %sample_period_samples_6_timestamp_V_load_3 = load i3 %sample_period_samples_6_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="581" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:182 %sample_period_samples_7_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="582" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:183 %sample_period_samples_7_timestamp_V_load_3 = load i3 %sample_period_samples_7_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="583" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:184 %sample_period_samples_8_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="584" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:185 %sample_period_samples_8_timestamp_V_load_3 = load i3 %sample_period_samples_8_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="585" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:186 %sample_period_samples_9_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="586" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:187 %sample_period_samples_9_timestamp_V_load_3 = load i3 %sample_period_samples_9_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="587" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:188 %sample_period_samples_10_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="588" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:189 %sample_period_samples_10_timestamp_V_load_3 = load i3 %sample_period_samples_10_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="589" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:190 %sample_period_samples_11_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="590" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:191 %sample_period_samples_11_timestamp_V_load_3 = load i3 %sample_period_samples_11_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="591" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:97 %sample_period_samples_0_sample_V_load_2 = load i3 %sample_period_samples_0_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_2"/></StgValue>
</operation>

<operation id="592" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:99 %sample_period_samples_1_sample_V_load_2 = load i3 %sample_period_samples_1_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_2"/></StgValue>
</operation>

<operation id="593" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:101 %sample_period_samples_2_sample_V_load_2 = load i3 %sample_period_samples_2_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_2"/></StgValue>
</operation>

<operation id="594" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:103 %sample_period_samples_3_sample_V_load_2 = load i3 %sample_period_samples_3_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_2"/></StgValue>
</operation>

<operation id="595" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:105 %sample_period_samples_4_sample_V_load_2 = load i3 %sample_period_samples_4_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_2"/></StgValue>
</operation>

<operation id="596" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:107 %sample_period_samples_5_sample_V_load_2 = load i3 %sample_period_samples_5_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_2"/></StgValue>
</operation>

<operation id="597" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:109 %sample_period_samples_6_sample_V_load_2 = load i3 %sample_period_samples_6_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_2"/></StgValue>
</operation>

<operation id="598" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:111 %sample_period_samples_7_sample_V_load_2 = load i3 %sample_period_samples_7_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_2"/></StgValue>
</operation>

<operation id="599" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:113 %sample_period_samples_8_sample_V_load_2 = load i3 %sample_period_samples_8_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_2"/></StgValue>
</operation>

<operation id="600" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:115 %sample_period_samples_9_sample_V_load_2 = load i3 %sample_period_samples_9_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_2"/></StgValue>
</operation>

<operation id="601" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:117 %sample_period_samples_10_sample_V_load_2 = load i3 %sample_period_samples_10_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_2"/></StgValue>
</operation>

<operation id="602" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:119 %sample_period_samples_11_sample_V_load_2 = load i3 %sample_period_samples_11_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_2"/></StgValue>
</operation>

<operation id="603" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:121 %sample_period_samples_0_timestamp_V_load_2 = load i3 %sample_period_samples_0_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="604" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:123 %sample_period_samples_1_timestamp_V_load_2 = load i3 %sample_period_samples_1_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="605" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:125 %sample_period_samples_2_timestamp_V_load_2 = load i3 %sample_period_samples_2_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="606" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:127 %sample_period_samples_3_timestamp_V_load_2 = load i3 %sample_period_samples_3_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="607" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:129 %sample_period_samples_4_timestamp_V_load_2 = load i3 %sample_period_samples_4_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="608" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:131 %sample_period_samples_5_timestamp_V_load_2 = load i3 %sample_period_samples_5_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="609" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:133 %sample_period_samples_6_timestamp_V_load_2 = load i3 %sample_period_samples_6_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="610" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:135 %sample_period_samples_7_timestamp_V_load_2 = load i3 %sample_period_samples_7_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="611" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:137 %sample_period_samples_8_timestamp_V_load_2 = load i3 %sample_period_samples_8_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="612" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:139 %sample_period_samples_9_timestamp_V_load_2 = load i3 %sample_period_samples_9_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="613" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:141 %sample_period_samples_10_timestamp_V_load_2 = load i3 %sample_period_samples_10_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="614" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:143 %sample_period_samples_11_timestamp_V_load_2 = load i3 %sample_period_samples_11_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="615" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:145 %sample_period_samples_0_sample_V_load_3 = load i3 %sample_period_samples_0_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_3"/></StgValue>
</operation>

<operation id="616" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:147 %sample_period_samples_1_sample_V_load_3 = load i3 %sample_period_samples_1_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_3"/></StgValue>
</operation>

<operation id="617" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:149 %sample_period_samples_2_sample_V_load_3 = load i3 %sample_period_samples_2_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_3"/></StgValue>
</operation>

<operation id="618" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:151 %sample_period_samples_3_sample_V_load_3 = load i3 %sample_period_samples_3_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_3"/></StgValue>
</operation>

<operation id="619" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:153 %sample_period_samples_4_sample_V_load_3 = load i3 %sample_period_samples_4_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_3"/></StgValue>
</operation>

<operation id="620" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:155 %sample_period_samples_5_sample_V_load_3 = load i3 %sample_period_samples_5_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_3"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:157 %sample_period_samples_6_sample_V_load_3 = load i3 %sample_period_samples_6_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_3"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:159 %sample_period_samples_7_sample_V_load_3 = load i3 %sample_period_samples_7_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_3"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:161 %sample_period_samples_8_sample_V_load_3 = load i3 %sample_period_samples_8_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_3"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:163 %sample_period_samples_9_sample_V_load_3 = load i3 %sample_period_samples_9_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_3"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:165 %sample_period_samples_10_sample_V_load_3 = load i3 %sample_period_samples_10_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_3"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:167 %sample_period_samples_11_sample_V_load_3 = load i3 %sample_period_samples_11_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_3"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:169 %sample_period_samples_0_timestamp_V_load_3 = load i3 %sample_period_samples_0_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:171 %sample_period_samples_1_timestamp_V_load_3 = load i3 %sample_period_samples_1_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:173 %sample_period_samples_2_timestamp_V_load_3 = load i3 %sample_period_samples_2_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:175 %sample_period_samples_3_timestamp_V_load_3 = load i3 %sample_period_samples_3_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:177 %sample_period_samples_4_timestamp_V_load_3 = load i3 %sample_period_samples_4_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:179 %sample_period_samples_5_timestamp_V_load_3 = load i3 %sample_period_samples_5_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:181 %sample_period_samples_6_timestamp_V_load_3 = load i3 %sample_period_samples_6_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:183 %sample_period_samples_7_timestamp_V_load_3 = load i3 %sample_period_samples_7_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:185 %sample_period_samples_8_timestamp_V_load_3 = load i3 %sample_period_samples_8_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="636" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:187 %sample_period_samples_9_timestamp_V_load_3 = load i3 %sample_period_samples_9_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="637" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:189 %sample_period_samples_10_timestamp_V_load_3 = load i3 %sample_period_samples_10_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="638" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:191 %sample_period_samples_11_timestamp_V_load_3 = load i3 %sample_period_samples_11_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="639" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:192 %sample_period_samples_0_sample_V_addr_4 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_4"/></StgValue>
</operation>

<operation id="640" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:193 %sample_period_samples_0_sample_V_load_4 = load i3 %sample_period_samples_0_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_4"/></StgValue>
</operation>

<operation id="641" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:194 %sample_period_samples_1_sample_V_addr_4 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_4"/></StgValue>
</operation>

<operation id="642" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:195 %sample_period_samples_1_sample_V_load_4 = load i3 %sample_period_samples_1_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_4"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:196 %sample_period_samples_2_sample_V_addr_4 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_4"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:197 %sample_period_samples_2_sample_V_load_4 = load i3 %sample_period_samples_2_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_4"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:198 %sample_period_samples_3_sample_V_addr_4 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_4"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:199 %sample_period_samples_3_sample_V_load_4 = load i3 %sample_period_samples_3_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_4"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:200 %sample_period_samples_4_sample_V_addr_4 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_4"/></StgValue>
</operation>

<operation id="648" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:201 %sample_period_samples_4_sample_V_load_4 = load i3 %sample_period_samples_4_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_4"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:202 %sample_period_samples_5_sample_V_addr_4 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_4"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:203 %sample_period_samples_5_sample_V_load_4 = load i3 %sample_period_samples_5_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_4"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:204 %sample_period_samples_6_sample_V_addr_4 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_4"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:205 %sample_period_samples_6_sample_V_load_4 = load i3 %sample_period_samples_6_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_4"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:206 %sample_period_samples_7_sample_V_addr_4 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_4"/></StgValue>
</operation>

<operation id="654" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:207 %sample_period_samples_7_sample_V_load_4 = load i3 %sample_period_samples_7_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_4"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:208 %sample_period_samples_8_sample_V_addr_4 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_4"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:209 %sample_period_samples_8_sample_V_load_4 = load i3 %sample_period_samples_8_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_4"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:210 %sample_period_samples_9_sample_V_addr_4 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_4"/></StgValue>
</operation>

<operation id="658" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:211 %sample_period_samples_9_sample_V_load_4 = load i3 %sample_period_samples_9_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_4"/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:212 %sample_period_samples_10_sample_V_addr_4 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_4"/></StgValue>
</operation>

<operation id="660" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:213 %sample_period_samples_10_sample_V_load_4 = load i3 %sample_period_samples_10_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_4"/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:214 %sample_period_samples_11_sample_V_addr_4 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_4"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:215 %sample_period_samples_11_sample_V_load_4 = load i3 %sample_period_samples_11_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_4"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:216 %sample_period_samples_0_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:217 %sample_period_samples_0_timestamp_V_load_4 = load i3 %sample_period_samples_0_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:218 %sample_period_samples_1_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="666" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:219 %sample_period_samples_1_timestamp_V_load_4 = load i3 %sample_period_samples_1_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:220 %sample_period_samples_2_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="668" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:221 %sample_period_samples_2_timestamp_V_load_4 = load i3 %sample_period_samples_2_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:222 %sample_period_samples_3_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:223 %sample_period_samples_3_timestamp_V_load_4 = load i3 %sample_period_samples_3_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:224 %sample_period_samples_4_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="672" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:225 %sample_period_samples_4_timestamp_V_load_4 = load i3 %sample_period_samples_4_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:226 %sample_period_samples_5_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:227 %sample_period_samples_5_timestamp_V_load_4 = load i3 %sample_period_samples_5_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:228 %sample_period_samples_6_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:229 %sample_period_samples_6_timestamp_V_load_4 = load i3 %sample_period_samples_6_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:230 %sample_period_samples_7_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="678" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:231 %sample_period_samples_7_timestamp_V_load_4 = load i3 %sample_period_samples_7_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:232 %sample_period_samples_8_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:233 %sample_period_samples_8_timestamp_V_load_4 = load i3 %sample_period_samples_8_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:234 %sample_period_samples_9_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="682" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:235 %sample_period_samples_9_timestamp_V_load_4 = load i3 %sample_period_samples_9_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="683" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:236 %sample_period_samples_10_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="684" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:237 %sample_period_samples_10_timestamp_V_load_4 = load i3 %sample_period_samples_10_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:238 %sample_period_samples_11_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:239 %sample_period_samples_11_timestamp_V_load_4 = load i3 %sample_period_samples_11_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:240 %sample_period_samples_0_sample_V_addr_5 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_5"/></StgValue>
</operation>

<operation id="688" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:241 %sample_period_samples_0_sample_V_load_5 = load i3 %sample_period_samples_0_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_5"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:242 %sample_period_samples_1_sample_V_addr_5 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_5"/></StgValue>
</operation>

<operation id="690" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:243 %sample_period_samples_1_sample_V_load_5 = load i3 %sample_period_samples_1_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_5"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:244 %sample_period_samples_2_sample_V_addr_5 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_5"/></StgValue>
</operation>

<operation id="692" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:245 %sample_period_samples_2_sample_V_load_5 = load i3 %sample_period_samples_2_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_5"/></StgValue>
</operation>

<operation id="693" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:246 %sample_period_samples_3_sample_V_addr_5 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_5"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:247 %sample_period_samples_3_sample_V_load_5 = load i3 %sample_period_samples_3_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_5"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:248 %sample_period_samples_4_sample_V_addr_5 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_5"/></StgValue>
</operation>

<operation id="696" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:249 %sample_period_samples_4_sample_V_load_5 = load i3 %sample_period_samples_4_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_5"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:250 %sample_period_samples_5_sample_V_addr_5 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_5"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:251 %sample_period_samples_5_sample_V_load_5 = load i3 %sample_period_samples_5_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_5"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:252 %sample_period_samples_6_sample_V_addr_5 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_5"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:253 %sample_period_samples_6_sample_V_load_5 = load i3 %sample_period_samples_6_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_5"/></StgValue>
</operation>

<operation id="701" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:254 %sample_period_samples_7_sample_V_addr_5 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_5"/></StgValue>
</operation>

<operation id="702" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:255 %sample_period_samples_7_sample_V_load_5 = load i3 %sample_period_samples_7_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_5"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:256 %sample_period_samples_8_sample_V_addr_5 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_5"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:257 %sample_period_samples_8_sample_V_load_5 = load i3 %sample_period_samples_8_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_5"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:258 %sample_period_samples_9_sample_V_addr_5 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_5"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:259 %sample_period_samples_9_sample_V_load_5 = load i3 %sample_period_samples_9_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_5"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:260 %sample_period_samples_10_sample_V_addr_5 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_5"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:261 %sample_period_samples_10_sample_V_load_5 = load i3 %sample_period_samples_10_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_5"/></StgValue>
</operation>

<operation id="709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:262 %sample_period_samples_11_sample_V_addr_5 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_5"/></StgValue>
</operation>

<operation id="710" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:263 %sample_period_samples_11_sample_V_load_5 = load i3 %sample_period_samples_11_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_5"/></StgValue>
</operation>

<operation id="711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:264 %sample_period_samples_0_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="712" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:265 %sample_period_samples_0_timestamp_V_load_5 = load i3 %sample_period_samples_0_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="713" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:266 %sample_period_samples_1_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="714" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:267 %sample_period_samples_1_timestamp_V_load_5 = load i3 %sample_period_samples_1_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="715" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:268 %sample_period_samples_2_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="716" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:269 %sample_period_samples_2_timestamp_V_load_5 = load i3 %sample_period_samples_2_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="717" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:270 %sample_period_samples_3_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="718" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:271 %sample_period_samples_3_timestamp_V_load_5 = load i3 %sample_period_samples_3_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="719" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:272 %sample_period_samples_4_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="720" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:273 %sample_period_samples_4_timestamp_V_load_5 = load i3 %sample_period_samples_4_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="721" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:274 %sample_period_samples_5_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="722" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:275 %sample_period_samples_5_timestamp_V_load_5 = load i3 %sample_period_samples_5_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="723" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:276 %sample_period_samples_6_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="724" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:277 %sample_period_samples_6_timestamp_V_load_5 = load i3 %sample_period_samples_6_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="725" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:278 %sample_period_samples_7_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="726" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:279 %sample_period_samples_7_timestamp_V_load_5 = load i3 %sample_period_samples_7_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="727" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:280 %sample_period_samples_8_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="728" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:281 %sample_period_samples_8_timestamp_V_load_5 = load i3 %sample_period_samples_8_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="729" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:282 %sample_period_samples_9_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="730" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:283 %sample_period_samples_9_timestamp_V_load_5 = load i3 %sample_period_samples_9_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="731" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:284 %sample_period_samples_10_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="732" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:285 %sample_period_samples_10_timestamp_V_load_5 = load i3 %sample_period_samples_10_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="733" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:286 %sample_period_samples_11_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="734" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:287 %sample_period_samples_11_timestamp_V_load_5 = load i3 %sample_period_samples_11_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="735" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:193 %sample_period_samples_0_sample_V_load_4 = load i3 %sample_period_samples_0_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_4"/></StgValue>
</operation>

<operation id="736" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:195 %sample_period_samples_1_sample_V_load_4 = load i3 %sample_period_samples_1_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_4"/></StgValue>
</operation>

<operation id="737" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:197 %sample_period_samples_2_sample_V_load_4 = load i3 %sample_period_samples_2_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_4"/></StgValue>
</operation>

<operation id="738" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:199 %sample_period_samples_3_sample_V_load_4 = load i3 %sample_period_samples_3_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_4"/></StgValue>
</operation>

<operation id="739" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:201 %sample_period_samples_4_sample_V_load_4 = load i3 %sample_period_samples_4_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_4"/></StgValue>
</operation>

<operation id="740" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:203 %sample_period_samples_5_sample_V_load_4 = load i3 %sample_period_samples_5_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_4"/></StgValue>
</operation>

<operation id="741" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:205 %sample_period_samples_6_sample_V_load_4 = load i3 %sample_period_samples_6_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_4"/></StgValue>
</operation>

<operation id="742" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:207 %sample_period_samples_7_sample_V_load_4 = load i3 %sample_period_samples_7_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_4"/></StgValue>
</operation>

<operation id="743" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:209 %sample_period_samples_8_sample_V_load_4 = load i3 %sample_period_samples_8_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_4"/></StgValue>
</operation>

<operation id="744" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:211 %sample_period_samples_9_sample_V_load_4 = load i3 %sample_period_samples_9_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_4"/></StgValue>
</operation>

<operation id="745" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:213 %sample_period_samples_10_sample_V_load_4 = load i3 %sample_period_samples_10_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_4"/></StgValue>
</operation>

<operation id="746" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:215 %sample_period_samples_11_sample_V_load_4 = load i3 %sample_period_samples_11_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_4"/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:217 %sample_period_samples_0_timestamp_V_load_4 = load i3 %sample_period_samples_0_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:219 %sample_period_samples_1_timestamp_V_load_4 = load i3 %sample_period_samples_1_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="749" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:221 %sample_period_samples_2_timestamp_V_load_4 = load i3 %sample_period_samples_2_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="750" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:223 %sample_period_samples_3_timestamp_V_load_4 = load i3 %sample_period_samples_3_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="751" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:225 %sample_period_samples_4_timestamp_V_load_4 = load i3 %sample_period_samples_4_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:227 %sample_period_samples_5_timestamp_V_load_4 = load i3 %sample_period_samples_5_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="753" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:229 %sample_period_samples_6_timestamp_V_load_4 = load i3 %sample_period_samples_6_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:231 %sample_period_samples_7_timestamp_V_load_4 = load i3 %sample_period_samples_7_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="755" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:233 %sample_period_samples_8_timestamp_V_load_4 = load i3 %sample_period_samples_8_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="756" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:235 %sample_period_samples_9_timestamp_V_load_4 = load i3 %sample_period_samples_9_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="757" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:237 %sample_period_samples_10_timestamp_V_load_4 = load i3 %sample_period_samples_10_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="758" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:239 %sample_period_samples_11_timestamp_V_load_4 = load i3 %sample_period_samples_11_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="759" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:241 %sample_period_samples_0_sample_V_load_5 = load i3 %sample_period_samples_0_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_5"/></StgValue>
</operation>

<operation id="760" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:243 %sample_period_samples_1_sample_V_load_5 = load i3 %sample_period_samples_1_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_5"/></StgValue>
</operation>

<operation id="761" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:245 %sample_period_samples_2_sample_V_load_5 = load i3 %sample_period_samples_2_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_5"/></StgValue>
</operation>

<operation id="762" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:247 %sample_period_samples_3_sample_V_load_5 = load i3 %sample_period_samples_3_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_5"/></StgValue>
</operation>

<operation id="763" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:249 %sample_period_samples_4_sample_V_load_5 = load i3 %sample_period_samples_4_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_5"/></StgValue>
</operation>

<operation id="764" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:251 %sample_period_samples_5_sample_V_load_5 = load i3 %sample_period_samples_5_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_5"/></StgValue>
</operation>

<operation id="765" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:253 %sample_period_samples_6_sample_V_load_5 = load i3 %sample_period_samples_6_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_5"/></StgValue>
</operation>

<operation id="766" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:255 %sample_period_samples_7_sample_V_load_5 = load i3 %sample_period_samples_7_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_5"/></StgValue>
</operation>

<operation id="767" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:257 %sample_period_samples_8_sample_V_load_5 = load i3 %sample_period_samples_8_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_5"/></StgValue>
</operation>

<operation id="768" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:259 %sample_period_samples_9_sample_V_load_5 = load i3 %sample_period_samples_9_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_5"/></StgValue>
</operation>

<operation id="769" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:261 %sample_period_samples_10_sample_V_load_5 = load i3 %sample_period_samples_10_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_5"/></StgValue>
</operation>

<operation id="770" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:263 %sample_period_samples_11_sample_V_load_5 = load i3 %sample_period_samples_11_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_5"/></StgValue>
</operation>

<operation id="771" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:265 %sample_period_samples_0_timestamp_V_load_5 = load i3 %sample_period_samples_0_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="772" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:267 %sample_period_samples_1_timestamp_V_load_5 = load i3 %sample_period_samples_1_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="773" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:269 %sample_period_samples_2_timestamp_V_load_5 = load i3 %sample_period_samples_2_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="774" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:271 %sample_period_samples_3_timestamp_V_load_5 = load i3 %sample_period_samples_3_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="775" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:273 %sample_period_samples_4_timestamp_V_load_5 = load i3 %sample_period_samples_4_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="776" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:275 %sample_period_samples_5_timestamp_V_load_5 = load i3 %sample_period_samples_5_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="777" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:277 %sample_period_samples_6_timestamp_V_load_5 = load i3 %sample_period_samples_6_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="778" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:279 %sample_period_samples_7_timestamp_V_load_5 = load i3 %sample_period_samples_7_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="779" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:281 %sample_period_samples_8_timestamp_V_load_5 = load i3 %sample_period_samples_8_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="780" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:283 %sample_period_samples_9_timestamp_V_load_5 = load i3 %sample_period_samples_9_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="781" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:285 %sample_period_samples_10_timestamp_V_load_5 = load i3 %sample_period_samples_10_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="782" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:287 %sample_period_samples_11_timestamp_V_load_5 = load i3 %sample_period_samples_11_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="783" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:288 %sample_period_samples_0_sample_V_addr_6 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_6"/></StgValue>
</operation>

<operation id="784" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:289 %sample_period_samples_0_sample_V_load_6 = load i3 %sample_period_samples_0_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_6"/></StgValue>
</operation>

<operation id="785" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:290 %sample_period_samples_1_sample_V_addr_6 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_6"/></StgValue>
</operation>

<operation id="786" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:291 %sample_period_samples_1_sample_V_load_6 = load i3 %sample_period_samples_1_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_6"/></StgValue>
</operation>

<operation id="787" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:292 %sample_period_samples_2_sample_V_addr_6 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_6"/></StgValue>
</operation>

<operation id="788" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:293 %sample_period_samples_2_sample_V_load_6 = load i3 %sample_period_samples_2_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_6"/></StgValue>
</operation>

<operation id="789" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:294 %sample_period_samples_3_sample_V_addr_6 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_6"/></StgValue>
</operation>

<operation id="790" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:295 %sample_period_samples_3_sample_V_load_6 = load i3 %sample_period_samples_3_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_6"/></StgValue>
</operation>

<operation id="791" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:296 %sample_period_samples_4_sample_V_addr_6 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_6"/></StgValue>
</operation>

<operation id="792" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:297 %sample_period_samples_4_sample_V_load_6 = load i3 %sample_period_samples_4_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_6"/></StgValue>
</operation>

<operation id="793" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:298 %sample_period_samples_5_sample_V_addr_6 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_6"/></StgValue>
</operation>

<operation id="794" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:299 %sample_period_samples_5_sample_V_load_6 = load i3 %sample_period_samples_5_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_6"/></StgValue>
</operation>

<operation id="795" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:300 %sample_period_samples_6_sample_V_addr_6 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_6"/></StgValue>
</operation>

<operation id="796" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:301 %sample_period_samples_6_sample_V_load_6 = load i3 %sample_period_samples_6_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_6"/></StgValue>
</operation>

<operation id="797" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:302 %sample_period_samples_7_sample_V_addr_6 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_6"/></StgValue>
</operation>

<operation id="798" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:303 %sample_period_samples_7_sample_V_load_6 = load i3 %sample_period_samples_7_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_6"/></StgValue>
</operation>

<operation id="799" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:304 %sample_period_samples_8_sample_V_addr_6 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_6"/></StgValue>
</operation>

<operation id="800" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:305 %sample_period_samples_8_sample_V_load_6 = load i3 %sample_period_samples_8_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_6"/></StgValue>
</operation>

<operation id="801" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:306 %sample_period_samples_9_sample_V_addr_6 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_6"/></StgValue>
</operation>

<operation id="802" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:307 %sample_period_samples_9_sample_V_load_6 = load i3 %sample_period_samples_9_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_6"/></StgValue>
</operation>

<operation id="803" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:308 %sample_period_samples_10_sample_V_addr_6 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_6"/></StgValue>
</operation>

<operation id="804" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:309 %sample_period_samples_10_sample_V_load_6 = load i3 %sample_period_samples_10_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_6"/></StgValue>
</operation>

<operation id="805" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:310 %sample_period_samples_11_sample_V_addr_6 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_6"/></StgValue>
</operation>

<operation id="806" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:311 %sample_period_samples_11_sample_V_load_6 = load i3 %sample_period_samples_11_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_6"/></StgValue>
</operation>

<operation id="807" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:312 %sample_period_samples_0_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="808" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:313 %sample_period_samples_0_timestamp_V_load_6 = load i3 %sample_period_samples_0_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="809" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:314 %sample_period_samples_1_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="810" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:315 %sample_period_samples_1_timestamp_V_load_6 = load i3 %sample_period_samples_1_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="811" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:316 %sample_period_samples_2_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="812" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:317 %sample_period_samples_2_timestamp_V_load_6 = load i3 %sample_period_samples_2_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="813" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:318 %sample_period_samples_3_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="814" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:319 %sample_period_samples_3_timestamp_V_load_6 = load i3 %sample_period_samples_3_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="815" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:320 %sample_period_samples_4_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="816" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:321 %sample_period_samples_4_timestamp_V_load_6 = load i3 %sample_period_samples_4_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="817" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:322 %sample_period_samples_5_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="818" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:323 %sample_period_samples_5_timestamp_V_load_6 = load i3 %sample_period_samples_5_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="819" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:324 %sample_period_samples_6_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="820" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:325 %sample_period_samples_6_timestamp_V_load_6 = load i3 %sample_period_samples_6_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="821" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:326 %sample_period_samples_7_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="822" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:327 %sample_period_samples_7_timestamp_V_load_6 = load i3 %sample_period_samples_7_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="823" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:328 %sample_period_samples_8_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="824" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:329 %sample_period_samples_8_timestamp_V_load_6 = load i3 %sample_period_samples_8_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="825" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:330 %sample_period_samples_9_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="826" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:331 %sample_period_samples_9_timestamp_V_load_6 = load i3 %sample_period_samples_9_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="827" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:332 %sample_period_samples_10_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="828" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:333 %sample_period_samples_10_timestamp_V_load_6 = load i3 %sample_period_samples_10_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="829" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:334 %sample_period_samples_11_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="830" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:335 %sample_period_samples_11_timestamp_V_load_6 = load i3 %sample_period_samples_11_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="831" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:336 %sample_period_samples_0_sample_V_addr_7 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_7"/></StgValue>
</operation>

<operation id="832" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:337 %sample_period_samples_0_sample_V_load_7 = load i3 %sample_period_samples_0_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_7"/></StgValue>
</operation>

<operation id="833" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:338 %sample_period_samples_1_sample_V_addr_7 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_7"/></StgValue>
</operation>

<operation id="834" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:339 %sample_period_samples_1_sample_V_load_7 = load i3 %sample_period_samples_1_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_7"/></StgValue>
</operation>

<operation id="835" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:340 %sample_period_samples_2_sample_V_addr_7 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_7"/></StgValue>
</operation>

<operation id="836" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:341 %sample_period_samples_2_sample_V_load_7 = load i3 %sample_period_samples_2_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_7"/></StgValue>
</operation>

<operation id="837" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:342 %sample_period_samples_3_sample_V_addr_7 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_7"/></StgValue>
</operation>

<operation id="838" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:343 %sample_period_samples_3_sample_V_load_7 = load i3 %sample_period_samples_3_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_7"/></StgValue>
</operation>

<operation id="839" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:344 %sample_period_samples_4_sample_V_addr_7 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_7"/></StgValue>
</operation>

<operation id="840" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:345 %sample_period_samples_4_sample_V_load_7 = load i3 %sample_period_samples_4_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_7"/></StgValue>
</operation>

<operation id="841" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:346 %sample_period_samples_5_sample_V_addr_7 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_7"/></StgValue>
</operation>

<operation id="842" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:347 %sample_period_samples_5_sample_V_load_7 = load i3 %sample_period_samples_5_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_7"/></StgValue>
</operation>

<operation id="843" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:348 %sample_period_samples_6_sample_V_addr_7 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_7"/></StgValue>
</operation>

<operation id="844" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:349 %sample_period_samples_6_sample_V_load_7 = load i3 %sample_period_samples_6_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_7"/></StgValue>
</operation>

<operation id="845" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:350 %sample_period_samples_7_sample_V_addr_7 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_7"/></StgValue>
</operation>

<operation id="846" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:351 %sample_period_samples_7_sample_V_load_7 = load i3 %sample_period_samples_7_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_7"/></StgValue>
</operation>

<operation id="847" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:352 %sample_period_samples_8_sample_V_addr_7 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_7"/></StgValue>
</operation>

<operation id="848" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:353 %sample_period_samples_8_sample_V_load_7 = load i3 %sample_period_samples_8_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_7"/></StgValue>
</operation>

<operation id="849" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:354 %sample_period_samples_9_sample_V_addr_7 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_7"/></StgValue>
</operation>

<operation id="850" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:355 %sample_period_samples_9_sample_V_load_7 = load i3 %sample_period_samples_9_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_7"/></StgValue>
</operation>

<operation id="851" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:356 %sample_period_samples_10_sample_V_addr_7 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_7"/></StgValue>
</operation>

<operation id="852" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:357 %sample_period_samples_10_sample_V_load_7 = load i3 %sample_period_samples_10_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_7"/></StgValue>
</operation>

<operation id="853" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:358 %sample_period_samples_11_sample_V_addr_7 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_7"/></StgValue>
</operation>

<operation id="854" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:359 %sample_period_samples_11_sample_V_load_7 = load i3 %sample_period_samples_11_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_7"/></StgValue>
</operation>

<operation id="855" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:360 %sample_period_samples_0_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="856" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:361 %sample_period_samples_0_timestamp_V_load_7 = load i3 %sample_period_samples_0_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="857" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:362 %sample_period_samples_1_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="858" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:363 %sample_period_samples_1_timestamp_V_load_7 = load i3 %sample_period_samples_1_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="859" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:364 %sample_period_samples_2_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="860" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:365 %sample_period_samples_2_timestamp_V_load_7 = load i3 %sample_period_samples_2_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="861" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:366 %sample_period_samples_3_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="862" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:367 %sample_period_samples_3_timestamp_V_load_7 = load i3 %sample_period_samples_3_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="863" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:368 %sample_period_samples_4_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="864" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:369 %sample_period_samples_4_timestamp_V_load_7 = load i3 %sample_period_samples_4_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="865" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:370 %sample_period_samples_5_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="866" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:371 %sample_period_samples_5_timestamp_V_load_7 = load i3 %sample_period_samples_5_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="867" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:372 %sample_period_samples_6_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="868" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:373 %sample_period_samples_6_timestamp_V_load_7 = load i3 %sample_period_samples_6_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="869" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:374 %sample_period_samples_7_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="870" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:375 %sample_period_samples_7_timestamp_V_load_7 = load i3 %sample_period_samples_7_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="871" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:376 %sample_period_samples_8_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="872" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:377 %sample_period_samples_8_timestamp_V_load_7 = load i3 %sample_period_samples_8_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="873" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:378 %sample_period_samples_9_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="874" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:379 %sample_period_samples_9_timestamp_V_load_7 = load i3 %sample_period_samples_9_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="875" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:380 %sample_period_samples_10_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="876" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:381 %sample_period_samples_10_timestamp_V_load_7 = load i3 %sample_period_samples_10_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="877" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:382 %sample_period_samples_11_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="878" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:383 %sample_period_samples_11_timestamp_V_load_7 = load i3 %sample_period_samples_11_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="879" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:289 %sample_period_samples_0_sample_V_load_6 = load i3 %sample_period_samples_0_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_6"/></StgValue>
</operation>

<operation id="880" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:291 %sample_period_samples_1_sample_V_load_6 = load i3 %sample_period_samples_1_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_6"/></StgValue>
</operation>

<operation id="881" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:293 %sample_period_samples_2_sample_V_load_6 = load i3 %sample_period_samples_2_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_6"/></StgValue>
</operation>

<operation id="882" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:295 %sample_period_samples_3_sample_V_load_6 = load i3 %sample_period_samples_3_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_6"/></StgValue>
</operation>

<operation id="883" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:297 %sample_period_samples_4_sample_V_load_6 = load i3 %sample_period_samples_4_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_6"/></StgValue>
</operation>

<operation id="884" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:299 %sample_period_samples_5_sample_V_load_6 = load i3 %sample_period_samples_5_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_6"/></StgValue>
</operation>

<operation id="885" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:301 %sample_period_samples_6_sample_V_load_6 = load i3 %sample_period_samples_6_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_6"/></StgValue>
</operation>

<operation id="886" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:303 %sample_period_samples_7_sample_V_load_6 = load i3 %sample_period_samples_7_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_6"/></StgValue>
</operation>

<operation id="887" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:305 %sample_period_samples_8_sample_V_load_6 = load i3 %sample_period_samples_8_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_6"/></StgValue>
</operation>

<operation id="888" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:307 %sample_period_samples_9_sample_V_load_6 = load i3 %sample_period_samples_9_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_6"/></StgValue>
</operation>

<operation id="889" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:309 %sample_period_samples_10_sample_V_load_6 = load i3 %sample_period_samples_10_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_6"/></StgValue>
</operation>

<operation id="890" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:311 %sample_period_samples_11_sample_V_load_6 = load i3 %sample_period_samples_11_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_6"/></StgValue>
</operation>

<operation id="891" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:313 %sample_period_samples_0_timestamp_V_load_6 = load i3 %sample_period_samples_0_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="892" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:315 %sample_period_samples_1_timestamp_V_load_6 = load i3 %sample_period_samples_1_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="893" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:317 %sample_period_samples_2_timestamp_V_load_6 = load i3 %sample_period_samples_2_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="894" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:319 %sample_period_samples_3_timestamp_V_load_6 = load i3 %sample_period_samples_3_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="895" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:321 %sample_period_samples_4_timestamp_V_load_6 = load i3 %sample_period_samples_4_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="896" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:323 %sample_period_samples_5_timestamp_V_load_6 = load i3 %sample_period_samples_5_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="897" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:325 %sample_period_samples_6_timestamp_V_load_6 = load i3 %sample_period_samples_6_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="898" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:327 %sample_period_samples_7_timestamp_V_load_6 = load i3 %sample_period_samples_7_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="899" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:329 %sample_period_samples_8_timestamp_V_load_6 = load i3 %sample_period_samples_8_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="900" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:331 %sample_period_samples_9_timestamp_V_load_6 = load i3 %sample_period_samples_9_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="901" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:333 %sample_period_samples_10_timestamp_V_load_6 = load i3 %sample_period_samples_10_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="902" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:335 %sample_period_samples_11_timestamp_V_load_6 = load i3 %sample_period_samples_11_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="903" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:337 %sample_period_samples_0_sample_V_load_7 = load i3 %sample_period_samples_0_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_7"/></StgValue>
</operation>

<operation id="904" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:339 %sample_period_samples_1_sample_V_load_7 = load i3 %sample_period_samples_1_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_7"/></StgValue>
</operation>

<operation id="905" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:341 %sample_period_samples_2_sample_V_load_7 = load i3 %sample_period_samples_2_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_7"/></StgValue>
</operation>

<operation id="906" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:343 %sample_period_samples_3_sample_V_load_7 = load i3 %sample_period_samples_3_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_7"/></StgValue>
</operation>

<operation id="907" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:345 %sample_period_samples_4_sample_V_load_7 = load i3 %sample_period_samples_4_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_7"/></StgValue>
</operation>

<operation id="908" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:347 %sample_period_samples_5_sample_V_load_7 = load i3 %sample_period_samples_5_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_7"/></StgValue>
</operation>

<operation id="909" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:349 %sample_period_samples_6_sample_V_load_7 = load i3 %sample_period_samples_6_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_7"/></StgValue>
</operation>

<operation id="910" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:351 %sample_period_samples_7_sample_V_load_7 = load i3 %sample_period_samples_7_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_7"/></StgValue>
</operation>

<operation id="911" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:353 %sample_period_samples_8_sample_V_load_7 = load i3 %sample_period_samples_8_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_7"/></StgValue>
</operation>

<operation id="912" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:355 %sample_period_samples_9_sample_V_load_7 = load i3 %sample_period_samples_9_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_7"/></StgValue>
</operation>

<operation id="913" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:357 %sample_period_samples_10_sample_V_load_7 = load i3 %sample_period_samples_10_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_7"/></StgValue>
</operation>

<operation id="914" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:359 %sample_period_samples_11_sample_V_load_7 = load i3 %sample_period_samples_11_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_7"/></StgValue>
</operation>

<operation id="915" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:361 %sample_period_samples_0_timestamp_V_load_7 = load i3 %sample_period_samples_0_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="916" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:363 %sample_period_samples_1_timestamp_V_load_7 = load i3 %sample_period_samples_1_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="917" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:365 %sample_period_samples_2_timestamp_V_load_7 = load i3 %sample_period_samples_2_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="918" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:367 %sample_period_samples_3_timestamp_V_load_7 = load i3 %sample_period_samples_3_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="919" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:369 %sample_period_samples_4_timestamp_V_load_7 = load i3 %sample_period_samples_4_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="920" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:371 %sample_period_samples_5_timestamp_V_load_7 = load i3 %sample_period_samples_5_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="921" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:373 %sample_period_samples_6_timestamp_V_load_7 = load i3 %sample_period_samples_6_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="922" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:375 %sample_period_samples_7_timestamp_V_load_7 = load i3 %sample_period_samples_7_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="923" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:377 %sample_period_samples_8_timestamp_V_load_7 = load i3 %sample_period_samples_8_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="924" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:379 %sample_period_samples_9_timestamp_V_load_7 = load i3 %sample_period_samples_9_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="925" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:381 %sample_period_samples_10_timestamp_V_load_7 = load i3 %sample_period_samples_10_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="926" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:383 %sample_period_samples_11_timestamp_V_load_7 = load i3 %sample_period_samples_11_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="927" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:384 %sliding_window_size_load = load i32 %sliding_window_size_s

]]></Node>
<StgValue><ssdm name="sliding_window_size_load"/></StgValue>
</operation>

<operation id="928" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:385 %icmp_ln52 = icmp_eq  i32 %sliding_window_size_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="929" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="6" op_0_bw="6">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:386 %sliding_window_front_ptr_load = load i6 %sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="sliding_window_front_ptr_load"/></StgValue>
</operation>

<operation id="930" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="7" op_0_bw="6">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:387 %sext_ln52 = sext i6 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</operation>

<operation id="931" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:388 %br_ln52 = br i1 %icmp_ln52, void, void

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="932" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %add_ln61 = add i7 %sext_ln52, i7 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="933" st_id="10" stage="11" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>

<operation id="934" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="6">
<![CDATA[
:0 %zext_ln54 = zext i6 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="935" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %sliding_window_buffer_samples_sample_V_0_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_0_addr"/></StgValue>
</operation>

<operation id="936" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:2 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="937" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %sliding_window_buffer_samples_sample_V_0_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_1_addr"/></StgValue>
</operation>

<operation id="938" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:4 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="939" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %sliding_window_buffer_samples_sample_V_0_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_2_addr"/></StgValue>
</operation>

<operation id="940" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:6 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="941" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %sliding_window_buffer_samples_sample_V_0_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_3_addr"/></StgValue>
</operation>

<operation id="942" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:8 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="943" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %sliding_window_buffer_samples_sample_V_0_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_4_addr"/></StgValue>
</operation>

<operation id="944" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:10 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="945" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %sliding_window_buffer_samples_sample_V_0_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_5_addr"/></StgValue>
</operation>

<operation id="946" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:12 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="947" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %sliding_window_buffer_samples_sample_V_0_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_6_addr"/></StgValue>
</operation>

<operation id="948" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:14 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="949" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %sliding_window_buffer_samples_sample_V_0_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_7_addr"/></StgValue>
</operation>

<operation id="950" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:16 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="951" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %sliding_window_buffer_samples_sample_V_0_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_8_addr"/></StgValue>
</operation>

<operation id="952" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:18 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="953" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %sliding_window_buffer_samples_sample_V_0_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_9_addr"/></StgValue>
</operation>

<operation id="954" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:20 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="955" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %sliding_window_buffer_samples_sample_V_0_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_10_addr"/></StgValue>
</operation>

<operation id="956" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:22 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="957" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %sliding_window_buffer_samples_sample_V_0_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_11_addr"/></StgValue>
</operation>

<operation id="958" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:24 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="959" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %sliding_window_buffer_samples_timestamp_V_0_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_0_addr"/></StgValue>
</operation>

<operation id="960" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:26 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="961" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %sliding_window_buffer_samples_timestamp_V_0_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_1_addr"/></StgValue>
</operation>

<operation id="962" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:28 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="963" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %sliding_window_buffer_samples_timestamp_V_0_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_2_addr"/></StgValue>
</operation>

<operation id="964" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:30 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="965" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %sliding_window_buffer_samples_timestamp_V_0_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_3_addr"/></StgValue>
</operation>

<operation id="966" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:32 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="967" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %sliding_window_buffer_samples_timestamp_V_0_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_4_addr"/></StgValue>
</operation>

<operation id="968" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:34 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="969" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %sliding_window_buffer_samples_timestamp_V_0_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_5_addr"/></StgValue>
</operation>

<operation id="970" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:36 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="971" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %sliding_window_buffer_samples_timestamp_V_0_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_6_addr"/></StgValue>
</operation>

<operation id="972" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:38 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="973" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %sliding_window_buffer_samples_timestamp_V_0_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_7_addr"/></StgValue>
</operation>

<operation id="974" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:40 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="975" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %sliding_window_buffer_samples_timestamp_V_0_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_8_addr"/></StgValue>
</operation>

<operation id="976" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:42 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="977" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %sliding_window_buffer_samples_timestamp_V_0_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_9_addr"/></StgValue>
</operation>

<operation id="978" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:44 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="979" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %sliding_window_buffer_samples_timestamp_V_0_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_10_addr"/></StgValue>
</operation>

<operation id="980" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:46 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="981" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %sliding_window_buffer_samples_timestamp_V_0_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_11_addr"/></StgValue>
</operation>

<operation id="982" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:48 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="983" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49 %sliding_window_buffer_samples_sample_V_1_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_0_addr"/></StgValue>
</operation>

<operation id="984" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:50 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="985" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %sliding_window_buffer_samples_sample_V_1_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_1_addr"/></StgValue>
</operation>

<operation id="986" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:52 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="987" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %sliding_window_buffer_samples_sample_V_1_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_2_addr"/></StgValue>
</operation>

<operation id="988" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:54 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="989" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %sliding_window_buffer_samples_sample_V_1_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_3_addr"/></StgValue>
</operation>

<operation id="990" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:56 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="991" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %sliding_window_buffer_samples_sample_V_1_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_4_addr"/></StgValue>
</operation>

<operation id="992" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:58 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="993" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %sliding_window_buffer_samples_sample_V_1_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_5_addr"/></StgValue>
</operation>

<operation id="994" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:60 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="995" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %sliding_window_buffer_samples_sample_V_1_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_6_addr"/></StgValue>
</operation>

<operation id="996" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:62 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="997" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %sliding_window_buffer_samples_sample_V_1_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_7_addr"/></StgValue>
</operation>

<operation id="998" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:64 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="999" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %sliding_window_buffer_samples_sample_V_1_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_8_addr"/></StgValue>
</operation>

<operation id="1000" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:66 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1001" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67 %sliding_window_buffer_samples_sample_V_1_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_9_addr"/></StgValue>
</operation>

<operation id="1002" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:68 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1003" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69 %sliding_window_buffer_samples_sample_V_1_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_10_addr"/></StgValue>
</operation>

<operation id="1004" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:70 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1005" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %sliding_window_buffer_samples_sample_V_1_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_11_addr"/></StgValue>
</operation>

<operation id="1006" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:72 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1007" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73 %sliding_window_buffer_samples_timestamp_V_1_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_0_addr"/></StgValue>
</operation>

<operation id="1008" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:74 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1009" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75 %sliding_window_buffer_samples_timestamp_V_1_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_1_addr"/></StgValue>
</operation>

<operation id="1010" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:76 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1011" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77 %sliding_window_buffer_samples_timestamp_V_1_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_2_addr"/></StgValue>
</operation>

<operation id="1012" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:78 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1013" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79 %sliding_window_buffer_samples_timestamp_V_1_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_3_addr"/></StgValue>
</operation>

<operation id="1014" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:80 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1015" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81 %sliding_window_buffer_samples_timestamp_V_1_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_4_addr"/></StgValue>
</operation>

<operation id="1016" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:82 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1017" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83 %sliding_window_buffer_samples_timestamp_V_1_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_5_addr"/></StgValue>
</operation>

<operation id="1018" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:84 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1019" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85 %sliding_window_buffer_samples_timestamp_V_1_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_6_addr"/></StgValue>
</operation>

<operation id="1020" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:86 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1021" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87 %sliding_window_buffer_samples_timestamp_V_1_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_7_addr"/></StgValue>
</operation>

<operation id="1022" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:88 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1023" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89 %sliding_window_buffer_samples_timestamp_V_1_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_8_addr"/></StgValue>
</operation>

<operation id="1024" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:90 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1025" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91 %sliding_window_buffer_samples_timestamp_V_1_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_9_addr"/></StgValue>
</operation>

<operation id="1026" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:92 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1027" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93 %sliding_window_buffer_samples_timestamp_V_1_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_10_addr"/></StgValue>
</operation>

<operation id="1028" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:94 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1029" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95 %sliding_window_buffer_samples_timestamp_V_1_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_11_addr"/></StgValue>
</operation>

<operation id="1030" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:96 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1031" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97 %sliding_window_buffer_samples_sample_V_2_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_0_addr"/></StgValue>
</operation>

<operation id="1032" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:98 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1033" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99 %sliding_window_buffer_samples_sample_V_2_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_1_addr"/></StgValue>
</operation>

<operation id="1034" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:100 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1035" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101 %sliding_window_buffer_samples_sample_V_2_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_2_addr"/></StgValue>
</operation>

<operation id="1036" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:102 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1037" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103 %sliding_window_buffer_samples_sample_V_2_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_3_addr"/></StgValue>
</operation>

<operation id="1038" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:104 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1039" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105 %sliding_window_buffer_samples_sample_V_2_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_4_addr"/></StgValue>
</operation>

<operation id="1040" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:106 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1041" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107 %sliding_window_buffer_samples_sample_V_2_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_5_addr"/></StgValue>
</operation>

<operation id="1042" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:108 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1043" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109 %sliding_window_buffer_samples_sample_V_2_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_6_addr"/></StgValue>
</operation>

<operation id="1044" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:110 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1045" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111 %sliding_window_buffer_samples_sample_V_2_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_7_addr"/></StgValue>
</operation>

<operation id="1046" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:112 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1047" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113 %sliding_window_buffer_samples_sample_V_2_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_8_addr"/></StgValue>
</operation>

<operation id="1048" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:114 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1049" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115 %sliding_window_buffer_samples_sample_V_2_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_9_addr"/></StgValue>
</operation>

<operation id="1050" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:116 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1051" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117 %sliding_window_buffer_samples_sample_V_2_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_10_addr"/></StgValue>
</operation>

<operation id="1052" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:118 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1053" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119 %sliding_window_buffer_samples_sample_V_2_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_11_addr"/></StgValue>
</operation>

<operation id="1054" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:120 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1055" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121 %sliding_window_buffer_samples_timestamp_V_2_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_0_addr"/></StgValue>
</operation>

<operation id="1056" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:122 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1057" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123 %sliding_window_buffer_samples_timestamp_V_2_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_1_addr"/></StgValue>
</operation>

<operation id="1058" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:124 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1059" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125 %sliding_window_buffer_samples_timestamp_V_2_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_2_addr"/></StgValue>
</operation>

<operation id="1060" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:126 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1061" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127 %sliding_window_buffer_samples_timestamp_V_2_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_3_addr"/></StgValue>
</operation>

<operation id="1062" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:128 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1063" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129 %sliding_window_buffer_samples_timestamp_V_2_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_4_addr"/></StgValue>
</operation>

<operation id="1064" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:130 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1065" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131 %sliding_window_buffer_samples_timestamp_V_2_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_5_addr"/></StgValue>
</operation>

<operation id="1066" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:132 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1067" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133 %sliding_window_buffer_samples_timestamp_V_2_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_6_addr"/></StgValue>
</operation>

<operation id="1068" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:134 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1069" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135 %sliding_window_buffer_samples_timestamp_V_2_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_7_addr"/></StgValue>
</operation>

<operation id="1070" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:136 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1071" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137 %sliding_window_buffer_samples_timestamp_V_2_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_8_addr"/></StgValue>
</operation>

<operation id="1072" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:138 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1073" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139 %sliding_window_buffer_samples_timestamp_V_2_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_9_addr"/></StgValue>
</operation>

<operation id="1074" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:140 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1075" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141 %sliding_window_buffer_samples_timestamp_V_2_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_10_addr"/></StgValue>
</operation>

<operation id="1076" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:142 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1077" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143 %sliding_window_buffer_samples_timestamp_V_2_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_11_addr"/></StgValue>
</operation>

<operation id="1078" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:144 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1079" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145 %sliding_window_buffer_samples_sample_V_3_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_0_addr"/></StgValue>
</operation>

<operation id="1080" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:146 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1081" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147 %sliding_window_buffer_samples_sample_V_3_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_1_addr"/></StgValue>
</operation>

<operation id="1082" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:148 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1083" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149 %sliding_window_buffer_samples_sample_V_3_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_2_addr"/></StgValue>
</operation>

<operation id="1084" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:150 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1085" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151 %sliding_window_buffer_samples_sample_V_3_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_3_addr"/></StgValue>
</operation>

<operation id="1086" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:152 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1087" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153 %sliding_window_buffer_samples_sample_V_3_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_4_addr"/></StgValue>
</operation>

<operation id="1088" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:154 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1089" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155 %sliding_window_buffer_samples_sample_V_3_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_5_addr"/></StgValue>
</operation>

<operation id="1090" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:156 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1091" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157 %sliding_window_buffer_samples_sample_V_3_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_6_addr"/></StgValue>
</operation>

<operation id="1092" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:158 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1093" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159 %sliding_window_buffer_samples_sample_V_3_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_7_addr"/></StgValue>
</operation>

<operation id="1094" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:160 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1095" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161 %sliding_window_buffer_samples_sample_V_3_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_8_addr"/></StgValue>
</operation>

<operation id="1096" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:162 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1097" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163 %sliding_window_buffer_samples_sample_V_3_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_9_addr"/></StgValue>
</operation>

<operation id="1098" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:164 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1099" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165 %sliding_window_buffer_samples_sample_V_3_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_10_addr"/></StgValue>
</operation>

<operation id="1100" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:166 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167 %sliding_window_buffer_samples_sample_V_3_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_11_addr"/></StgValue>
</operation>

<operation id="1102" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:168 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169 %sliding_window_buffer_samples_timestamp_V_3_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_0_addr"/></StgValue>
</operation>

<operation id="1104" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:170 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171 %sliding_window_buffer_samples_timestamp_V_3_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_1_addr"/></StgValue>
</operation>

<operation id="1106" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:172 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173 %sliding_window_buffer_samples_timestamp_V_3_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_2_addr"/></StgValue>
</operation>

<operation id="1108" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:174 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175 %sliding_window_buffer_samples_timestamp_V_3_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_3_addr"/></StgValue>
</operation>

<operation id="1110" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:176 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177 %sliding_window_buffer_samples_timestamp_V_3_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_4_addr"/></StgValue>
</operation>

<operation id="1112" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:178 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179 %sliding_window_buffer_samples_timestamp_V_3_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_5_addr"/></StgValue>
</operation>

<operation id="1114" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:180 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181 %sliding_window_buffer_samples_timestamp_V_3_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_6_addr"/></StgValue>
</operation>

<operation id="1116" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:182 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183 %sliding_window_buffer_samples_timestamp_V_3_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_7_addr"/></StgValue>
</operation>

<operation id="1118" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:184 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185 %sliding_window_buffer_samples_timestamp_V_3_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_8_addr"/></StgValue>
</operation>

<operation id="1120" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:186 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187 %sliding_window_buffer_samples_timestamp_V_3_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_9_addr"/></StgValue>
</operation>

<operation id="1122" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:188 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189 %sliding_window_buffer_samples_timestamp_V_3_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_10_addr"/></StgValue>
</operation>

<operation id="1124" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:190 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191 %sliding_window_buffer_samples_timestamp_V_3_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_11_addr"/></StgValue>
</operation>

<operation id="1126" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:192 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193 %sliding_window_buffer_samples_sample_V_4_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_0_addr"/></StgValue>
</operation>

<operation id="1128" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:194 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195 %sliding_window_buffer_samples_sample_V_4_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_1_addr"/></StgValue>
</operation>

<operation id="1130" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:196 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197 %sliding_window_buffer_samples_sample_V_4_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_2_addr"/></StgValue>
</operation>

<operation id="1132" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:198 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199 %sliding_window_buffer_samples_sample_V_4_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_3_addr"/></StgValue>
</operation>

<operation id="1134" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:200 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201 %sliding_window_buffer_samples_sample_V_4_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_4_addr"/></StgValue>
</operation>

<operation id="1136" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:202 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203 %sliding_window_buffer_samples_sample_V_4_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_5_addr"/></StgValue>
</operation>

<operation id="1138" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:204 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205 %sliding_window_buffer_samples_sample_V_4_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_6_addr"/></StgValue>
</operation>

<operation id="1140" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:206 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207 %sliding_window_buffer_samples_sample_V_4_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_7_addr"/></StgValue>
</operation>

<operation id="1142" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:208 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209 %sliding_window_buffer_samples_sample_V_4_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_8_addr"/></StgValue>
</operation>

<operation id="1144" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:210 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211 %sliding_window_buffer_samples_sample_V_4_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_9_addr"/></StgValue>
</operation>

<operation id="1146" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:212 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:213 %sliding_window_buffer_samples_sample_V_4_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_10_addr"/></StgValue>
</operation>

<operation id="1148" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:214 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215 %sliding_window_buffer_samples_sample_V_4_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_11_addr"/></StgValue>
</operation>

<operation id="1150" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:216 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217 %sliding_window_buffer_samples_timestamp_V_4_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_0_addr"/></StgValue>
</operation>

<operation id="1152" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:218 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:219 %sliding_window_buffer_samples_timestamp_V_4_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_1_addr"/></StgValue>
</operation>

<operation id="1154" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:220 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221 %sliding_window_buffer_samples_timestamp_V_4_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_2_addr"/></StgValue>
</operation>

<operation id="1156" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:222 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223 %sliding_window_buffer_samples_timestamp_V_4_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_3_addr"/></StgValue>
</operation>

<operation id="1158" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:224 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:225 %sliding_window_buffer_samples_timestamp_V_4_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_4_addr"/></StgValue>
</operation>

<operation id="1160" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:226 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227 %sliding_window_buffer_samples_timestamp_V_4_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_5_addr"/></StgValue>
</operation>

<operation id="1162" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:228 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229 %sliding_window_buffer_samples_timestamp_V_4_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_6_addr"/></StgValue>
</operation>

<operation id="1164" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:230 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:231 %sliding_window_buffer_samples_timestamp_V_4_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_7_addr"/></StgValue>
</operation>

<operation id="1166" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:232 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:233 %sliding_window_buffer_samples_timestamp_V_4_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_8_addr"/></StgValue>
</operation>

<operation id="1168" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:234 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235 %sliding_window_buffer_samples_timestamp_V_4_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_9_addr"/></StgValue>
</operation>

<operation id="1170" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:236 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:237 %sliding_window_buffer_samples_timestamp_V_4_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_10_addr"/></StgValue>
</operation>

<operation id="1172" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:238 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239 %sliding_window_buffer_samples_timestamp_V_4_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_11_addr"/></StgValue>
</operation>

<operation id="1174" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:240 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:241 %sliding_window_buffer_samples_sample_V_5_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_0_addr"/></StgValue>
</operation>

<operation id="1176" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:242 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:243 %sliding_window_buffer_samples_sample_V_5_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_1_addr"/></StgValue>
</operation>

<operation id="1178" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:244 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:245 %sliding_window_buffer_samples_sample_V_5_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_2_addr"/></StgValue>
</operation>

<operation id="1180" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:246 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:247 %sliding_window_buffer_samples_sample_V_5_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_3_addr"/></StgValue>
</operation>

<operation id="1182" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:248 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:249 %sliding_window_buffer_samples_sample_V_5_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_4_addr"/></StgValue>
</operation>

<operation id="1184" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:250 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:251 %sliding_window_buffer_samples_sample_V_5_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_5_addr"/></StgValue>
</operation>

<operation id="1186" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:252 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:253 %sliding_window_buffer_samples_sample_V_5_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_6_addr"/></StgValue>
</operation>

<operation id="1188" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:254 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:255 %sliding_window_buffer_samples_sample_V_5_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_7_addr"/></StgValue>
</operation>

<operation id="1190" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:256 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:257 %sliding_window_buffer_samples_sample_V_5_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_8_addr"/></StgValue>
</operation>

<operation id="1192" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:258 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259 %sliding_window_buffer_samples_sample_V_5_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_9_addr"/></StgValue>
</operation>

<operation id="1194" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:260 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:261 %sliding_window_buffer_samples_sample_V_5_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_10_addr"/></StgValue>
</operation>

<operation id="1196" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:262 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:263 %sliding_window_buffer_samples_sample_V_5_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_11_addr"/></StgValue>
</operation>

<operation id="1198" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:264 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265 %sliding_window_buffer_samples_timestamp_V_5_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_0_addr"/></StgValue>
</operation>

<operation id="1200" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:266 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:267 %sliding_window_buffer_samples_timestamp_V_5_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_1_addr"/></StgValue>
</operation>

<operation id="1202" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:268 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:269 %sliding_window_buffer_samples_timestamp_V_5_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_2_addr"/></StgValue>
</operation>

<operation id="1204" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:270 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:271 %sliding_window_buffer_samples_timestamp_V_5_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_3_addr"/></StgValue>
</operation>

<operation id="1206" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:272 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:273 %sliding_window_buffer_samples_timestamp_V_5_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_4_addr"/></StgValue>
</operation>

<operation id="1208" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:274 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:275 %sliding_window_buffer_samples_timestamp_V_5_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_5_addr"/></StgValue>
</operation>

<operation id="1210" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:276 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277 %sliding_window_buffer_samples_timestamp_V_5_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_6_addr"/></StgValue>
</operation>

<operation id="1212" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:278 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:279 %sliding_window_buffer_samples_timestamp_V_5_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_7_addr"/></StgValue>
</operation>

<operation id="1214" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:280 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:281 %sliding_window_buffer_samples_timestamp_V_5_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_8_addr"/></StgValue>
</operation>

<operation id="1216" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:282 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:283 %sliding_window_buffer_samples_timestamp_V_5_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_9_addr"/></StgValue>
</operation>

<operation id="1218" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:284 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:285 %sliding_window_buffer_samples_timestamp_V_5_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_10_addr"/></StgValue>
</operation>

<operation id="1220" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:286 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287 %sliding_window_buffer_samples_timestamp_V_5_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_11_addr"/></StgValue>
</operation>

<operation id="1222" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:288 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:289 %sliding_window_buffer_samples_sample_V_6_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_0_addr"/></StgValue>
</operation>

<operation id="1224" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:290 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:291 %sliding_window_buffer_samples_sample_V_6_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_1_addr"/></StgValue>
</operation>

<operation id="1226" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:292 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:293 %sliding_window_buffer_samples_sample_V_6_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_2_addr"/></StgValue>
</operation>

<operation id="1228" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:294 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:295 %sliding_window_buffer_samples_sample_V_6_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_3_addr"/></StgValue>
</operation>

<operation id="1230" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:296 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:297 %sliding_window_buffer_samples_sample_V_6_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_4_addr"/></StgValue>
</operation>

<operation id="1232" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:298 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299 %sliding_window_buffer_samples_sample_V_6_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_5_addr"/></StgValue>
</operation>

<operation id="1234" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:300 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:301 %sliding_window_buffer_samples_sample_V_6_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_6_addr"/></StgValue>
</operation>

<operation id="1236" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:302 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:303 %sliding_window_buffer_samples_sample_V_6_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_7_addr"/></StgValue>
</operation>

<operation id="1238" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:304 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:305 %sliding_window_buffer_samples_sample_V_6_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_8_addr"/></StgValue>
</operation>

<operation id="1240" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:306 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:307 %sliding_window_buffer_samples_sample_V_6_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_9_addr"/></StgValue>
</operation>

<operation id="1242" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:308 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:309 %sliding_window_buffer_samples_sample_V_6_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_10_addr"/></StgValue>
</operation>

<operation id="1244" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:310 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:311 %sliding_window_buffer_samples_sample_V_6_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_11_addr"/></StgValue>
</operation>

<operation id="1246" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:312 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:313 %sliding_window_buffer_samples_timestamp_V_6_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_0_addr"/></StgValue>
</operation>

<operation id="1248" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:314 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:315 %sliding_window_buffer_samples_timestamp_V_6_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_1_addr"/></StgValue>
</operation>

<operation id="1250" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:316 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:317 %sliding_window_buffer_samples_timestamp_V_6_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_2_addr"/></StgValue>
</operation>

<operation id="1252" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:318 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:319 %sliding_window_buffer_samples_timestamp_V_6_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_3_addr"/></StgValue>
</operation>

<operation id="1254" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:320 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:321 %sliding_window_buffer_samples_timestamp_V_6_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_4_addr"/></StgValue>
</operation>

<operation id="1256" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:322 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323 %sliding_window_buffer_samples_timestamp_V_6_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_5_addr"/></StgValue>
</operation>

<operation id="1258" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:324 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:325 %sliding_window_buffer_samples_timestamp_V_6_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_6_addr"/></StgValue>
</operation>

<operation id="1260" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:326 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:327 %sliding_window_buffer_samples_timestamp_V_6_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_7_addr"/></StgValue>
</operation>

<operation id="1262" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:328 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:329 %sliding_window_buffer_samples_timestamp_V_6_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_8_addr"/></StgValue>
</operation>

<operation id="1264" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:330 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:331 %sliding_window_buffer_samples_timestamp_V_6_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_9_addr"/></StgValue>
</operation>

<operation id="1266" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:332 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:333 %sliding_window_buffer_samples_timestamp_V_6_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_10_addr"/></StgValue>
</operation>

<operation id="1268" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:334 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:335 %sliding_window_buffer_samples_timestamp_V_6_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_11_addr"/></StgValue>
</operation>

<operation id="1270" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:336 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:337 %sliding_window_buffer_samples_sample_V_7_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_0_addr"/></StgValue>
</operation>

<operation id="1272" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:338 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:339 %sliding_window_buffer_samples_sample_V_7_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_1_addr"/></StgValue>
</operation>

<operation id="1274" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:340 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:341 %sliding_window_buffer_samples_sample_V_7_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_2_addr"/></StgValue>
</operation>

<operation id="1276" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:342 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:343 %sliding_window_buffer_samples_sample_V_7_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_3_addr"/></StgValue>
</operation>

<operation id="1278" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:344 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:345 %sliding_window_buffer_samples_sample_V_7_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_4_addr"/></StgValue>
</operation>

<operation id="1280" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:346 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:347 %sliding_window_buffer_samples_sample_V_7_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_5_addr"/></StgValue>
</operation>

<operation id="1282" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:348 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:349 %sliding_window_buffer_samples_sample_V_7_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_6_addr"/></StgValue>
</operation>

<operation id="1284" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:350 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:351 %sliding_window_buffer_samples_sample_V_7_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_7_addr"/></StgValue>
</operation>

<operation id="1286" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:352 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:353 %sliding_window_buffer_samples_sample_V_7_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_8_addr"/></StgValue>
</operation>

<operation id="1288" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:354 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:355 %sliding_window_buffer_samples_sample_V_7_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_9_addr"/></StgValue>
</operation>

<operation id="1290" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:356 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:357 %sliding_window_buffer_samples_sample_V_7_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_10_addr"/></StgValue>
</operation>

<operation id="1292" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:358 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:359 %sliding_window_buffer_samples_sample_V_7_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_11_addr"/></StgValue>
</operation>

<operation id="1294" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:360 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:361 %sliding_window_buffer_samples_timestamp_V_7_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_0_addr"/></StgValue>
</operation>

<operation id="1296" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:362 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:363 %sliding_window_buffer_samples_timestamp_V_7_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_1_addr"/></StgValue>
</operation>

<operation id="1298" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:364 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:365 %sliding_window_buffer_samples_timestamp_V_7_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_2_addr"/></StgValue>
</operation>

<operation id="1300" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:366 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:367 %sliding_window_buffer_samples_timestamp_V_7_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_3_addr"/></StgValue>
</operation>

<operation id="1302" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:368 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:369 %sliding_window_buffer_samples_timestamp_V_7_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_4_addr"/></StgValue>
</operation>

<operation id="1304" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:370 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:371 %sliding_window_buffer_samples_timestamp_V_7_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_5_addr"/></StgValue>
</operation>

<operation id="1306" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:372 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:373 %sliding_window_buffer_samples_timestamp_V_7_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_6_addr"/></StgValue>
</operation>

<operation id="1308" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:374 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:375 %sliding_window_buffer_samples_timestamp_V_7_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_7_addr"/></StgValue>
</operation>

<operation id="1310" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:376 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:377 %sliding_window_buffer_samples_timestamp_V_7_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_8_addr"/></StgValue>
</operation>

<operation id="1312" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:378 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:379 %sliding_window_buffer_samples_timestamp_V_7_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_9_addr"/></StgValue>
</operation>

<operation id="1314" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:380 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:381 %sliding_window_buffer_samples_timestamp_V_7_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_10_addr"/></StgValue>
</operation>

<operation id="1316" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:382 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:383 %sliding_window_buffer_samples_timestamp_V_7_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_11_addr"/></StgValue>
</operation>

<operation id="1318" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:384 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:385 %store_ln55 = store i32 1, i32 %sliding_window_size_s

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="0">
<![CDATA[
:386 %br_ln57 = br void %_ZN12CyclicBufferI12SamplePeriodILi8EELi20EE4PushES1_.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1321" st_id="11" stage="10" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1322" st_id="12" stage="9" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1323" st_id="13" stage="8" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1324" st_id="14" stage="7" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1325" st_id="15" stage="6" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1326" st_id="16" stage="5" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1327" st_id="17" stage="4" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1328" st_id="18" stage="3" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1329" st_id="19" stage="2" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1330" st_id="20" stage="1" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>

<operation id="1331" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="6" op_0_bw="6">
<![CDATA[
:2 %trunc_ln61 = trunc i6 %new_front_ptr

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="1332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="6" op_0_bw="6">
<![CDATA[
:3 %sliding_window_back_ptr_load = load i6 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="sliding_window_back_ptr_load"/></StgValue>
</operation>

<operation id="1333" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln63 = icmp_eq  i6 %trunc_ln61, i6 %sliding_window_back_ptr_load

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="1334" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln63 = br i1 %icmp_ln63, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="1335" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %add_ln65 = add i6 %trunc_ln61, i6 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="1336" st_id="20" stage="10" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1337" st_id="21" stage="9" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1338" st_id="22" stage="8" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1339" st_id="23" stage="7" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1340" st_id="24" stage="6" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1341" st_id="25" stage="5" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1342" st_id="26" stage="4" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1343" st_id="27" stage="3" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1344" st_id="28" stage="2" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1345" st_id="29" stage="1" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>

<operation id="1346" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
:2 %store_ln65 = store i6 %srem_ln65, i6 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1347" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln67 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="1348" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0 %icmp_ln69 = icmp_slt  i32 %sliding_window_size_load, i32 20

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="1349" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1 %br_ln69 = br i1 %icmp_ln69, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1350" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln71 = add i32 %sliding_window_size_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="1351" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln71 = store i32 %add_ln71, i32 %sliding_window_size_s

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="1352" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln73 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="1353" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="5" op_0_bw="6">
<![CDATA[
._crit_edge1:0 %trunc_ln75 = trunc i6 %new_front_ptr

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="1354" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge1:1 %zext_ln75 = zext i5 %trunc_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="1355" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:2 %sliding_window_buffer_samples_sample_V_0_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_0_addr_1"/></StgValue>
</operation>

<operation id="1356" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:3 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1357" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:4 %sliding_window_buffer_samples_sample_V_0_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_1_addr_1"/></StgValue>
</operation>

<operation id="1358" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:5 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1359" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:6 %sliding_window_buffer_samples_sample_V_0_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_2_addr_1"/></StgValue>
</operation>

<operation id="1360" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:7 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1361" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:8 %sliding_window_buffer_samples_sample_V_0_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_3_addr_1"/></StgValue>
</operation>

<operation id="1362" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:9 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1363" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:10 %sliding_window_buffer_samples_sample_V_0_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_4_addr_1"/></StgValue>
</operation>

<operation id="1364" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:11 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1365" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:12 %sliding_window_buffer_samples_sample_V_0_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_5_addr_1"/></StgValue>
</operation>

<operation id="1366" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:13 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1367" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:14 %sliding_window_buffer_samples_sample_V_0_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_6_addr_1"/></StgValue>
</operation>

<operation id="1368" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:15 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1369" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:16 %sliding_window_buffer_samples_sample_V_0_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_7_addr_1"/></StgValue>
</operation>

<operation id="1370" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:17 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1371" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:18 %sliding_window_buffer_samples_sample_V_0_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_8_addr_1"/></StgValue>
</operation>

<operation id="1372" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:19 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1373" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:20 %sliding_window_buffer_samples_sample_V_0_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_9_addr_1"/></StgValue>
</operation>

<operation id="1374" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:21 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1375" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:22 %sliding_window_buffer_samples_sample_V_0_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_10_addr_1"/></StgValue>
</operation>

<operation id="1376" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:23 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1377" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:24 %sliding_window_buffer_samples_sample_V_0_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_11_addr_1"/></StgValue>
</operation>

<operation id="1378" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:25 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1379" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:26 %sliding_window_buffer_samples_timestamp_V_0_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_0_addr_1"/></StgValue>
</operation>

<operation id="1380" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:27 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1381" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:28 %sliding_window_buffer_samples_timestamp_V_0_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_1_addr_1"/></StgValue>
</operation>

<operation id="1382" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:29 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1383" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:30 %sliding_window_buffer_samples_timestamp_V_0_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_2_addr_1"/></StgValue>
</operation>

<operation id="1384" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:31 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1385" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:32 %sliding_window_buffer_samples_timestamp_V_0_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_3_addr_1"/></StgValue>
</operation>

<operation id="1386" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:33 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1387" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:34 %sliding_window_buffer_samples_timestamp_V_0_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_4_addr_1"/></StgValue>
</operation>

<operation id="1388" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:35 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1389" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:36 %sliding_window_buffer_samples_timestamp_V_0_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_5_addr_1"/></StgValue>
</operation>

<operation id="1390" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:37 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1391" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:38 %sliding_window_buffer_samples_timestamp_V_0_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_6_addr_1"/></StgValue>
</operation>

<operation id="1392" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:39 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1393" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:40 %sliding_window_buffer_samples_timestamp_V_0_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_7_addr_1"/></StgValue>
</operation>

<operation id="1394" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:41 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1395" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:42 %sliding_window_buffer_samples_timestamp_V_0_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_8_addr_1"/></StgValue>
</operation>

<operation id="1396" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:43 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1397" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:44 %sliding_window_buffer_samples_timestamp_V_0_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_9_addr_1"/></StgValue>
</operation>

<operation id="1398" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:45 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1399" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:46 %sliding_window_buffer_samples_timestamp_V_0_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_10_addr_1"/></StgValue>
</operation>

<operation id="1400" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:47 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1401" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:48 %sliding_window_buffer_samples_timestamp_V_0_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_11_addr_1"/></StgValue>
</operation>

<operation id="1402" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:49 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1403" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:50 %sliding_window_buffer_samples_sample_V_1_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_0_addr_1"/></StgValue>
</operation>

<operation id="1404" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:51 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1405" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:52 %sliding_window_buffer_samples_sample_V_1_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_1_addr_1"/></StgValue>
</operation>

<operation id="1406" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:53 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1407" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:54 %sliding_window_buffer_samples_sample_V_1_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_2_addr_1"/></StgValue>
</operation>

<operation id="1408" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:55 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1409" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:56 %sliding_window_buffer_samples_sample_V_1_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_3_addr_1"/></StgValue>
</operation>

<operation id="1410" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:57 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1411" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:58 %sliding_window_buffer_samples_sample_V_1_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_4_addr_1"/></StgValue>
</operation>

<operation id="1412" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:59 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1413" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:60 %sliding_window_buffer_samples_sample_V_1_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_5_addr_1"/></StgValue>
</operation>

<operation id="1414" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:61 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1415" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:62 %sliding_window_buffer_samples_sample_V_1_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_6_addr_1"/></StgValue>
</operation>

<operation id="1416" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:63 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1417" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:64 %sliding_window_buffer_samples_sample_V_1_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_7_addr_1"/></StgValue>
</operation>

<operation id="1418" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:65 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1419" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:66 %sliding_window_buffer_samples_sample_V_1_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_8_addr_1"/></StgValue>
</operation>

<operation id="1420" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:67 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1421" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:68 %sliding_window_buffer_samples_sample_V_1_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_9_addr_1"/></StgValue>
</operation>

<operation id="1422" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:69 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1423" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:70 %sliding_window_buffer_samples_sample_V_1_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_10_addr_1"/></StgValue>
</operation>

<operation id="1424" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:71 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1425" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:72 %sliding_window_buffer_samples_sample_V_1_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_11_addr_1"/></StgValue>
</operation>

<operation id="1426" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:73 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1427" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:74 %sliding_window_buffer_samples_timestamp_V_1_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_0_addr_1"/></StgValue>
</operation>

<operation id="1428" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:75 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1429" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:76 %sliding_window_buffer_samples_timestamp_V_1_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_1_addr_1"/></StgValue>
</operation>

<operation id="1430" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:77 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1431" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:78 %sliding_window_buffer_samples_timestamp_V_1_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_2_addr_1"/></StgValue>
</operation>

<operation id="1432" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:79 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1433" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:80 %sliding_window_buffer_samples_timestamp_V_1_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_3_addr_1"/></StgValue>
</operation>

<operation id="1434" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:81 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1435" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:82 %sliding_window_buffer_samples_timestamp_V_1_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_4_addr_1"/></StgValue>
</operation>

<operation id="1436" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:83 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1437" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:84 %sliding_window_buffer_samples_timestamp_V_1_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_5_addr_1"/></StgValue>
</operation>

<operation id="1438" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:85 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1439" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:86 %sliding_window_buffer_samples_timestamp_V_1_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_6_addr_1"/></StgValue>
</operation>

<operation id="1440" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:87 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1441" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:88 %sliding_window_buffer_samples_timestamp_V_1_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_7_addr_1"/></StgValue>
</operation>

<operation id="1442" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:89 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1443" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:90 %sliding_window_buffer_samples_timestamp_V_1_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_8_addr_1"/></StgValue>
</operation>

<operation id="1444" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:91 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1445" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:92 %sliding_window_buffer_samples_timestamp_V_1_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_9_addr_1"/></StgValue>
</operation>

<operation id="1446" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:93 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1447" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:94 %sliding_window_buffer_samples_timestamp_V_1_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_10_addr_1"/></StgValue>
</operation>

<operation id="1448" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:95 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1449" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:96 %sliding_window_buffer_samples_timestamp_V_1_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_11_addr_1"/></StgValue>
</operation>

<operation id="1450" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:97 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1451" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:98 %sliding_window_buffer_samples_sample_V_2_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_0_addr_1"/></StgValue>
</operation>

<operation id="1452" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:99 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1453" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:100 %sliding_window_buffer_samples_sample_V_2_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_1_addr_1"/></StgValue>
</operation>

<operation id="1454" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:101 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1455" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:102 %sliding_window_buffer_samples_sample_V_2_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_2_addr_1"/></StgValue>
</operation>

<operation id="1456" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:103 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1457" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:104 %sliding_window_buffer_samples_sample_V_2_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_3_addr_1"/></StgValue>
</operation>

<operation id="1458" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:105 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1459" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:106 %sliding_window_buffer_samples_sample_V_2_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_4_addr_1"/></StgValue>
</operation>

<operation id="1460" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:107 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1461" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:108 %sliding_window_buffer_samples_sample_V_2_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_5_addr_1"/></StgValue>
</operation>

<operation id="1462" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:109 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1463" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:110 %sliding_window_buffer_samples_sample_V_2_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_6_addr_1"/></StgValue>
</operation>

<operation id="1464" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:111 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1465" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:112 %sliding_window_buffer_samples_sample_V_2_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_7_addr_1"/></StgValue>
</operation>

<operation id="1466" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:113 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1467" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:114 %sliding_window_buffer_samples_sample_V_2_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_8_addr_1"/></StgValue>
</operation>

<operation id="1468" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:115 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1469" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:116 %sliding_window_buffer_samples_sample_V_2_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_9_addr_1"/></StgValue>
</operation>

<operation id="1470" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:117 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1471" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:118 %sliding_window_buffer_samples_sample_V_2_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_10_addr_1"/></StgValue>
</operation>

<operation id="1472" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:119 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1473" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:120 %sliding_window_buffer_samples_sample_V_2_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_11_addr_1"/></StgValue>
</operation>

<operation id="1474" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:121 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1475" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:122 %sliding_window_buffer_samples_timestamp_V_2_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_0_addr_1"/></StgValue>
</operation>

<operation id="1476" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:123 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1477" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:124 %sliding_window_buffer_samples_timestamp_V_2_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_1_addr_1"/></StgValue>
</operation>

<operation id="1478" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:125 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1479" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:126 %sliding_window_buffer_samples_timestamp_V_2_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_2_addr_1"/></StgValue>
</operation>

<operation id="1480" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:127 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1481" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:128 %sliding_window_buffer_samples_timestamp_V_2_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_3_addr_1"/></StgValue>
</operation>

<operation id="1482" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:129 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1483" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:130 %sliding_window_buffer_samples_timestamp_V_2_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_4_addr_1"/></StgValue>
</operation>

<operation id="1484" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:131 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1485" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:132 %sliding_window_buffer_samples_timestamp_V_2_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_5_addr_1"/></StgValue>
</operation>

<operation id="1486" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:133 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1487" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:134 %sliding_window_buffer_samples_timestamp_V_2_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_6_addr_1"/></StgValue>
</operation>

<operation id="1488" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:135 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1489" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:136 %sliding_window_buffer_samples_timestamp_V_2_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_7_addr_1"/></StgValue>
</operation>

<operation id="1490" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:137 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1491" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:138 %sliding_window_buffer_samples_timestamp_V_2_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_8_addr_1"/></StgValue>
</operation>

<operation id="1492" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:139 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1493" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:140 %sliding_window_buffer_samples_timestamp_V_2_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_9_addr_1"/></StgValue>
</operation>

<operation id="1494" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:141 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1495" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:142 %sliding_window_buffer_samples_timestamp_V_2_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_10_addr_1"/></StgValue>
</operation>

<operation id="1496" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:143 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1497" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:144 %sliding_window_buffer_samples_timestamp_V_2_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_11_addr_1"/></StgValue>
</operation>

<operation id="1498" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:145 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1499" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:146 %sliding_window_buffer_samples_sample_V_3_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_0_addr_1"/></StgValue>
</operation>

<operation id="1500" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:147 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1501" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:148 %sliding_window_buffer_samples_sample_V_3_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_1_addr_1"/></StgValue>
</operation>

<operation id="1502" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:149 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1503" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:150 %sliding_window_buffer_samples_sample_V_3_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_2_addr_1"/></StgValue>
</operation>

<operation id="1504" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:151 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1505" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:152 %sliding_window_buffer_samples_sample_V_3_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_3_addr_1"/></StgValue>
</operation>

<operation id="1506" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:153 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1507" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:154 %sliding_window_buffer_samples_sample_V_3_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_4_addr_1"/></StgValue>
</operation>

<operation id="1508" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:155 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1509" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:156 %sliding_window_buffer_samples_sample_V_3_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_5_addr_1"/></StgValue>
</operation>

<operation id="1510" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:157 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1511" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:158 %sliding_window_buffer_samples_sample_V_3_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_6_addr_1"/></StgValue>
</operation>

<operation id="1512" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:159 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1513" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:160 %sliding_window_buffer_samples_sample_V_3_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_7_addr_1"/></StgValue>
</operation>

<operation id="1514" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:161 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1515" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:162 %sliding_window_buffer_samples_sample_V_3_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_8_addr_1"/></StgValue>
</operation>

<operation id="1516" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:163 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1517" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:164 %sliding_window_buffer_samples_sample_V_3_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_9_addr_1"/></StgValue>
</operation>

<operation id="1518" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:165 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1519" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:166 %sliding_window_buffer_samples_sample_V_3_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_10_addr_1"/></StgValue>
</operation>

<operation id="1520" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:167 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1521" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:168 %sliding_window_buffer_samples_sample_V_3_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_11_addr_1"/></StgValue>
</operation>

<operation id="1522" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:169 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1523" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:170 %sliding_window_buffer_samples_timestamp_V_3_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_0_addr_1"/></StgValue>
</operation>

<operation id="1524" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:171 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1525" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:172 %sliding_window_buffer_samples_timestamp_V_3_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_1_addr_1"/></StgValue>
</operation>

<operation id="1526" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:173 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1527" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:174 %sliding_window_buffer_samples_timestamp_V_3_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_2_addr_1"/></StgValue>
</operation>

<operation id="1528" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:175 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1529" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:176 %sliding_window_buffer_samples_timestamp_V_3_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_3_addr_1"/></StgValue>
</operation>

<operation id="1530" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:177 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1531" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:178 %sliding_window_buffer_samples_timestamp_V_3_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_4_addr_1"/></StgValue>
</operation>

<operation id="1532" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:179 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1533" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:180 %sliding_window_buffer_samples_timestamp_V_3_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_5_addr_1"/></StgValue>
</operation>

<operation id="1534" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:181 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1535" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:182 %sliding_window_buffer_samples_timestamp_V_3_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_6_addr_1"/></StgValue>
</operation>

<operation id="1536" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:183 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1537" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:184 %sliding_window_buffer_samples_timestamp_V_3_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_7_addr_1"/></StgValue>
</operation>

<operation id="1538" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:185 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1539" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:186 %sliding_window_buffer_samples_timestamp_V_3_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_8_addr_1"/></StgValue>
</operation>

<operation id="1540" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:187 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1541" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:188 %sliding_window_buffer_samples_timestamp_V_3_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_9_addr_1"/></StgValue>
</operation>

<operation id="1542" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:189 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1543" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:190 %sliding_window_buffer_samples_timestamp_V_3_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_10_addr_1"/></StgValue>
</operation>

<operation id="1544" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:191 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1545" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:192 %sliding_window_buffer_samples_timestamp_V_3_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_11_addr_1"/></StgValue>
</operation>

<operation id="1546" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:193 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1547" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:194 %sliding_window_buffer_samples_sample_V_4_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_0_addr_1"/></StgValue>
</operation>

<operation id="1548" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:195 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1549" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:196 %sliding_window_buffer_samples_sample_V_4_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_1_addr_1"/></StgValue>
</operation>

<operation id="1550" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:197 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1551" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:198 %sliding_window_buffer_samples_sample_V_4_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_2_addr_1"/></StgValue>
</operation>

<operation id="1552" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:199 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1553" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:200 %sliding_window_buffer_samples_sample_V_4_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_3_addr_1"/></StgValue>
</operation>

<operation id="1554" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:201 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1555" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:202 %sliding_window_buffer_samples_sample_V_4_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_4_addr_1"/></StgValue>
</operation>

<operation id="1556" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:203 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1557" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:204 %sliding_window_buffer_samples_sample_V_4_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_5_addr_1"/></StgValue>
</operation>

<operation id="1558" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:205 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1559" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:206 %sliding_window_buffer_samples_sample_V_4_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_6_addr_1"/></StgValue>
</operation>

<operation id="1560" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:207 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1561" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:208 %sliding_window_buffer_samples_sample_V_4_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_7_addr_1"/></StgValue>
</operation>

<operation id="1562" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:209 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1563" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:210 %sliding_window_buffer_samples_sample_V_4_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_8_addr_1"/></StgValue>
</operation>

<operation id="1564" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:211 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1565" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:212 %sliding_window_buffer_samples_sample_V_4_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_9_addr_1"/></StgValue>
</operation>

<operation id="1566" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:213 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1567" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:214 %sliding_window_buffer_samples_sample_V_4_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_10_addr_1"/></StgValue>
</operation>

<operation id="1568" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:215 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1569" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:216 %sliding_window_buffer_samples_sample_V_4_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_11_addr_1"/></StgValue>
</operation>

<operation id="1570" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:217 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1571" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:218 %sliding_window_buffer_samples_timestamp_V_4_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_0_addr_1"/></StgValue>
</operation>

<operation id="1572" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:219 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1573" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:220 %sliding_window_buffer_samples_timestamp_V_4_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_1_addr_1"/></StgValue>
</operation>

<operation id="1574" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:221 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1575" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:222 %sliding_window_buffer_samples_timestamp_V_4_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_2_addr_1"/></StgValue>
</operation>

<operation id="1576" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:223 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1577" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:224 %sliding_window_buffer_samples_timestamp_V_4_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_3_addr_1"/></StgValue>
</operation>

<operation id="1578" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:225 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1579" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:226 %sliding_window_buffer_samples_timestamp_V_4_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_4_addr_1"/></StgValue>
</operation>

<operation id="1580" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:227 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1581" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:228 %sliding_window_buffer_samples_timestamp_V_4_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_5_addr_1"/></StgValue>
</operation>

<operation id="1582" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:229 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1583" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:230 %sliding_window_buffer_samples_timestamp_V_4_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_6_addr_1"/></StgValue>
</operation>

<operation id="1584" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:231 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1585" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:232 %sliding_window_buffer_samples_timestamp_V_4_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_7_addr_1"/></StgValue>
</operation>

<operation id="1586" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:233 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1587" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:234 %sliding_window_buffer_samples_timestamp_V_4_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_8_addr_1"/></StgValue>
</operation>

<operation id="1588" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:235 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1589" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:236 %sliding_window_buffer_samples_timestamp_V_4_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_9_addr_1"/></StgValue>
</operation>

<operation id="1590" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:237 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1591" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:238 %sliding_window_buffer_samples_timestamp_V_4_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_10_addr_1"/></StgValue>
</operation>

<operation id="1592" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:239 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1593" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:240 %sliding_window_buffer_samples_timestamp_V_4_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_11_addr_1"/></StgValue>
</operation>

<operation id="1594" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:241 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1595" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:242 %sliding_window_buffer_samples_sample_V_5_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_0_addr_1"/></StgValue>
</operation>

<operation id="1596" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:243 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1597" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:244 %sliding_window_buffer_samples_sample_V_5_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_1_addr_1"/></StgValue>
</operation>

<operation id="1598" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:245 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1599" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:246 %sliding_window_buffer_samples_sample_V_5_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_2_addr_1"/></StgValue>
</operation>

<operation id="1600" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:247 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1601" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:248 %sliding_window_buffer_samples_sample_V_5_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_3_addr_1"/></StgValue>
</operation>

<operation id="1602" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:249 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1603" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:250 %sliding_window_buffer_samples_sample_V_5_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_4_addr_1"/></StgValue>
</operation>

<operation id="1604" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:251 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1605" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:252 %sliding_window_buffer_samples_sample_V_5_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_5_addr_1"/></StgValue>
</operation>

<operation id="1606" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:253 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1607" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:254 %sliding_window_buffer_samples_sample_V_5_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_6_addr_1"/></StgValue>
</operation>

<operation id="1608" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:255 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1609" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:256 %sliding_window_buffer_samples_sample_V_5_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_7_addr_1"/></StgValue>
</operation>

<operation id="1610" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:257 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1611" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:258 %sliding_window_buffer_samples_sample_V_5_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_8_addr_1"/></StgValue>
</operation>

<operation id="1612" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:259 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1613" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:260 %sliding_window_buffer_samples_sample_V_5_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_9_addr_1"/></StgValue>
</operation>

<operation id="1614" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:261 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1615" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:262 %sliding_window_buffer_samples_sample_V_5_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_10_addr_1"/></StgValue>
</operation>

<operation id="1616" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:263 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1617" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:264 %sliding_window_buffer_samples_sample_V_5_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_11_addr_1"/></StgValue>
</operation>

<operation id="1618" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:265 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1619" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:266 %sliding_window_buffer_samples_timestamp_V_5_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_0_addr_1"/></StgValue>
</operation>

<operation id="1620" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:267 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1621" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:268 %sliding_window_buffer_samples_timestamp_V_5_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_1_addr_1"/></StgValue>
</operation>

<operation id="1622" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:269 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1623" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:270 %sliding_window_buffer_samples_timestamp_V_5_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_2_addr_1"/></StgValue>
</operation>

<operation id="1624" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:271 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1625" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:272 %sliding_window_buffer_samples_timestamp_V_5_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_3_addr_1"/></StgValue>
</operation>

<operation id="1626" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:273 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1627" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:274 %sliding_window_buffer_samples_timestamp_V_5_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_4_addr_1"/></StgValue>
</operation>

<operation id="1628" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:275 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1629" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:276 %sliding_window_buffer_samples_timestamp_V_5_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_5_addr_1"/></StgValue>
</operation>

<operation id="1630" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:277 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1631" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:278 %sliding_window_buffer_samples_timestamp_V_5_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_6_addr_1"/></StgValue>
</operation>

<operation id="1632" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:279 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1633" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:280 %sliding_window_buffer_samples_timestamp_V_5_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_7_addr_1"/></StgValue>
</operation>

<operation id="1634" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:281 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1635" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:282 %sliding_window_buffer_samples_timestamp_V_5_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_8_addr_1"/></StgValue>
</operation>

<operation id="1636" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:283 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1637" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:284 %sliding_window_buffer_samples_timestamp_V_5_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_9_addr_1"/></StgValue>
</operation>

<operation id="1638" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:285 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1639" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:286 %sliding_window_buffer_samples_timestamp_V_5_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_10_addr_1"/></StgValue>
</operation>

<operation id="1640" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:287 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1641" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:288 %sliding_window_buffer_samples_timestamp_V_5_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_11_addr_1"/></StgValue>
</operation>

<operation id="1642" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:289 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1643" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:290 %sliding_window_buffer_samples_sample_V_6_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_0_addr_1"/></StgValue>
</operation>

<operation id="1644" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:291 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1645" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:292 %sliding_window_buffer_samples_sample_V_6_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_1_addr_1"/></StgValue>
</operation>

<operation id="1646" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:293 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1647" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:294 %sliding_window_buffer_samples_sample_V_6_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_2_addr_1"/></StgValue>
</operation>

<operation id="1648" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:295 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1649" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:296 %sliding_window_buffer_samples_sample_V_6_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_3_addr_1"/></StgValue>
</operation>

<operation id="1650" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:297 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1651" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:298 %sliding_window_buffer_samples_sample_V_6_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_4_addr_1"/></StgValue>
</operation>

<operation id="1652" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:299 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1653" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:300 %sliding_window_buffer_samples_sample_V_6_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_5_addr_1"/></StgValue>
</operation>

<operation id="1654" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:301 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1655" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:302 %sliding_window_buffer_samples_sample_V_6_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_6_addr_1"/></StgValue>
</operation>

<operation id="1656" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:303 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1657" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:304 %sliding_window_buffer_samples_sample_V_6_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_7_addr_1"/></StgValue>
</operation>

<operation id="1658" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:305 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1659" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:306 %sliding_window_buffer_samples_sample_V_6_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_8_addr_1"/></StgValue>
</operation>

<operation id="1660" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:307 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1661" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:308 %sliding_window_buffer_samples_sample_V_6_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_9_addr_1"/></StgValue>
</operation>

<operation id="1662" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:309 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1663" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:310 %sliding_window_buffer_samples_sample_V_6_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_10_addr_1"/></StgValue>
</operation>

<operation id="1664" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:311 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1665" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:312 %sliding_window_buffer_samples_sample_V_6_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_11_addr_1"/></StgValue>
</operation>

<operation id="1666" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:313 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1667" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:314 %sliding_window_buffer_samples_timestamp_V_6_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_0_addr_1"/></StgValue>
</operation>

<operation id="1668" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:315 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1669" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:316 %sliding_window_buffer_samples_timestamp_V_6_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_1_addr_1"/></StgValue>
</operation>

<operation id="1670" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:317 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1671" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:318 %sliding_window_buffer_samples_timestamp_V_6_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_2_addr_1"/></StgValue>
</operation>

<operation id="1672" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:319 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1673" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:320 %sliding_window_buffer_samples_timestamp_V_6_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_3_addr_1"/></StgValue>
</operation>

<operation id="1674" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:321 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1675" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:322 %sliding_window_buffer_samples_timestamp_V_6_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_4_addr_1"/></StgValue>
</operation>

<operation id="1676" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:323 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1677" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:324 %sliding_window_buffer_samples_timestamp_V_6_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_5_addr_1"/></StgValue>
</operation>

<operation id="1678" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:325 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1679" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:326 %sliding_window_buffer_samples_timestamp_V_6_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_6_addr_1"/></StgValue>
</operation>

<operation id="1680" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:327 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1681" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:328 %sliding_window_buffer_samples_timestamp_V_6_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_7_addr_1"/></StgValue>
</operation>

<operation id="1682" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:329 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1683" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:330 %sliding_window_buffer_samples_timestamp_V_6_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_8_addr_1"/></StgValue>
</operation>

<operation id="1684" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:331 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1685" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:332 %sliding_window_buffer_samples_timestamp_V_6_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_9_addr_1"/></StgValue>
</operation>

<operation id="1686" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:333 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1687" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:334 %sliding_window_buffer_samples_timestamp_V_6_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_10_addr_1"/></StgValue>
</operation>

<operation id="1688" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:335 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1689" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:336 %sliding_window_buffer_samples_timestamp_V_6_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_11_addr_1"/></StgValue>
</operation>

<operation id="1690" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:337 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1691" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:338 %sliding_window_buffer_samples_sample_V_7_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_0_addr_1"/></StgValue>
</operation>

<operation id="1692" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:339 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1693" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:340 %sliding_window_buffer_samples_sample_V_7_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_1_addr_1"/></StgValue>
</operation>

<operation id="1694" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:341 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1695" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:342 %sliding_window_buffer_samples_sample_V_7_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_2_addr_1"/></StgValue>
</operation>

<operation id="1696" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:343 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1697" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:344 %sliding_window_buffer_samples_sample_V_7_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_3_addr_1"/></StgValue>
</operation>

<operation id="1698" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:345 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1699" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:346 %sliding_window_buffer_samples_sample_V_7_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_4_addr_1"/></StgValue>
</operation>

<operation id="1700" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:347 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1701" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:348 %sliding_window_buffer_samples_sample_V_7_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_5_addr_1"/></StgValue>
</operation>

<operation id="1702" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:349 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1703" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:350 %sliding_window_buffer_samples_sample_V_7_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_6_addr_1"/></StgValue>
</operation>

<operation id="1704" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:351 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1705" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:352 %sliding_window_buffer_samples_sample_V_7_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_7_addr_1"/></StgValue>
</operation>

<operation id="1706" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:353 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1707" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:354 %sliding_window_buffer_samples_sample_V_7_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_8_addr_1"/></StgValue>
</operation>

<operation id="1708" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:355 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1709" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:356 %sliding_window_buffer_samples_sample_V_7_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_9_addr_1"/></StgValue>
</operation>

<operation id="1710" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:357 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1711" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:358 %sliding_window_buffer_samples_sample_V_7_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_10_addr_1"/></StgValue>
</operation>

<operation id="1712" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:359 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1713" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:360 %sliding_window_buffer_samples_sample_V_7_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_11_addr_1"/></StgValue>
</operation>

<operation id="1714" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:361 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1715" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:362 %sliding_window_buffer_samples_timestamp_V_7_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_0_addr_1"/></StgValue>
</operation>

<operation id="1716" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:363 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1717" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:364 %sliding_window_buffer_samples_timestamp_V_7_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_1_addr_1"/></StgValue>
</operation>

<operation id="1718" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:365 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1719" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:366 %sliding_window_buffer_samples_timestamp_V_7_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_2_addr_1"/></StgValue>
</operation>

<operation id="1720" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:367 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1721" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:368 %sliding_window_buffer_samples_timestamp_V_7_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_3_addr_1"/></StgValue>
</operation>

<operation id="1722" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:369 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1723" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:370 %sliding_window_buffer_samples_timestamp_V_7_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_4_addr_1"/></StgValue>
</operation>

<operation id="1724" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:371 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1725" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:372 %sliding_window_buffer_samples_timestamp_V_7_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_5_addr_1"/></StgValue>
</operation>

<operation id="1726" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:373 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1727" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:374 %sliding_window_buffer_samples_timestamp_V_7_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_6_addr_1"/></StgValue>
</operation>

<operation id="1728" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:375 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1729" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:376 %sliding_window_buffer_samples_timestamp_V_7_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_7_addr_1"/></StgValue>
</operation>

<operation id="1730" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:377 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1731" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:378 %sliding_window_buffer_samples_timestamp_V_7_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_8_addr_1"/></StgValue>
</operation>

<operation id="1732" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:379 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1733" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:380 %sliding_window_buffer_samples_timestamp_V_7_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_9_addr_1"/></StgValue>
</operation>

<operation id="1734" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:381 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1735" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:382 %sliding_window_buffer_samples_timestamp_V_7_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_10_addr_1"/></StgValue>
</operation>

<operation id="1736" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:383 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1737" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:384 %sliding_window_buffer_samples_timestamp_V_7_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_11_addr_1"/></StgValue>
</operation>

<operation id="1738" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:385 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1739" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
._crit_edge1:386 %store_ln76 = store i6 %trunc_ln61, i6 %sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="1740" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:387 %br_ln78 = br void %_ZN12CyclicBufferI12SamplePeriodILi8EELi20EE4PushES1_.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="1741" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="0">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi20EE4PushES1_.exit:0 %ret_ln121 = ret

]]></Node>
<StgValue><ssdm name="ret_ln121"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
