{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559843516537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559843516540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 18:51:56 2019 " "Processing started: Thu Jun 06 18:51:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559843516540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843516540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGABlinky -c FPGABlinky " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGABlinky -c FPGABlinky" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843516540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559843516967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559843516967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialiser.v 1 1 " "Found 1 design units, including 1 entities, in source file serialiser.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIALISER " "Found entity 1: SERIALISER" {  } { { "serialiser.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/serialiser.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843523610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843523610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_RX " "Found entity 1: PC_RX" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843523612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843523612 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "baseline_c5gx.v(396) " "Verilog HDL Module Instantiation warning at baseline_c5gx.v(396): ignored dangling comma in List of Port Connections" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 396 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1559843523615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843523615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843523615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843523618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843523618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843523621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843523621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843523623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843523623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testfifo/testfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file testfifo/testfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 testFIFO " "Found entity 1: testFIFO" {  } { { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843523626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843523626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deserialiser.v 1 1 " "Found 1 design units, including 1 entities, in source file deserialiser.v" { { "Info" "ISGN_ENTITY_NAME" "1 DESERIALISER " "Found entity 1: DESERIALISER" {  } { { "deserialiser.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/deserialiser.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843523629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843523629 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(23) " "Verilog HDL Parameter Declaration warning at uart_rx.v(23): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843523630 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(24) " "Verilog HDL Parameter Declaration warning at uart_rx.v(24): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843523630 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(25) " "Verilog HDL Parameter Declaration warning at uart_rx.v(25): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843523630 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(26) " "Verilog HDL Parameter Declaration warning at uart_rx.v(26): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843523630 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(27) " "Verilog HDL Parameter Declaration warning at uart_rx.v(27): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843523630 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(25) " "Verilog HDL Parameter Declaration warning at uart_tx.v(25): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843523631 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(26) " "Verilog HDL Parameter Declaration warning at uart_tx.v(26): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843523631 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(27) " "Verilog HDL Parameter Declaration warning at uart_tx.v(27): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843523631 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(28) " "Verilog HDL Parameter Declaration warning at uart_tx.v(28): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843523631 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(29) " "Verilog HDL Parameter Declaration warning at uart_tx.v(29): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843523631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "baseline_c5gx " "Elaborating entity \"baseline_c5gx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559843523668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 baseline_c5gx.v(188) " "Verilog HDL assignment warning at baseline_c5gx.v(188): truncated value with size 32 to match size of target (24)" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559843523669 "|baseline_c5gx"}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "o_serial_data_byte baseline_c5gx.v(393) " "Verilog HDL Port Connection error at baseline_c5gx.v(393): output or inout port \"o_serial_data_byte\" must be connected to a structural net expression" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 393 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1559843523670 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559843523670 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559843523742 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 06 18:52:03 2019 " "Processing ended: Thu Jun 06 18:52:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559843523742 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559843523742 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559843523742 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843523742 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843524347 ""}
