<stg><name>nondf_kernel_heat_x1</name>


<trans_list>

<trans id="803" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="7" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="78" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="80" to="152">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="151" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="153" to="154">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="155" to="156">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="155" to="153">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="158" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="512" op_0_bw="64">
<![CDATA[
:0 %A_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="A_V"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="512" op_0_bw="64">
<![CDATA[
:1 %B_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln67 = specmemcore void @_ssdm_op_SpecMemCore, i512 %A_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln67"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln68 = specmemcore void @_ssdm_op_SpecMemCore, i512 %B_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln68"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k = phi i6 %add_ln71, void, i6 0, void

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln71 = add i6 %k, i6 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="15" op_0_bw="6">
<![CDATA[
:2 %zext_ln71 = zext i6 %k

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln71 = icmp_eq  i6 %k, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln71 = br i1 %icmp_ln71, void %.split28, void %.preheader4.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:0 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_75

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
.split28:1 %br_ln72 = br void

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader.preheader:0 %br_ln66 = br void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i = phi i6 %add_ln72, void, i6 0, void %.split28

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln72 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="6">
<![CDATA[
:2 %trunc_ln74 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln74"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:3 %tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln74, i5 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln72 = icmp_eq  i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln72 = br i1 %icmp_ln72, void %.split26, void

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:0 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1654

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="6">
<![CDATA[
.split26:1 %empty = trunc i6 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split26:2 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.split26:3 %br_ln73 = br void

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %j = phi i6 %add_ln73, void %.split24, i6 0, void %.split26

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln73 = add i6 %j, i6 1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="6">
<![CDATA[
:2 %zext_ln74_1 = zext i6 %j

]]></Node>
<StgValue><ssdm name="zext_ln74_1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %add_ln74_1 = add i10 %tmp_cast, i10 %zext_ln74_1

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:4 %tmp_19_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln74_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5 %add_ln74_2 = add i15 %tmp_19_cast, i15 %zext_ln71

]]></Node>
<StgValue><ssdm name="add_ln74_2"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="15">
<![CDATA[
:6 %zext_ln74_2 = zext i15 %add_ln74_2

]]></Node>
<StgValue><ssdm name="zext_ln74_2"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr = getelementptr i512 %A_V, i64 0, i64 %zext_ln74_2

]]></Node>
<StgValue><ssdm name="A_V_addr"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %B_V_addr = getelementptr i512 %B_V, i64 0, i64 %zext_ln74_2

]]></Node>
<StgValue><ssdm name="B_V_addr"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="6">
<![CDATA[
:9 %zext_ln73 = zext i6 %j

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10 %icmp_ln73 = icmp_eq  i6 %j, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:11 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln73 = br i1 %icmp_ln73, void %.split24, void

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split24:1 %add_ln74 = add i10 %tmp_s, i10 %zext_ln73

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="10">
<![CDATA[
.split24:2 %zext_ln74 = zext i10 %add_ln74

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:3 %xout_addr = getelementptr i512 %xout, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="xout_addr"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="512" op_0_bw="10">
<![CDATA[
.split24:4 %xout_load = load i10 %xout_addr

]]></Node>
<StgValue><ssdm name="xout_load"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="203" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="512" op_0_bw="10">
<![CDATA[
.split24:4 %xout_load = load i10 %xout_addr

]]></Node>
<StgValue><ssdm name="xout_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1720

]]></Node>
<StgValue><ssdm name="specloopname_ln73"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="512" op_1_bw="15">
<![CDATA[
.split24:5 %store_ln74 = store i512 %xout_load, i15 %A_V_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="512" op_1_bw="15">
<![CDATA[
.split24:6 %store_ln75 = store i512 %xout_load, i15 %B_V_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.split24:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
.preheader4.preheader:0 %indvar_flatten62 = phi i19 %add_ln79, void %.preheader4, i19 0, void %.preheader4.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten62"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader4.preheader:1 %indvar_flatten24 = phi i15 %select_ln80_6, void %.preheader4, i15 0, void %.preheader4.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten24"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader4.preheader:2 %i_1 = phi i5 %select_ln80_1, void %.preheader4, i5 1, void %.preheader4.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader4.preheader:3 %indvar_flatten = phi i10 %select_ln81_4, void %.preheader4, i10 0, void %.preheader4.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader4.preheader:4 %j_1 = phi i5 %select_ln81_1, void %.preheader4, i5 1, void %.preheader4.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader4.preheader:5 %k_1 = phi i5 %add_ln83, void %.preheader4, i5 1, void %.preheader4.preheader.preheader

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader4.preheader:6 %add_ln79 = add i19 %indvar_flatten62, i19 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4.preheader:7 %indvars_iv_next69 = add i5 %j_1, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next69"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4.preheader:8 %empty_1844 = add i5 %j_1, i5 31

]]></Node>
<StgValue><ssdm name="empty_1844"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader4.preheader:9 %icmp_ln79 = icmp_eq  i19 %indvar_flatten62, i19 270000

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.preheader:10 %br_ln79 = br i1 %icmp_ln79, void %.preheader4, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4:2 %icmp_ln80 = icmp_eq  i15 %indvar_flatten24, i15 27000

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader4:3 %select_ln79 = select i1 %icmp_ln80, i5 1, i5 %i_1

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:4 %xor_ln79 = xor i1 %icmp_ln80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln79"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:5 %icmp_ln82 = icmp_eq  i5 %k_1, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:6 %and_ln79 = and i1 %icmp_ln82, i1 %xor_ln79

]]></Node>
<StgValue><ssdm name="and_ln79"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4:7 %icmp_ln81 = icmp_eq  i10 %indvar_flatten, i10 900

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:8 %and_ln79_1 = and i1 %icmp_ln81, i1 %xor_ln79

]]></Node>
<StgValue><ssdm name="and_ln79_1"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:9 %indvars_iv_next73_dup = add i5 %select_ln79, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next73_dup"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:11 %or_ln80 = or i1 %and_ln79_1, i1 %icmp_ln80

]]></Node>
<StgValue><ssdm name="or_ln80"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader4:12 %select_ln80 = select i1 %or_ln80, i5 1, i5 %j_1

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader4:13 %select_ln80_1 = select i1 %and_ln79_1, i5 %indvars_iv_next73_dup, i5 %select_ln79

]]></Node>
<StgValue><ssdm name="select_ln80_1"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:14 %indvars_iv_next73_mid1 = add i5 %select_ln79, i5 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next73_mid1"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:15 %indvars_iv_next73154 = add i5 %i_1, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next73154"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader4:16 %select_ln79_1 = select i1 %icmp_ln80, i5 2, i5 %indvars_iv_next73154

]]></Node>
<StgValue><ssdm name="select_ln79_1"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader4:17 %select_ln80_2 = select i1 %and_ln79_1, i5 %indvars_iv_next73_mid1, i5 %select_ln79_1

]]></Node>
<StgValue><ssdm name="select_ln80_2"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:18 %empty_1845 = add i5 %i_1, i5 31

]]></Node>
<StgValue><ssdm name="empty_1845"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader4:19 %select_ln79_2 = select i1 %icmp_ln80, i5 0, i5 %empty_1845

]]></Node>
<StgValue><ssdm name="select_ln79_2"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader4:20 %select_ln80_3 = select i1 %and_ln79_1, i5 %select_ln79, i5 %select_ln79_2

]]></Node>
<StgValue><ssdm name="select_ln80_3"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader4:21 %select_ln80_4 = select i1 %or_ln80, i5 2, i5 %indvars_iv_next69

]]></Node>
<StgValue><ssdm name="select_ln80_4"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader4:22 %select_ln80_5 = select i1 %or_ln80, i5 0, i5 %empty_1844

]]></Node>
<StgValue><ssdm name="select_ln80_5"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:23 %xor_ln80 = xor i1 %icmp_ln81, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln80"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:24 %or_ln80_1 = or i1 %icmp_ln80, i1 %xor_ln80

]]></Node>
<StgValue><ssdm name="or_ln80_1"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:25 %and_ln80 = and i1 %and_ln79, i1 %or_ln80_1

]]></Node>
<StgValue><ssdm name="and_ln80"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:26 %indvars_iv_next69_dup = add i5 %select_ln80, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next69_dup"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:28 %or_ln81 = or i1 %and_ln80, i1 %and_ln79_1

]]></Node>
<StgValue><ssdm name="or_ln81"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:29 %or_ln81_1 = or i1 %or_ln81, i1 %icmp_ln80

]]></Node>
<StgValue><ssdm name="or_ln81_1"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader4:30 %select_ln81 = select i1 %or_ln81_1, i5 1, i5 %k_1

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader4:31 %select_ln81_1 = select i1 %and_ln80, i5 %indvars_iv_next69_dup, i5 %select_ln80

]]></Node>
<StgValue><ssdm name="select_ln81_1"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:32 %indvars_iv_next69_mid1 = add i5 %select_ln80, i5 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next69_mid1"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader4:33 %select_ln81_2 = select i1 %and_ln80, i5 %indvars_iv_next69_mid1, i5 %select_ln80_4

]]></Node>
<StgValue><ssdm name="select_ln81_2"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader4:34 %select_ln81_3 = select i1 %and_ln80, i5 %select_ln80, i5 %select_ln80_5

]]></Node>
<StgValue><ssdm name="select_ln81_3"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4:135 %add_ln81 = add i10 %indvar_flatten, i10 1

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader4:136 %select_ln81_4 = select i1 %or_ln80, i10 1, i10 %add_ln81

]]></Node>
<StgValue><ssdm name="select_ln81_4"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4:137 %add_ln80 = add i15 %indvar_flatten24, i15 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader4:138 %select_ln80_6 = select i1 %icmp_ln80, i15 1, i15 %add_ln80

]]></Node>
<StgValue><ssdm name="select_ln80_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader4:35 %tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln80_1, i5 %select_ln81_1, i5 %select_ln81

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="15">
<![CDATA[
.preheader4:36 %zext_ln534 = zext i15 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:37 %A_V_addr_2 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="A_V_addr_2"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader4:38 %tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln80_2, i5 %select_ln81_1, i5 %select_ln81

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="15">
<![CDATA[
.preheader4:39 %zext_ln534_1 = zext i15 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln534_1"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:40 %A_V_addr_3 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_1

]]></Node>
<StgValue><ssdm name="A_V_addr_3"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="512" op_0_bw="15">
<![CDATA[
.preheader4:53 %A_V_load_1 = load i15 %A_V_addr_2

]]></Node>
<StgValue><ssdm name="A_V_load_1"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="512" op_0_bw="15">
<![CDATA[
.preheader4:57 %A_V_load_2 = load i15 %A_V_addr_3

]]></Node>
<StgValue><ssdm name="A_V_load_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader4:41 %tmp_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln80_3, i5 %select_ln81_1, i5 %select_ln81

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="15">
<![CDATA[
.preheader4:42 %zext_ln534_2 = zext i15 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln534_2"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:43 %A_V_addr_4 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_2

]]></Node>
<StgValue><ssdm name="A_V_addr_4"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader4:44 %tmp_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln80_1, i5 %select_ln81_2, i5 %select_ln81

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="15">
<![CDATA[
.preheader4:45 %zext_ln534_3 = zext i15 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln534_3"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:46 %A_V_addr_5 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_3

]]></Node>
<StgValue><ssdm name="A_V_addr_5"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="512" op_0_bw="15">
<![CDATA[
.preheader4:53 %A_V_load_1 = load i15 %A_V_addr_2

]]></Node>
<StgValue><ssdm name="A_V_load_1"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="512">
<![CDATA[
.preheader4:54 %op2 = trunc i512 %A_V_load_1

]]></Node>
<StgValue><ssdm name="op2"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="512" op_0_bw="15">
<![CDATA[
.preheader4:57 %A_V_load_2 = load i15 %A_V_addr_3

]]></Node>
<StgValue><ssdm name="A_V_load_2"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="512">
<![CDATA[
.preheader4:58 %op2_1 = trunc i512 %A_V_load_2

]]></Node>
<StgValue><ssdm name="op2_1"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="512" op_0_bw="15">
<![CDATA[
.preheader4:61 %A_V_load_3 = load i15 %A_V_addr_4

]]></Node>
<StgValue><ssdm name="A_V_load_3"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="512" op_0_bw="15">
<![CDATA[
.preheader4:66 %A_V_load_4 = load i15 %A_V_addr_5

]]></Node>
<StgValue><ssdm name="A_V_load_4"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:76 %add_ln83 = add i5 %select_ln81, i5 1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader4:47 %tmp_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln80_1, i5 %select_ln81_3, i5 %select_ln81

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="15">
<![CDATA[
.preheader4:48 %zext_ln534_4 = zext i15 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln534_4"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:49 %A_V_addr_6 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_4

]]></Node>
<StgValue><ssdm name="A_V_addr_6"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:55 %conv_i = uitodp i64 %op2

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:59 %conv_i1 = uitodp i64 %op2_1

]]></Node>
<StgValue><ssdm name="conv_i1"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="512" op_0_bw="15">
<![CDATA[
.preheader4:61 %A_V_load_3 = load i15 %A_V_addr_4

]]></Node>
<StgValue><ssdm name="A_V_load_3"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="512">
<![CDATA[
.preheader4:62 %op2_2 = trunc i512 %A_V_load_3

]]></Node>
<StgValue><ssdm name="op2_2"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="512" op_0_bw="15">
<![CDATA[
.preheader4:66 %A_V_load_4 = load i15 %A_V_addr_5

]]></Node>
<StgValue><ssdm name="A_V_load_4"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="512">
<![CDATA[
.preheader4:67 %op2_3 = trunc i512 %A_V_load_4

]]></Node>
<StgValue><ssdm name="op2_3"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="512" op_0_bw="15">
<![CDATA[
.preheader4:70 %A_V_load_5 = load i15 %A_V_addr_6

]]></Node>
<StgValue><ssdm name="A_V_load_5"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader4:77 %tmp_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln80_1, i5 %select_ln81_1, i5 %add_ln83

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="15">
<![CDATA[
.preheader4:78 %zext_ln534_5 = zext i15 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln534_5"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:79 %A_V_addr_7 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_5

]]></Node>
<StgValue><ssdm name="A_V_addr_7"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="512" op_0_bw="15">
<![CDATA[
.preheader4:80 %A_V_load_6 = load i15 %A_V_addr_7

]]></Node>
<StgValue><ssdm name="A_V_load_6"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:84 %add_ln83_1 = add i5 %select_ln81, i5 31

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="290" st_id="11" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:55 %conv_i = uitodp i64 %op2

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:59 %conv_i1 = uitodp i64 %op2_1

]]></Node>
<StgValue><ssdm name="conv_i1"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:63 %conv_i2 = uitodp i64 %op2_2

]]></Node>
<StgValue><ssdm name="conv_i2"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:68 %conv_i3 = uitodp i64 %op2_3

]]></Node>
<StgValue><ssdm name="conv_i3"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="512" op_0_bw="15">
<![CDATA[
.preheader4:70 %A_V_load_5 = load i15 %A_V_addr_6

]]></Node>
<StgValue><ssdm name="A_V_load_5"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="512">
<![CDATA[
.preheader4:71 %op2_4 = trunc i512 %A_V_load_5

]]></Node>
<StgValue><ssdm name="op2_4"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="512" op_0_bw="15">
<![CDATA[
.preheader4:80 %A_V_load_6 = load i15 %A_V_addr_7

]]></Node>
<StgValue><ssdm name="A_V_load_6"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="512">
<![CDATA[
.preheader4:81 %op2_5 = trunc i512 %A_V_load_6

]]></Node>
<StgValue><ssdm name="op2_5"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader4:85 %tmp_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln80_1, i5 %select_ln81_1, i5 %add_ln83_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="15">
<![CDATA[
.preheader4:86 %zext_ln534_6 = zext i15 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln534_6"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:87 %A_V_addr_8 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_6

]]></Node>
<StgValue><ssdm name="A_V_addr_8"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="512" op_0_bw="15">
<![CDATA[
.preheader4:88 %A_V_load_7 = load i15 %A_V_addr_8

]]></Node>
<StgValue><ssdm name="A_V_load_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="302" st_id="12" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:55 %conv_i = uitodp i64 %op2

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:59 %conv_i1 = uitodp i64 %op2_1

]]></Node>
<StgValue><ssdm name="conv_i1"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:63 %conv_i2 = uitodp i64 %op2_2

]]></Node>
<StgValue><ssdm name="conv_i2"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:68 %conv_i3 = uitodp i64 %op2_3

]]></Node>
<StgValue><ssdm name="conv_i3"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:72 %conv_i4 = uitodp i64 %op2_4

]]></Node>
<StgValue><ssdm name="conv_i4"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:82 %conv_i5 = uitodp i64 %op2_5

]]></Node>
<StgValue><ssdm name="conv_i5"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="512" op_0_bw="15">
<![CDATA[
.preheader4:88 %A_V_load_7 = load i15 %A_V_addr_8

]]></Node>
<StgValue><ssdm name="A_V_load_7"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="512">
<![CDATA[
.preheader4:89 %op2_6 = trunc i512 %A_V_load_7

]]></Node>
<StgValue><ssdm name="op2_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="310" st_id="13" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:55 %conv_i = uitodp i64 %op2

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:59 %conv_i1 = uitodp i64 %op2_1

]]></Node>
<StgValue><ssdm name="conv_i1"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:63 %conv_i2 = uitodp i64 %op2_2

]]></Node>
<StgValue><ssdm name="conv_i2"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:68 %conv_i3 = uitodp i64 %op2_3

]]></Node>
<StgValue><ssdm name="conv_i3"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:72 %conv_i4 = uitodp i64 %op2_4

]]></Node>
<StgValue><ssdm name="conv_i4"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:82 %conv_i5 = uitodp i64 %op2_5

]]></Node>
<StgValue><ssdm name="conv_i5"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:90 %conv_i6 = uitodp i64 %op2_6

]]></Node>
<StgValue><ssdm name="conv_i6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="317" st_id="14" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:55 %conv_i = uitodp i64 %op2

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:59 %conv_i1 = uitodp i64 %op2_1

]]></Node>
<StgValue><ssdm name="conv_i1"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:63 %conv_i2 = uitodp i64 %op2_2

]]></Node>
<StgValue><ssdm name="conv_i2"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:68 %conv_i3 = uitodp i64 %op2_3

]]></Node>
<StgValue><ssdm name="conv_i3"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:72 %conv_i4 = uitodp i64 %op2_4

]]></Node>
<StgValue><ssdm name="conv_i4"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:82 %conv_i5 = uitodp i64 %op2_5

]]></Node>
<StgValue><ssdm name="conv_i5"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:90 %conv_i6 = uitodp i64 %op2_6

]]></Node>
<StgValue><ssdm name="conv_i6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="324" st_id="15" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:56 %i_op_assign = dmul i64 %conv_i, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:63 %conv_i2 = uitodp i64 %op2_2

]]></Node>
<StgValue><ssdm name="conv_i2"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:68 %conv_i3 = uitodp i64 %op2_3

]]></Node>
<StgValue><ssdm name="conv_i3"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:72 %conv_i4 = uitodp i64 %op2_4

]]></Node>
<StgValue><ssdm name="conv_i4"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:82 %conv_i5 = uitodp i64 %op2_5

]]></Node>
<StgValue><ssdm name="conv_i5"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:90 %conv_i6 = uitodp i64 %op2_6

]]></Node>
<StgValue><ssdm name="conv_i6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="330" st_id="16" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:56 %i_op_assign = dmul i64 %conv_i, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:72 %conv_i4 = uitodp i64 %op2_4

]]></Node>
<StgValue><ssdm name="conv_i4"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:82 %conv_i5 = uitodp i64 %op2_5

]]></Node>
<StgValue><ssdm name="conv_i5"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:90 %conv_i6 = uitodp i64 %op2_6

]]></Node>
<StgValue><ssdm name="conv_i6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="334" st_id="17" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:56 %i_op_assign = dmul i64 %conv_i, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:90 %conv_i6 = uitodp i64 %op2_6

]]></Node>
<StgValue><ssdm name="conv_i6"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="336" st_id="18" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:56 %i_op_assign = dmul i64 %conv_i, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="337" st_id="19" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:56 %i_op_assign = dmul i64 %conv_i, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="338" st_id="20" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:56 %i_op_assign = dmul i64 %conv_i, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="339" st_id="21" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:56 %i_op_assign = dmul i64 %conv_i, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="340" st_id="22" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:56 %i_op_assign = dmul i64 %conv_i, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="341" st_id="23" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:60 %i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:69 %i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:83 %i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="344" st_id="24" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:60 %i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:69 %i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:83 %i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="347" st_id="25" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:60 %i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:69 %i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:83 %i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="350" st_id="26" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:60 %i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="351" st_id="26" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:69 %i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="352" st_id="26" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:83 %i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="353" st_id="27" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:60 %i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="354" st_id="27" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:69 %i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="355" st_id="27" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:83 %i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="356" st_id="28" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:60 %i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:69 %i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="358" st_id="28" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:83 %i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="359" st_id="29" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:60 %i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="360" st_id="29" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:69 %i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="361" st_id="29" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:83 %i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="362" st_id="30" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:60 %i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="363" st_id="30" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:69 %i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="364" st_id="30" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:83 %i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">
</state>

<state id="32" st_id="32">

<operation id="365" st_id="32" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:64 %add_i = dadd i64 %i_op_assign_1, i64 %conv_i2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="366" st_id="32" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:73 %add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>

<operation id="367" st_id="32" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:91 %add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="368" st_id="33" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:64 %add_i = dadd i64 %i_op_assign_1, i64 %conv_i2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="369" st_id="33" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:73 %add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>

<operation id="370" st_id="33" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:91 %add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="371" st_id="34" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:64 %add_i = dadd i64 %i_op_assign_1, i64 %conv_i2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="372" st_id="34" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:73 %add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>

<operation id="373" st_id="34" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:91 %add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="374" st_id="35" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:64 %add_i = dadd i64 %i_op_assign_1, i64 %conv_i2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="375" st_id="35" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:73 %add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>

<operation id="376" st_id="35" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:91 %add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="377" st_id="36" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:64 %add_i = dadd i64 %i_op_assign_1, i64 %conv_i2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="378" st_id="36" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:73 %add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>

<operation id="379" st_id="36" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:91 %add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="380" st_id="37" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:64 %add_i = dadd i64 %i_op_assign_1, i64 %conv_i2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="381" st_id="37" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:73 %add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>

<operation id="382" st_id="37" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:91 %add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="383" st_id="38" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:64 %add_i = dadd i64 %i_op_assign_1, i64 %conv_i2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="384" st_id="38" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:73 %add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>

<operation id="385" st_id="38" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:91 %add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="386" st_id="39" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:64 %add_i = dadd i64 %i_op_assign_1, i64 %conv_i2

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="387" st_id="39" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:73 %add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>

<operation id="388" st_id="39" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:91 %add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="389" st_id="40" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:65 %mul = dmul i64 %add_i, i64 0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="390" st_id="41" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:65 %mul = dmul i64 %add_i, i64 0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="391" st_id="41" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:74 %mul1 = dmul i64 %add_i1, i64 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="392" st_id="42" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:65 %mul = dmul i64 %add_i, i64 0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="393" st_id="42" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:74 %mul1 = dmul i64 %add_i1, i64 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="394" st_id="42" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:92 %mul2 = dmul i64 %add_i2, i64 0.125

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="395" st_id="43" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:65 %mul = dmul i64 %add_i, i64 0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="396" st_id="43" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:74 %mul1 = dmul i64 %add_i1, i64 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="397" st_id="43" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:92 %mul2 = dmul i64 %add_i2, i64 0.125

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="398" st_id="44" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:65 %mul = dmul i64 %add_i, i64 0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="399" st_id="44" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:74 %mul1 = dmul i64 %add_i1, i64 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="400" st_id="44" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:92 %mul2 = dmul i64 %add_i2, i64 0.125

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="401" st_id="45" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:65 %mul = dmul i64 %add_i, i64 0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="402" st_id="45" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:74 %mul1 = dmul i64 %add_i1, i64 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="403" st_id="45" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:92 %mul2 = dmul i64 %add_i2, i64 0.125

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="404" st_id="46" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:65 %mul = dmul i64 %add_i, i64 0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="405" st_id="46" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:74 %mul1 = dmul i64 %add_i1, i64 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="406" st_id="46" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:92 %mul2 = dmul i64 %add_i2, i64 0.125

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="407" st_id="47" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:65 %mul = dmul i64 %add_i, i64 0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="408" st_id="47" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:74 %mul1 = dmul i64 %add_i1, i64 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="409" st_id="47" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:92 %mul2 = dmul i64 %add_i2, i64 0.125

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="410" st_id="48" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:74 %mul1 = dmul i64 %add_i1, i64 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="411" st_id="48" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:92 %mul2 = dmul i64 %add_i2, i64 0.125

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="412" st_id="49" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:75 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="413" st_id="49" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:92 %mul2 = dmul i64 %add_i2, i64 0.125

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="414" st_id="50" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:75 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="415" st_id="51" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:75 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="416" st_id="52" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:75 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="417" st_id="53" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:75 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="418" st_id="54" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:75 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="419" st_id="55" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:75 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="420" st_id="56" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:75 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="421" st_id="57" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:93 %i_op_assign_4 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="422" st_id="58" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:93 %i_op_assign_4 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="423" st_id="59" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:93 %i_op_assign_4 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="424" st_id="60" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:93 %i_op_assign_4 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="425" st_id="61" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:93 %i_op_assign_4 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="426" st_id="62" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:93 %i_op_assign_4 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="427" st_id="63" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:93 %i_op_assign_4 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="428" st_id="64" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:93 %i_op_assign_4 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="429" st_id="65" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:94 %val = dadd i64 %i_op_assign_4, i64 %conv_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="430" st_id="66" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:94 %val = dadd i64 %i_op_assign_4, i64 %conv_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="431" st_id="67" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:94 %val = dadd i64 %i_op_assign_4, i64 %conv_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="432" st_id="68" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:94 %val = dadd i64 %i_op_assign_4, i64 %conv_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="433" st_id="69" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:94 %val = dadd i64 %i_op_assign_4, i64 %conv_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="434" st_id="70" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:94 %val = dadd i64 %i_op_assign_4, i64 %conv_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="435" st_id="71" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:94 %val = dadd i64 %i_op_assign_4, i64 %conv_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="436" st_id="72" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4:94 %val = dadd i64 %i_op_assign_4, i64 %conv_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="437" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64">
<![CDATA[
.preheader4:95 %reg = bitcast i64 %val

]]></Node>
<StgValue><ssdm name="reg"/></StgValue>
</operation>

<operation id="438" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="63" op_0_bw="64">
<![CDATA[
.preheader4:96 %trunc_ln306 = trunc i64 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln306"/></StgValue>
</operation>

<operation id="439" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader4:97 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="440" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4:98 %exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp"/></StgValue>
</operation>

<operation id="441" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="11">
<![CDATA[
.preheader4:99 %zext_ln311 = zext i11 %exp

]]></Node>
<StgValue><ssdm name="zext_ln311"/></StgValue>
</operation>

<operation id="442" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="52" op_0_bw="64">
<![CDATA[
.preheader4:100 %trunc_ln315 = trunc i64 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln315"/></StgValue>
</operation>

<operation id="443" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader4:102 %icmp_ln323 = icmp_eq  i63 %trunc_ln306, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="444" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader4:103 %sh_amt = sub i12 1075, i12 %zext_ln311

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="445" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="12">
<![CDATA[
.preheader4:104 %trunc_ln326 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln326"/></StgValue>
</operation>

<operation id="446" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader4:105 %icmp_ln327 = icmp_eq  i11 %exp, i11 1075

]]></Node>
<StgValue><ssdm name="icmp_ln327"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="447" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.preheader4:101 %p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="448" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader4:107 %icmp_ln329 = icmp_sgt  i12 %sh_amt, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln329"/></StgValue>
</operation>

<operation id="449" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader4:108 %icmp_ln330 = icmp_slt  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln330"/></StgValue>
</operation>

<operation id="450" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="12">
<![CDATA[
.preheader4:111 %trunc_ln331 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln331"/></StgValue>
</operation>

<operation id="451" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="53" op_0_bw="6">
<![CDATA[
.preheader4:112 %trunc_ln331cast = zext i6 %trunc_ln331

]]></Node>
<StgValue><ssdm name="trunc_ln331cast"/></StgValue>
</operation>

<operation id="452" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.preheader4:113 %lshr_ln331 = lshr i53 %p_Result_1, i53 %trunc_ln331cast

]]></Node>
<StgValue><ssdm name="lshr_ln331"/></StgValue>
</operation>

<operation id="453" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:116 %xor_ln323 = xor i1 %icmp_ln323, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln323"/></StgValue>
</operation>

<operation id="454" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:117 %and_ln327 = and i1 %icmp_ln327, i1 %xor_ln323

]]></Node>
<StgValue><ssdm name="and_ln327"/></StgValue>
</operation>

<operation id="455" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
.preheader4:118 %select_ln327 = select i1 %and_ln327, i53 %p_Result_1, i53 0

]]></Node>
<StgValue><ssdm name="select_ln327"/></StgValue>
</operation>

<operation id="456" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:119 %or_ln327 = or i1 %icmp_ln323, i1 %icmp_ln327

]]></Node>
<StgValue><ssdm name="or_ln327"/></StgValue>
</operation>

<operation id="457" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:120 %xor_ln327 = xor i1 %or_ln327, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln327"/></StgValue>
</operation>

<operation id="458" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:121 %and_ln329 = and i1 %icmp_ln329, i1 %xor_ln327

]]></Node>
<StgValue><ssdm name="and_ln329"/></StgValue>
</operation>

<operation id="459" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:122 %and_ln330 = and i1 %and_ln329, i1 %icmp_ln330

]]></Node>
<StgValue><ssdm name="and_ln330"/></StgValue>
</operation>

<operation id="460" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
.preheader4:123 %select_ln330 = select i1 %and_ln330, i53 %lshr_ln331, i53 %select_ln327

]]></Node>
<StgValue><ssdm name="select_ln330"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="461" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="512" op_0_bw="53">
<![CDATA[
.preheader4:106 %zext_ln328 = zext i53 %p_Result_1

]]></Node>
<StgValue><ssdm name="zext_ln328"/></StgValue>
</operation>

<operation id="462" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4:109 %sh_amt_1 = sub i10 0, i10 %trunc_ln326

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="463" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
.preheader4:110 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sh_amt_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="464" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="512" op_0_bw="10">
<![CDATA[
.preheader4:114 %zext_ln339 = zext i10 %sh_amt_1

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="465" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader4:115 %shl_ln339 = shl i512 %zext_ln328, i512 %zext_ln339

]]></Node>
<StgValue><ssdm name="shl_ln339"/></StgValue>
</operation>

<operation id="466" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="512" op_0_bw="53">
<![CDATA[
.preheader4:124 %zext_ln329 = zext i53 %select_ln330

]]></Node>
<StgValue><ssdm name="zext_ln329"/></StgValue>
</operation>

<operation id="467" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:125 %or_ln329 = or i1 %or_ln327, i1 %icmp_ln329

]]></Node>
<StgValue><ssdm name="or_ln329"/></StgValue>
</operation>

<operation id="468" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:126 %or_ln337 = or i1 %tmp_8, i1 %or_ln329

]]></Node>
<StgValue><ssdm name="or_ln337"/></StgValue>
</operation>

<operation id="469" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader4:127 %select_ln337 = select i1 %or_ln337, i512 %zext_ln329, i512 %shl_ln339

]]></Node>
<StgValue><ssdm name="select_ln337"/></StgValue>
</operation>

<operation id="470" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:128 %xor_ln330 = xor i1 %icmp_ln330, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln330"/></StgValue>
</operation>

<operation id="471" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:129 %and_ln330_1 = and i1 %and_ln329, i1 %xor_ln330

]]></Node>
<StgValue><ssdm name="and_ln330_1"/></StgValue>
</operation>

<operation id="472" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4:130 %or_ln330 = or i1 %and_ln330_1, i1 %icmp_ln323

]]></Node>
<StgValue><ssdm name="or_ln330"/></StgValue>
</operation>

<operation id="473" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader4:131 %select_ln330_1 = select i1 %or_ln330, i512 0, i512 %select_ln337

]]></Node>
<StgValue><ssdm name="select_ln330_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="474" st_id="76" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader4:132 %sub_ln455 = sub i512 0, i512 %select_ln330_1

]]></Node>
<StgValue><ssdm name="sub_ln455"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="475" st_id="77" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader4:132 %sub_ln455 = sub i512 0, i512 %select_ln330_1

]]></Node>
<StgValue><ssdm name="sub_ln455"/></StgValue>
</operation>

<operation id="476" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader4:133 %select_ln345 = select i1 %p_Result_s, i512 %sub_ln455, i512 %select_ln330_1

]]></Node>
<StgValue><ssdm name="select_ln345"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="477" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader4:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_heat_x1_loop_4_nondf_kernel_heat_x1_loop_6_nondf_kernel_heat_x1_loop_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="478" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 270000, i64 270000, i64 270000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="479" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader4:10 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_heat_x1_loop_5_nondf_kernel_heat_x1_loop_6_nondf_kernel_heat_x1_loop_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="480" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader4:27 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_heat_x1_loop_6_nondf_kernel_heat_x1_loop_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="481" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:50 %B_V_addr_9 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="B_V_addr_9"/></StgValue>
</operation>

<operation id="482" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader4:51 %specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln66"/></StgValue>
</operation>

<operation id="483" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader4:52 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1437

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="484" st_id="78" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="512" op_1_bw="15">
<![CDATA[
.preheader4:134 %store_ln83 = store i512 %select_ln345, i15 %B_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="485" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
.preheader4:139 %br_ln0 = br void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="486" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader.preheader:0 %br_ln66 = br void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="487" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
.preheader3.preheader:0 %indvar_flatten136 = phi i19 %add_ln88, void %.preheader3, i19 0, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten136"/></StgValue>
</operation>

<operation id="488" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader3.preheader:1 %indvar_flatten98 = phi i15 %select_ln89_6, void %.preheader3, i15 0, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten98"/></StgValue>
</operation>

<operation id="489" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader3.preheader:2 %i_3 = phi i5 %select_ln89_1, void %.preheader3, i5 1, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="490" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader3.preheader:3 %indvar_flatten73 = phi i10 %select_ln90_4, void %.preheader3, i10 0, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten73"/></StgValue>
</operation>

<operation id="491" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader3.preheader:4 %j_3 = phi i5 %select_ln90_1, void %.preheader3, i5 1, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="492" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader3.preheader:5 %k_2 = phi i5 %add_ln92, void %.preheader3, i5 1, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="493" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader3.preheader:6 %add_ln88 = add i19 %indvar_flatten136, i19 1

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="494" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3.preheader:7 %indvars_iv_next56 = add i5 %j_3, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next56"/></StgValue>
</operation>

<operation id="495" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3.preheader:8 %empty_1846 = add i5 %j_3, i5 31

]]></Node>
<StgValue><ssdm name="empty_1846"/></StgValue>
</operation>

<operation id="496" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader3.preheader:9 %icmp_ln88 = icmp_eq  i19 %indvar_flatten136, i19 270000

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="497" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.preheader:10 %br_ln88 = br i1 %icmp_ln88, void %.preheader3, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="498" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader3:2 %icmp_ln89 = icmp_eq  i15 %indvar_flatten98, i15 27000

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="499" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader3:3 %select_ln88 = select i1 %icmp_ln89, i5 1, i5 %i_3

]]></Node>
<StgValue><ssdm name="select_ln88"/></StgValue>
</operation>

<operation id="500" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:4 %xor_ln88 = xor i1 %icmp_ln89, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88"/></StgValue>
</operation>

<operation id="501" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:5 %icmp_ln91 = icmp_eq  i5 %k_2, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="502" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:6 %and_ln88 = and i1 %icmp_ln91, i1 %xor_ln88

]]></Node>
<StgValue><ssdm name="and_ln88"/></StgValue>
</operation>

<operation id="503" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader3:7 %icmp_ln90 = icmp_eq  i10 %indvar_flatten73, i10 900

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="504" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:8 %and_ln88_1 = and i1 %icmp_ln90, i1 %xor_ln88

]]></Node>
<StgValue><ssdm name="and_ln88_1"/></StgValue>
</operation>

<operation id="505" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:9 %indvars_iv_next60_dup = add i5 %select_ln88, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next60_dup"/></StgValue>
</operation>

<operation id="506" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:11 %or_ln89 = or i1 %and_ln88_1, i1 %icmp_ln89

]]></Node>
<StgValue><ssdm name="or_ln89"/></StgValue>
</operation>

<operation id="507" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader3:12 %select_ln89 = select i1 %or_ln89, i5 1, i5 %j_3

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="508" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader3:13 %select_ln89_1 = select i1 %and_ln88_1, i5 %indvars_iv_next60_dup, i5 %select_ln88

]]></Node>
<StgValue><ssdm name="select_ln89_1"/></StgValue>
</operation>

<operation id="509" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:14 %indvars_iv_next60_mid1 = add i5 %select_ln88, i5 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next60_mid1"/></StgValue>
</operation>

<operation id="510" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:15 %indvars_iv_next60171 = add i5 %i_3, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next60171"/></StgValue>
</operation>

<operation id="511" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader3:16 %select_ln88_1 = select i1 %icmp_ln89, i5 2, i5 %indvars_iv_next60171

]]></Node>
<StgValue><ssdm name="select_ln88_1"/></StgValue>
</operation>

<operation id="512" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader3:17 %select_ln89_2 = select i1 %and_ln88_1, i5 %indvars_iv_next60_mid1, i5 %select_ln88_1

]]></Node>
<StgValue><ssdm name="select_ln89_2"/></StgValue>
</operation>

<operation id="513" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:18 %empty_1847 = add i5 %i_3, i5 31

]]></Node>
<StgValue><ssdm name="empty_1847"/></StgValue>
</operation>

<operation id="514" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader3:19 %select_ln88_2 = select i1 %icmp_ln89, i5 0, i5 %empty_1847

]]></Node>
<StgValue><ssdm name="select_ln88_2"/></StgValue>
</operation>

<operation id="515" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader3:20 %select_ln89_3 = select i1 %and_ln88_1, i5 %select_ln88, i5 %select_ln88_2

]]></Node>
<StgValue><ssdm name="select_ln89_3"/></StgValue>
</operation>

<operation id="516" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader3:21 %select_ln89_4 = select i1 %or_ln89, i5 2, i5 %indvars_iv_next56

]]></Node>
<StgValue><ssdm name="select_ln89_4"/></StgValue>
</operation>

<operation id="517" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader3:22 %select_ln89_5 = select i1 %or_ln89, i5 0, i5 %empty_1846

]]></Node>
<StgValue><ssdm name="select_ln89_5"/></StgValue>
</operation>

<operation id="518" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:23 %xor_ln89 = xor i1 %icmp_ln90, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89"/></StgValue>
</operation>

<operation id="519" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:24 %or_ln89_1 = or i1 %icmp_ln89, i1 %xor_ln89

]]></Node>
<StgValue><ssdm name="or_ln89_1"/></StgValue>
</operation>

<operation id="520" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:25 %and_ln89 = and i1 %and_ln88, i1 %or_ln89_1

]]></Node>
<StgValue><ssdm name="and_ln89"/></StgValue>
</operation>

<operation id="521" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:26 %indvars_iv_next56_dup = add i5 %select_ln89, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next56_dup"/></StgValue>
</operation>

<operation id="522" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:28 %or_ln90 = or i1 %and_ln89, i1 %and_ln88_1

]]></Node>
<StgValue><ssdm name="or_ln90"/></StgValue>
</operation>

<operation id="523" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:29 %or_ln90_1 = or i1 %or_ln90, i1 %icmp_ln89

]]></Node>
<StgValue><ssdm name="or_ln90_1"/></StgValue>
</operation>

<operation id="524" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader3:30 %select_ln90 = select i1 %or_ln90_1, i5 1, i5 %k_2

]]></Node>
<StgValue><ssdm name="select_ln90"/></StgValue>
</operation>

<operation id="525" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader3:31 %select_ln90_1 = select i1 %and_ln89, i5 %indvars_iv_next56_dup, i5 %select_ln89

]]></Node>
<StgValue><ssdm name="select_ln90_1"/></StgValue>
</operation>

<operation id="526" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:32 %indvars_iv_next56_mid1 = add i5 %select_ln89, i5 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next56_mid1"/></StgValue>
</operation>

<operation id="527" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader3:33 %select_ln90_2 = select i1 %and_ln89, i5 %indvars_iv_next56_mid1, i5 %select_ln89_4

]]></Node>
<StgValue><ssdm name="select_ln90_2"/></StgValue>
</operation>

<operation id="528" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader3:34 %select_ln90_3 = select i1 %and_ln89, i5 %select_ln89, i5 %select_ln89_5

]]></Node>
<StgValue><ssdm name="select_ln90_3"/></StgValue>
</operation>

<operation id="529" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader3:135 %add_ln90 = add i10 %indvar_flatten73, i10 1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="530" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader3:136 %select_ln90_4 = select i1 %or_ln89, i10 1, i10 %add_ln90

]]></Node>
<StgValue><ssdm name="select_ln90_4"/></StgValue>
</operation>

<operation id="531" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader3:137 %add_ln89 = add i15 %indvar_flatten98, i15 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="532" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader3:138 %select_ln89_6 = select i1 %icmp_ln89, i15 1, i15 %add_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_6"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="533" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader3:35 %tmp_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln89_1, i5 %select_ln90_1, i5 %select_ln90

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="534" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="15">
<![CDATA[
.preheader3:36 %zext_ln92 = zext i15 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="535" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3:38 %B_V_addr_2 = getelementptr i512 %B_V, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="B_V_addr_2"/></StgValue>
</operation>

<operation id="536" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader3:39 %tmp_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln89_2, i5 %select_ln90_1, i5 %select_ln90

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="537" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="15">
<![CDATA[
.preheader3:40 %zext_ln534_7 = zext i15 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln534_7"/></StgValue>
</operation>

<operation id="538" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3:41 %B_V_addr_3 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_7

]]></Node>
<StgValue><ssdm name="B_V_addr_3"/></StgValue>
</operation>

<operation id="539" st_id="81" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="512" op_0_bw="15">
<![CDATA[
.preheader3:53 %B_V_load_1 = load i15 %B_V_addr_2

]]></Node>
<StgValue><ssdm name="B_V_load_1"/></StgValue>
</operation>

<operation id="540" st_id="81" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="512" op_0_bw="15">
<![CDATA[
.preheader3:57 %B_V_load_2 = load i15 %B_V_addr_3

]]></Node>
<StgValue><ssdm name="B_V_load_2"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="541" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader3:42 %tmp_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln89_3, i5 %select_ln90_1, i5 %select_ln90

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="542" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="15">
<![CDATA[
.preheader3:43 %zext_ln534_8 = zext i15 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln534_8"/></StgValue>
</operation>

<operation id="543" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3:44 %B_V_addr_4 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_8

]]></Node>
<StgValue><ssdm name="B_V_addr_4"/></StgValue>
</operation>

<operation id="544" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader3:45 %tmp_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln89_1, i5 %select_ln90_2, i5 %select_ln90

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="545" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="15">
<![CDATA[
.preheader3:46 %zext_ln534_9 = zext i15 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln534_9"/></StgValue>
</operation>

<operation id="546" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3:47 %B_V_addr_5 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_9

]]></Node>
<StgValue><ssdm name="B_V_addr_5"/></StgValue>
</operation>

<operation id="547" st_id="82" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="512" op_0_bw="15">
<![CDATA[
.preheader3:53 %B_V_load_1 = load i15 %B_V_addr_2

]]></Node>
<StgValue><ssdm name="B_V_load_1"/></StgValue>
</operation>

<operation id="548" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="512">
<![CDATA[
.preheader3:54 %op2_7 = trunc i512 %B_V_load_1

]]></Node>
<StgValue><ssdm name="op2_7"/></StgValue>
</operation>

<operation id="549" st_id="82" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="512" op_0_bw="15">
<![CDATA[
.preheader3:57 %B_V_load_2 = load i15 %B_V_addr_3

]]></Node>
<StgValue><ssdm name="B_V_load_2"/></StgValue>
</operation>

<operation id="550" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="512">
<![CDATA[
.preheader3:58 %op2_8 = trunc i512 %B_V_load_2

]]></Node>
<StgValue><ssdm name="op2_8"/></StgValue>
</operation>

<operation id="551" st_id="82" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="512" op_0_bw="15">
<![CDATA[
.preheader3:61 %B_V_load_3 = load i15 %B_V_addr_4

]]></Node>
<StgValue><ssdm name="B_V_load_3"/></StgValue>
</operation>

<operation id="552" st_id="82" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="512" op_0_bw="15">
<![CDATA[
.preheader3:66 %B_V_load_4 = load i15 %B_V_addr_5

]]></Node>
<StgValue><ssdm name="B_V_load_4"/></StgValue>
</operation>

<operation id="553" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:76 %add_ln92 = add i5 %select_ln90, i5 1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="554" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader3:48 %tmp_13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln89_1, i5 %select_ln90_3, i5 %select_ln90

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="555" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="15">
<![CDATA[
.preheader3:49 %zext_ln534_10 = zext i15 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln534_10"/></StgValue>
</operation>

<operation id="556" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3:50 %B_V_addr_6 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_10

]]></Node>
<StgValue><ssdm name="B_V_addr_6"/></StgValue>
</operation>

<operation id="557" st_id="83" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:55 %conv_i7 = uitodp i64 %op2_7

]]></Node>
<StgValue><ssdm name="conv_i7"/></StgValue>
</operation>

<operation id="558" st_id="83" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:59 %conv_i8 = uitodp i64 %op2_8

]]></Node>
<StgValue><ssdm name="conv_i8"/></StgValue>
</operation>

<operation id="559" st_id="83" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="512" op_0_bw="15">
<![CDATA[
.preheader3:61 %B_V_load_3 = load i15 %B_V_addr_4

]]></Node>
<StgValue><ssdm name="B_V_load_3"/></StgValue>
</operation>

<operation id="560" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="512">
<![CDATA[
.preheader3:62 %op2_9 = trunc i512 %B_V_load_3

]]></Node>
<StgValue><ssdm name="op2_9"/></StgValue>
</operation>

<operation id="561" st_id="83" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="512" op_0_bw="15">
<![CDATA[
.preheader3:66 %B_V_load_4 = load i15 %B_V_addr_5

]]></Node>
<StgValue><ssdm name="B_V_load_4"/></StgValue>
</operation>

<operation id="562" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="512">
<![CDATA[
.preheader3:67 %op2_10 = trunc i512 %B_V_load_4

]]></Node>
<StgValue><ssdm name="op2_10"/></StgValue>
</operation>

<operation id="563" st_id="83" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="512" op_0_bw="15">
<![CDATA[
.preheader3:70 %B_V_load_5 = load i15 %B_V_addr_6

]]></Node>
<StgValue><ssdm name="B_V_load_5"/></StgValue>
</operation>

<operation id="564" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader3:77 %tmp_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln89_1, i5 %select_ln90_1, i5 %add_ln92

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="565" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="15">
<![CDATA[
.preheader3:78 %zext_ln534_11 = zext i15 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln534_11"/></StgValue>
</operation>

<operation id="566" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3:79 %B_V_addr_7 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_11

]]></Node>
<StgValue><ssdm name="B_V_addr_7"/></StgValue>
</operation>

<operation id="567" st_id="83" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="512" op_0_bw="15">
<![CDATA[
.preheader3:80 %B_V_load_6 = load i15 %B_V_addr_7

]]></Node>
<StgValue><ssdm name="B_V_load_6"/></StgValue>
</operation>

<operation id="568" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:84 %add_ln92_1 = add i5 %select_ln90, i5 31

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="569" st_id="84" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:55 %conv_i7 = uitodp i64 %op2_7

]]></Node>
<StgValue><ssdm name="conv_i7"/></StgValue>
</operation>

<operation id="570" st_id="84" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:59 %conv_i8 = uitodp i64 %op2_8

]]></Node>
<StgValue><ssdm name="conv_i8"/></StgValue>
</operation>

<operation id="571" st_id="84" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:63 %conv_i9 = uitodp i64 %op2_9

]]></Node>
<StgValue><ssdm name="conv_i9"/></StgValue>
</operation>

<operation id="572" st_id="84" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:68 %conv_i10 = uitodp i64 %op2_10

]]></Node>
<StgValue><ssdm name="conv_i10"/></StgValue>
</operation>

<operation id="573" st_id="84" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="512" op_0_bw="15">
<![CDATA[
.preheader3:70 %B_V_load_5 = load i15 %B_V_addr_6

]]></Node>
<StgValue><ssdm name="B_V_load_5"/></StgValue>
</operation>

<operation id="574" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="512">
<![CDATA[
.preheader3:71 %op2_11 = trunc i512 %B_V_load_5

]]></Node>
<StgValue><ssdm name="op2_11"/></StgValue>
</operation>

<operation id="575" st_id="84" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="512" op_0_bw="15">
<![CDATA[
.preheader3:80 %B_V_load_6 = load i15 %B_V_addr_7

]]></Node>
<StgValue><ssdm name="B_V_load_6"/></StgValue>
</operation>

<operation id="576" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="512">
<![CDATA[
.preheader3:81 %op2_12 = trunc i512 %B_V_load_6

]]></Node>
<StgValue><ssdm name="op2_12"/></StgValue>
</operation>

<operation id="577" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader3:85 %tmp_15 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln89_1, i5 %select_ln90_1, i5 %add_ln92_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="578" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="15">
<![CDATA[
.preheader3:86 %zext_ln534_12 = zext i15 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln534_12"/></StgValue>
</operation>

<operation id="579" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3:87 %B_V_addr_8 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_12

]]></Node>
<StgValue><ssdm name="B_V_addr_8"/></StgValue>
</operation>

<operation id="580" st_id="84" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="512" op_0_bw="15">
<![CDATA[
.preheader3:88 %B_V_load_7 = load i15 %B_V_addr_8

]]></Node>
<StgValue><ssdm name="B_V_load_7"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="581" st_id="85" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:55 %conv_i7 = uitodp i64 %op2_7

]]></Node>
<StgValue><ssdm name="conv_i7"/></StgValue>
</operation>

<operation id="582" st_id="85" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:59 %conv_i8 = uitodp i64 %op2_8

]]></Node>
<StgValue><ssdm name="conv_i8"/></StgValue>
</operation>

<operation id="583" st_id="85" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:63 %conv_i9 = uitodp i64 %op2_9

]]></Node>
<StgValue><ssdm name="conv_i9"/></StgValue>
</operation>

<operation id="584" st_id="85" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:68 %conv_i10 = uitodp i64 %op2_10

]]></Node>
<StgValue><ssdm name="conv_i10"/></StgValue>
</operation>

<operation id="585" st_id="85" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:72 %conv_i11 = uitodp i64 %op2_11

]]></Node>
<StgValue><ssdm name="conv_i11"/></StgValue>
</operation>

<operation id="586" st_id="85" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:82 %conv_i12 = uitodp i64 %op2_12

]]></Node>
<StgValue><ssdm name="conv_i12"/></StgValue>
</operation>

<operation id="587" st_id="85" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="512" op_0_bw="15">
<![CDATA[
.preheader3:88 %B_V_load_7 = load i15 %B_V_addr_8

]]></Node>
<StgValue><ssdm name="B_V_load_7"/></StgValue>
</operation>

<operation id="588" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="512">
<![CDATA[
.preheader3:89 %op2_13 = trunc i512 %B_V_load_7

]]></Node>
<StgValue><ssdm name="op2_13"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="589" st_id="86" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:55 %conv_i7 = uitodp i64 %op2_7

]]></Node>
<StgValue><ssdm name="conv_i7"/></StgValue>
</operation>

<operation id="590" st_id="86" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:59 %conv_i8 = uitodp i64 %op2_8

]]></Node>
<StgValue><ssdm name="conv_i8"/></StgValue>
</operation>

<operation id="591" st_id="86" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:63 %conv_i9 = uitodp i64 %op2_9

]]></Node>
<StgValue><ssdm name="conv_i9"/></StgValue>
</operation>

<operation id="592" st_id="86" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:68 %conv_i10 = uitodp i64 %op2_10

]]></Node>
<StgValue><ssdm name="conv_i10"/></StgValue>
</operation>

<operation id="593" st_id="86" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:72 %conv_i11 = uitodp i64 %op2_11

]]></Node>
<StgValue><ssdm name="conv_i11"/></StgValue>
</operation>

<operation id="594" st_id="86" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:82 %conv_i12 = uitodp i64 %op2_12

]]></Node>
<StgValue><ssdm name="conv_i12"/></StgValue>
</operation>

<operation id="595" st_id="86" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:90 %conv_i13 = uitodp i64 %op2_13

]]></Node>
<StgValue><ssdm name="conv_i13"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="596" st_id="87" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:55 %conv_i7 = uitodp i64 %op2_7

]]></Node>
<StgValue><ssdm name="conv_i7"/></StgValue>
</operation>

<operation id="597" st_id="87" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:59 %conv_i8 = uitodp i64 %op2_8

]]></Node>
<StgValue><ssdm name="conv_i8"/></StgValue>
</operation>

<operation id="598" st_id="87" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:63 %conv_i9 = uitodp i64 %op2_9

]]></Node>
<StgValue><ssdm name="conv_i9"/></StgValue>
</operation>

<operation id="599" st_id="87" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:68 %conv_i10 = uitodp i64 %op2_10

]]></Node>
<StgValue><ssdm name="conv_i10"/></StgValue>
</operation>

<operation id="600" st_id="87" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:72 %conv_i11 = uitodp i64 %op2_11

]]></Node>
<StgValue><ssdm name="conv_i11"/></StgValue>
</operation>

<operation id="601" st_id="87" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:82 %conv_i12 = uitodp i64 %op2_12

]]></Node>
<StgValue><ssdm name="conv_i12"/></StgValue>
</operation>

<operation id="602" st_id="87" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:90 %conv_i13 = uitodp i64 %op2_13

]]></Node>
<StgValue><ssdm name="conv_i13"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="603" st_id="88" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:56 %i_op_assign_5 = dmul i64 %conv_i7, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="604" st_id="88" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:63 %conv_i9 = uitodp i64 %op2_9

]]></Node>
<StgValue><ssdm name="conv_i9"/></StgValue>
</operation>

<operation id="605" st_id="88" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:68 %conv_i10 = uitodp i64 %op2_10

]]></Node>
<StgValue><ssdm name="conv_i10"/></StgValue>
</operation>

<operation id="606" st_id="88" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:72 %conv_i11 = uitodp i64 %op2_11

]]></Node>
<StgValue><ssdm name="conv_i11"/></StgValue>
</operation>

<operation id="607" st_id="88" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:82 %conv_i12 = uitodp i64 %op2_12

]]></Node>
<StgValue><ssdm name="conv_i12"/></StgValue>
</operation>

<operation id="608" st_id="88" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:90 %conv_i13 = uitodp i64 %op2_13

]]></Node>
<StgValue><ssdm name="conv_i13"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="609" st_id="89" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:56 %i_op_assign_5 = dmul i64 %conv_i7, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="610" st_id="89" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:72 %conv_i11 = uitodp i64 %op2_11

]]></Node>
<StgValue><ssdm name="conv_i11"/></StgValue>
</operation>

<operation id="611" st_id="89" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:82 %conv_i12 = uitodp i64 %op2_12

]]></Node>
<StgValue><ssdm name="conv_i12"/></StgValue>
</operation>

<operation id="612" st_id="89" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:90 %conv_i13 = uitodp i64 %op2_13

]]></Node>
<StgValue><ssdm name="conv_i13"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="613" st_id="90" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:56 %i_op_assign_5 = dmul i64 %conv_i7, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="614" st_id="90" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:90 %conv_i13 = uitodp i64 %op2_13

]]></Node>
<StgValue><ssdm name="conv_i13"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="615" st_id="91" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:56 %i_op_assign_5 = dmul i64 %conv_i7, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="616" st_id="92" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:56 %i_op_assign_5 = dmul i64 %conv_i7, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="617" st_id="93" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:56 %i_op_assign_5 = dmul i64 %conv_i7, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="618" st_id="94" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:56 %i_op_assign_5 = dmul i64 %conv_i7, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="619" st_id="95" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:56 %i_op_assign_5 = dmul i64 %conv_i7, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="620" st_id="96" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:60 %i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="621" st_id="96" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:69 %i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="622" st_id="96" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:83 %i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="623" st_id="97" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:60 %i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="624" st_id="97" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:69 %i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="625" st_id="97" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:83 %i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="626" st_id="98" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:60 %i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="627" st_id="98" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:69 %i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="628" st_id="98" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:83 %i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="629" st_id="99" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:60 %i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="630" st_id="99" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:69 %i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="631" st_id="99" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:83 %i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="632" st_id="100" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:60 %i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="633" st_id="100" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:69 %i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="634" st_id="100" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:83 %i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="635" st_id="101" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:60 %i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="636" st_id="101" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:69 %i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="637" st_id="101" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:83 %i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="638" st_id="102" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:60 %i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="639" st_id="102" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:69 %i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="640" st_id="102" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:83 %i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="641" st_id="103" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:60 %i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="642" st_id="103" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:69 %i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="643" st_id="103" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:83 %i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">
</state>

<state id="105" st_id="105">

<operation id="644" st_id="105" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:64 %add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9

]]></Node>
<StgValue><ssdm name="add_i4"/></StgValue>
</operation>

<operation id="645" st_id="105" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:73 %add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>

<operation id="646" st_id="105" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:91 %add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="647" st_id="106" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:64 %add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9

]]></Node>
<StgValue><ssdm name="add_i4"/></StgValue>
</operation>

<operation id="648" st_id="106" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:73 %add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>

<operation id="649" st_id="106" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:91 %add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="650" st_id="107" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:64 %add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9

]]></Node>
<StgValue><ssdm name="add_i4"/></StgValue>
</operation>

<operation id="651" st_id="107" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:73 %add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>

<operation id="652" st_id="107" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:91 %add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="653" st_id="108" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:64 %add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9

]]></Node>
<StgValue><ssdm name="add_i4"/></StgValue>
</operation>

<operation id="654" st_id="108" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:73 %add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>

<operation id="655" st_id="108" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:91 %add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="656" st_id="109" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:64 %add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9

]]></Node>
<StgValue><ssdm name="add_i4"/></StgValue>
</operation>

<operation id="657" st_id="109" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:73 %add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>

<operation id="658" st_id="109" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:91 %add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="659" st_id="110" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:64 %add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9

]]></Node>
<StgValue><ssdm name="add_i4"/></StgValue>
</operation>

<operation id="660" st_id="110" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:73 %add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>

<operation id="661" st_id="110" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:91 %add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="662" st_id="111" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:64 %add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9

]]></Node>
<StgValue><ssdm name="add_i4"/></StgValue>
</operation>

<operation id="663" st_id="111" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:73 %add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>

<operation id="664" st_id="111" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:91 %add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="665" st_id="112" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:64 %add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9

]]></Node>
<StgValue><ssdm name="add_i4"/></StgValue>
</operation>

<operation id="666" st_id="112" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:73 %add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>

<operation id="667" st_id="112" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:91 %add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="668" st_id="113" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:65 %mul3 = dmul i64 %add_i4, i64 0.125

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="669" st_id="114" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:65 %mul3 = dmul i64 %add_i4, i64 0.125

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="670" st_id="114" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:74 %mul4 = dmul i64 %add_i5, i64 0.125

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="671" st_id="115" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:65 %mul3 = dmul i64 %add_i4, i64 0.125

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="672" st_id="115" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:74 %mul4 = dmul i64 %add_i5, i64 0.125

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="673" st_id="115" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:92 %mul5 = dmul i64 %add_i6, i64 0.125

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="674" st_id="116" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:65 %mul3 = dmul i64 %add_i4, i64 0.125

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="675" st_id="116" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:74 %mul4 = dmul i64 %add_i5, i64 0.125

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="676" st_id="116" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:92 %mul5 = dmul i64 %add_i6, i64 0.125

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="677" st_id="117" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:65 %mul3 = dmul i64 %add_i4, i64 0.125

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="678" st_id="117" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:74 %mul4 = dmul i64 %add_i5, i64 0.125

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="679" st_id="117" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:92 %mul5 = dmul i64 %add_i6, i64 0.125

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="680" st_id="118" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:65 %mul3 = dmul i64 %add_i4, i64 0.125

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="681" st_id="118" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:74 %mul4 = dmul i64 %add_i5, i64 0.125

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="682" st_id="118" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:92 %mul5 = dmul i64 %add_i6, i64 0.125

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="683" st_id="119" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:65 %mul3 = dmul i64 %add_i4, i64 0.125

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="684" st_id="119" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:74 %mul4 = dmul i64 %add_i5, i64 0.125

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="685" st_id="119" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:92 %mul5 = dmul i64 %add_i6, i64 0.125

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="686" st_id="120" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:65 %mul3 = dmul i64 %add_i4, i64 0.125

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="687" st_id="120" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:74 %mul4 = dmul i64 %add_i5, i64 0.125

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="688" st_id="120" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:92 %mul5 = dmul i64 %add_i6, i64 0.125

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="689" st_id="121" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:74 %mul4 = dmul i64 %add_i5, i64 0.125

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="690" st_id="121" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:92 %mul5 = dmul i64 %add_i6, i64 0.125

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="691" st_id="122" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:75 %add2 = dadd i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="692" st_id="122" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:92 %mul5 = dmul i64 %add_i6, i64 0.125

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="693" st_id="123" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:75 %add2 = dadd i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="694" st_id="124" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:75 %add2 = dadd i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="695" st_id="125" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:75 %add2 = dadd i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="696" st_id="126" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:75 %add2 = dadd i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="697" st_id="127" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:75 %add2 = dadd i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="698" st_id="128" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:75 %add2 = dadd i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="699" st_id="129" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:75 %add2 = dadd i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="700" st_id="130" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:93 %i_op_assign_9 = dadd i64 %add2, i64 %mul5

]]></Node>
<StgValue><ssdm name="i_op_assign_9"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="701" st_id="131" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:93 %i_op_assign_9 = dadd i64 %add2, i64 %mul5

]]></Node>
<StgValue><ssdm name="i_op_assign_9"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="702" st_id="132" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:93 %i_op_assign_9 = dadd i64 %add2, i64 %mul5

]]></Node>
<StgValue><ssdm name="i_op_assign_9"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="703" st_id="133" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:93 %i_op_assign_9 = dadd i64 %add2, i64 %mul5

]]></Node>
<StgValue><ssdm name="i_op_assign_9"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="704" st_id="134" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:93 %i_op_assign_9 = dadd i64 %add2, i64 %mul5

]]></Node>
<StgValue><ssdm name="i_op_assign_9"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="705" st_id="135" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:93 %i_op_assign_9 = dadd i64 %add2, i64 %mul5

]]></Node>
<StgValue><ssdm name="i_op_assign_9"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="706" st_id="136" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:93 %i_op_assign_9 = dadd i64 %add2, i64 %mul5

]]></Node>
<StgValue><ssdm name="i_op_assign_9"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="707" st_id="137" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:93 %i_op_assign_9 = dadd i64 %add2, i64 %mul5

]]></Node>
<StgValue><ssdm name="i_op_assign_9"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="708" st_id="138" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:94 %val_1 = dadd i64 %i_op_assign_9, i64 %conv_i7

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="709" st_id="139" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:94 %val_1 = dadd i64 %i_op_assign_9, i64 %conv_i7

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="710" st_id="140" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:94 %val_1 = dadd i64 %i_op_assign_9, i64 %conv_i7

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="711" st_id="141" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:94 %val_1 = dadd i64 %i_op_assign_9, i64 %conv_i7

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="712" st_id="142" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:94 %val_1 = dadd i64 %i_op_assign_9, i64 %conv_i7

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="713" st_id="143" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:94 %val_1 = dadd i64 %i_op_assign_9, i64 %conv_i7

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="714" st_id="144" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:94 %val_1 = dadd i64 %i_op_assign_9, i64 %conv_i7

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="715" st_id="145" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3:94 %val_1 = dadd i64 %i_op_assign_9, i64 %conv_i7

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="716" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64">
<![CDATA[
.preheader3:95 %reg_1 = bitcast i64 %val_1

]]></Node>
<StgValue><ssdm name="reg_1"/></StgValue>
</operation>

<operation id="717" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="63" op_0_bw="64">
<![CDATA[
.preheader3:96 %trunc_ln306_1 = trunc i64 %reg_1

]]></Node>
<StgValue><ssdm name="trunc_ln306_1"/></StgValue>
</operation>

<operation id="718" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader3:97 %p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="719" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader3:98 %exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_1"/></StgValue>
</operation>

<operation id="720" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="11">
<![CDATA[
.preheader3:99 %zext_ln311_1 = zext i11 %exp_1

]]></Node>
<StgValue><ssdm name="zext_ln311_1"/></StgValue>
</operation>

<operation id="721" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="52" op_0_bw="64">
<![CDATA[
.preheader3:100 %trunc_ln315_1 = trunc i64 %reg_1

]]></Node>
<StgValue><ssdm name="trunc_ln315_1"/></StgValue>
</operation>

<operation id="722" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader3:102 %icmp_ln323_1 = icmp_eq  i63 %trunc_ln306_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln323_1"/></StgValue>
</operation>

<operation id="723" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3:103 %sh_amt_2 = sub i12 1075, i12 %zext_ln311_1

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="724" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="12">
<![CDATA[
.preheader3:104 %trunc_ln326_1 = trunc i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="trunc_ln326_1"/></StgValue>
</operation>

<operation id="725" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3:105 %icmp_ln327_1 = icmp_eq  i11 %exp_1, i11 1075

]]></Node>
<StgValue><ssdm name="icmp_ln327_1"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="726" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.preheader3:101 %p_Result_3 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315_1

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="727" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3:107 %icmp_ln329_1 = icmp_sgt  i12 %sh_amt_2, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln329_1"/></StgValue>
</operation>

<operation id="728" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3:108 %icmp_ln330_1 = icmp_slt  i12 %sh_amt_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln330_1"/></StgValue>
</operation>

<operation id="729" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="12">
<![CDATA[
.preheader3:111 %trunc_ln331_1 = trunc i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="trunc_ln331_1"/></StgValue>
</operation>

<operation id="730" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="53" op_0_bw="6">
<![CDATA[
.preheader3:112 %trunc_ln331_1cast = zext i6 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="trunc_ln331_1cast"/></StgValue>
</operation>

<operation id="731" st_id="147" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.preheader3:113 %lshr_ln331_1 = lshr i53 %p_Result_3, i53 %trunc_ln331_1cast

]]></Node>
<StgValue><ssdm name="lshr_ln331_1"/></StgValue>
</operation>

<operation id="732" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:116 %xor_ln323_1 = xor i1 %icmp_ln323_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln323_1"/></StgValue>
</operation>

<operation id="733" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:117 %and_ln327_1 = and i1 %icmp_ln327_1, i1 %xor_ln323_1

]]></Node>
<StgValue><ssdm name="and_ln327_1"/></StgValue>
</operation>

<operation id="734" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
.preheader3:118 %select_ln327_1 = select i1 %and_ln327_1, i53 %p_Result_3, i53 0

]]></Node>
<StgValue><ssdm name="select_ln327_1"/></StgValue>
</operation>

<operation id="735" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:119 %or_ln327_1 = or i1 %icmp_ln323_1, i1 %icmp_ln327_1

]]></Node>
<StgValue><ssdm name="or_ln327_1"/></StgValue>
</operation>

<operation id="736" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:120 %xor_ln327_1 = xor i1 %or_ln327_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln327_1"/></StgValue>
</operation>

<operation id="737" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:121 %and_ln329_1 = and i1 %icmp_ln329_1, i1 %xor_ln327_1

]]></Node>
<StgValue><ssdm name="and_ln329_1"/></StgValue>
</operation>

<operation id="738" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:122 %and_ln330_2 = and i1 %and_ln329_1, i1 %icmp_ln330_1

]]></Node>
<StgValue><ssdm name="and_ln330_2"/></StgValue>
</operation>

<operation id="739" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
.preheader3:123 %select_ln330_2 = select i1 %and_ln330_2, i53 %lshr_ln331_1, i53 %select_ln327_1

]]></Node>
<StgValue><ssdm name="select_ln330_2"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="740" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="512" op_0_bw="53">
<![CDATA[
.preheader3:106 %zext_ln328_1 = zext i53 %p_Result_3

]]></Node>
<StgValue><ssdm name="zext_ln328_1"/></StgValue>
</operation>

<operation id="741" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader3:109 %sh_amt_3 = sub i10 0, i10 %trunc_ln326_1

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="742" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
.preheader3:110 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sh_amt_3, i32 9

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="743" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="512" op_0_bw="10">
<![CDATA[
.preheader3:114 %zext_ln339_1 = zext i10 %sh_amt_3

]]></Node>
<StgValue><ssdm name="zext_ln339_1"/></StgValue>
</operation>

<operation id="744" st_id="148" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader3:115 %shl_ln339_1 = shl i512 %zext_ln328_1, i512 %zext_ln339_1

]]></Node>
<StgValue><ssdm name="shl_ln339_1"/></StgValue>
</operation>

<operation id="745" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="512" op_0_bw="53">
<![CDATA[
.preheader3:124 %zext_ln329_1 = zext i53 %select_ln330_2

]]></Node>
<StgValue><ssdm name="zext_ln329_1"/></StgValue>
</operation>

<operation id="746" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:125 %or_ln329_1 = or i1 %or_ln327_1, i1 %icmp_ln329_1

]]></Node>
<StgValue><ssdm name="or_ln329_1"/></StgValue>
</operation>

<operation id="747" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:126 %or_ln337_1 = or i1 %tmp_17, i1 %or_ln329_1

]]></Node>
<StgValue><ssdm name="or_ln337_1"/></StgValue>
</operation>

<operation id="748" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader3:127 %select_ln337_1 = select i1 %or_ln337_1, i512 %zext_ln329_1, i512 %shl_ln339_1

]]></Node>
<StgValue><ssdm name="select_ln337_1"/></StgValue>
</operation>

<operation id="749" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:128 %xor_ln330_1 = xor i1 %icmp_ln330_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln330_1"/></StgValue>
</operation>

<operation id="750" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:129 %and_ln330_3 = and i1 %and_ln329_1, i1 %xor_ln330_1

]]></Node>
<StgValue><ssdm name="and_ln330_3"/></StgValue>
</operation>

<operation id="751" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader3:130 %or_ln330_1 = or i1 %and_ln330_3, i1 %icmp_ln323_1

]]></Node>
<StgValue><ssdm name="or_ln330_1"/></StgValue>
</operation>

<operation id="752" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader3:131 %select_ln330_3 = select i1 %or_ln330_1, i512 0, i512 %select_ln337_1

]]></Node>
<StgValue><ssdm name="select_ln330_3"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="753" st_id="149" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader3:132 %sub_ln455_1 = sub i512 0, i512 %select_ln330_3

]]></Node>
<StgValue><ssdm name="sub_ln455_1"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="754" st_id="150" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader3:132 %sub_ln455_1 = sub i512 0, i512 %select_ln330_3

]]></Node>
<StgValue><ssdm name="sub_ln455_1"/></StgValue>
</operation>

<operation id="755" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader3:133 %select_ln345_1 = select i1 %p_Result_2, i512 %sub_ln455_1, i512 %select_ln330_3

]]></Node>
<StgValue><ssdm name="select_ln345_1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="756" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader3:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_heat_x1_loop_8_nondf_kernel_heat_x1_loop_10_nondf_kernel_heat_x1_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="757" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 270000, i64 270000, i64 270000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="758" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader3:10 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_heat_x1_loop_9_nondf_kernel_heat_x1_loop_10_nondf_kernel_heat_x1_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="759" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader3:27 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_heat_x1_loop_10_nondf_kernel_heat_x1_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="760" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3:37 %A_V_addr_9 = getelementptr i512 %A_V, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="A_V_addr_9"/></StgValue>
</operation>

<operation id="761" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3:51 %specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln66"/></StgValue>
</operation>

<operation id="762" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader3:52 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1722

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="763" st_id="151" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="512" op_1_bw="15">
<![CDATA[
.preheader3:134 %store_ln92 = store i512 %select_ln345_1, i15 %A_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="764" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
.preheader3:139 %br_ln0 = br void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="765" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln215 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="766" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0 %i_2 = phi i6 %add_ln97, void, i6 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="767" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1 %add_ln97 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="768" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader:2 %tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="769" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="11">
<![CDATA[
.preheader:3 %zext_ln97 = zext i11 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="770" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:4 %icmp_ln97 = icmp_eq  i6 %i_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="771" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="772" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6 %br_ln97 = br i1 %icmp_ln97, void %.split6, void

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="773" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:0 %specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1717

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="774" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="6">
<![CDATA[
.split6:1 %empty_1848 = trunc i6 %i_2

]]></Node>
<StgValue><ssdm name="empty_1848"/></StgValue>
</operation>

<operation id="775" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split6:2 %tmp_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_1848, i5 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="776" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
.split6:3 %br_ln98 = br void

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="777" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0">
<![CDATA[
:0 %ret_ln102 = ret

]]></Node>
<StgValue><ssdm name="ret_ln102"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="778" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %j_2 = phi i6 %add_ln98, void %.split, i6 0, void %.split6

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="779" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln98 = add i6 %j_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="780" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="6">
<![CDATA[
:2 %zext_ln215 = zext i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="781" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %add_ln215 = add i12 %zext_ln97, i12 %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="782" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
:4 %tmp_18 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln215, i5 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="783" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="17">
<![CDATA[
:5 %zext_ln215_1 = zext i17 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="784" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %A_V_addr_1 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="A_V_addr_1"/></StgValue>
</operation>

<operation id="785" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %B_V_addr_1 = getelementptr i512 %B_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="B_V_addr_1"/></StgValue>
</operation>

<operation id="786" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="6">
<![CDATA[
:8 %zext_ln98 = zext i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="787" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9 %icmp_ln98 = icmp_eq  i6 %j_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="788" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:10 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="789" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln98 = br i1 %icmp_ln98, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="790" st_id="155" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="512" op_0_bw="15">
<![CDATA[
.split:1 %A_V_load = load i15 %A_V_addr_1

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="791" st_id="155" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="512" op_0_bw="15">
<![CDATA[
.split:2 %B_V_load = load i15 %B_V_addr_1

]]></Node>
<StgValue><ssdm name="B_V_load"/></StgValue>
</operation>

<operation id="792" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:4 %add_ln99 = add i10 %tmp_16, i10 %zext_ln98

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="793" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="794" st_id="156" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="512" op_0_bw="15">
<![CDATA[
.split:1 %A_V_load = load i15 %A_V_addr_1

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="795" st_id="156" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="512" op_0_bw="15">
<![CDATA[
.split:2 %B_V_load = load i15 %B_V_addr_1

]]></Node>
<StgValue><ssdm name="B_V_load"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="796" st_id="157" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:3 %add_ln208 = add i512 %B_V_load, i512 %A_V_load

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="797" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1716

]]></Node>
<StgValue><ssdm name="specloopname_ln98"/></StgValue>
</operation>

<operation id="798" st_id="158" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:3 %add_ln208 = add i512 %B_V_load, i512 %A_V_load

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>

<operation id="799" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="10">
<![CDATA[
.split:5 %zext_ln99 = zext i10 %add_ln99

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="800" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %xin_addr = getelementptr i512 %xin, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="xin_addr"/></StgValue>
</operation>

<operation id="801" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="512" op_1_bw="10">
<![CDATA[
.split:7 %store_ln99 = store i512 %add_ln208, i10 %xin_addr

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="802" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
.split:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
