// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Sat Feb 16 23:27:50 2019
// Host        : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top design_2_SPI_ip_0_0 -prefix
//               design_2_SPI_ip_0_0_ design_1_SPI_ip_0_1_sim_netlist.v
// Design      : design_1_SPI_ip_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module design_2_SPI_ip_0_0_SPI_Master
   (SR,
    out,
    SPI_SCK,
    SPI_MOSI,
    SPI_CS,
    D,
    SPI_MISO,
    s00_axi_aclk,
    s00_axi_aresetn,
    Q,
    \slv_reg3_reg[31] ,
    axi_araddr,
    \slv_reg2_reg[31] );
  output [0:0]SR;
  output [0:0]out;
  output SPI_SCK;
  output SPI_MOSI;
  output SPI_CS;
  output [24:0]D;
  input SPI_MISO;
  input s00_axi_aclk;
  input s00_axi_aresetn;
  input [24:0]Q;
  input [24:0]\slv_reg3_reg[31] ;
  input [1:0]axi_araddr;
  input [24:0]\slv_reg2_reg[31] ;

  wire [24:0]D;
  wire DWCNTR_n_0;
  wire DWCNTR_n_1;
  wire FSM_n_10;
  wire FSM_n_11;
  wire FSM_n_12;
  wire FSM_n_13;
  wire FSM_n_14;
  wire FSM_n_15;
  wire FSM_n_16;
  wire FSM_n_17;
  wire FSM_n_18;
  wire FSM_n_19;
  wire FSM_n_20;
  wire FSM_n_21;
  wire FSM_n_22;
  wire FSM_n_23;
  wire FSM_n_24;
  wire FSM_n_25;
  wire FSM_n_26;
  wire FSM_n_27;
  wire FSM_n_28;
  wire FSM_n_29;
  wire FSM_n_3;
  wire FSM_n_30;
  wire FSM_n_31;
  wire FSM_n_32;
  wire FSM_n_33;
  wire FSM_n_34;
  wire FSM_n_35;
  wire FSM_n_36;
  wire FSM_n_37;
  wire FSM_n_38;
  wire FSM_n_39;
  wire FSM_n_4;
  wire FSM_n_40;
  wire FSM_n_41;
  wire FSM_n_42;
  wire FSM_n_43;
  wire FSM_n_44;
  wire FSM_n_45;
  wire FSM_n_46;
  wire FSM_n_47;
  wire FSM_n_48;
  wire FSM_n_49;
  wire FSM_n_5;
  wire FSM_n_50;
  wire FSM_n_51;
  wire FSM_n_52;
  wire FSM_n_6;
  wire FSM_n_7;
  wire FSM_n_8;
  wire FSM_n_9;
  wire MOSI_int;
  wire [24:0]Q;
  wire SCK_int;
  wire SPI_CS;
  wire SPI_MISO;
  wire SPI_MOSI;
  wire SPI_SCK;
  wire [0:0]SR;
  wire [1:0]axi_araddr;
  wire clock_int;
  wire [0:0]out;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire shift;
  wire [24:0]\slv_reg2_reg[31] ;
  wire [24:0]\slv_reg3_reg[31] ;

  design_2_SPI_ip_0_0_clock_divider CLOCKDIV
       (.CLK(clock_int),
        .Q_reg(SR),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg3_reg[2] (\slv_reg3_reg[31] [2:0]));
  design_2_SPI_ip_0_0_downCounter5Bits DWCNTR
       (.D({DWCNTR_n_0,DWCNTR_n_1}),
        .\FSM_onehot_state_reg[1] (FSM_n_52),
        .\FSM_onehot_state_reg[1]_0 (FSM_n_27),
        .Q(Q[24]),
        .out({SCK_int,out,shift}),
        .s00_axi_aresetn(SR));
  design_2_SPI_ip_0_0_SPI_fsm FSM
       (.CLK(clock_int),
        .D(D[24]),
        .\FSM_onehot_state_reg[3]_0 ({DWCNTR_n_0,DWCNTR_n_1}),
        .MOSI_int(MOSI_int),
        .Q(Q),
        .SPI_CS(SPI_CS),
        .SPI_MOSI(SPI_MOSI),
        .SPI_SCK(SPI_SCK),
        .SR(SR),
        .axi_araddr(axi_araddr),
        .out({SCK_int,out,shift}),
        .\r_reg_reg[0]_C (FSM_n_3),
        .\r_reg_reg[0]_P (FSM_n_51),
        .\r_reg_reg[10]_C (FSM_n_13),
        .\r_reg_reg[10]_P (FSM_n_41),
        .\r_reg_reg[11]_C (FSM_n_14),
        .\r_reg_reg[11]_P (FSM_n_40),
        .\r_reg_reg[12]_C (FSM_n_15),
        .\r_reg_reg[12]_P (FSM_n_39),
        .\r_reg_reg[13]_C (FSM_n_16),
        .\r_reg_reg[13]_P (FSM_n_38),
        .\r_reg_reg[14]_C (FSM_n_17),
        .\r_reg_reg[14]_P (FSM_n_37),
        .\r_reg_reg[15]_C (FSM_n_18),
        .\r_reg_reg[15]_P (FSM_n_36),
        .\r_reg_reg[16]_C (FSM_n_19),
        .\r_reg_reg[16]_P (FSM_n_35),
        .\r_reg_reg[17]_C (FSM_n_20),
        .\r_reg_reg[17]_P (FSM_n_34),
        .\r_reg_reg[18]_C (FSM_n_21),
        .\r_reg_reg[18]_P (FSM_n_33),
        .\r_reg_reg[19]_C (FSM_n_22),
        .\r_reg_reg[19]_P (FSM_n_32),
        .\r_reg_reg[1]_C (FSM_n_4),
        .\r_reg_reg[1]_P (FSM_n_50),
        .\r_reg_reg[20]_C (FSM_n_23),
        .\r_reg_reg[20]_P (FSM_n_31),
        .\r_reg_reg[21]_C (FSM_n_24),
        .\r_reg_reg[21]_P (FSM_n_30),
        .\r_reg_reg[22]_C (FSM_n_25),
        .\r_reg_reg[22]_P (FSM_n_29),
        .\r_reg_reg[23]_C (FSM_n_26),
        .\r_reg_reg[23]_P (FSM_n_28),
        .\r_reg_reg[24] (FSM_n_27),
        .\r_reg_reg[2]_C (FSM_n_5),
        .\r_reg_reg[2]_P (FSM_n_49),
        .\r_reg_reg[3]_C (FSM_n_6),
        .\r_reg_reg[3]_P (FSM_n_48),
        .\r_reg_reg[4]_C (FSM_n_7),
        .\r_reg_reg[4]_P (FSM_n_47),
        .\r_reg_reg[4]_P_0 (FSM_n_52),
        .\r_reg_reg[5]_C (FSM_n_8),
        .\r_reg_reg[5]_P (FSM_n_46),
        .\r_reg_reg[6]_C (FSM_n_9),
        .\r_reg_reg[6]_P (FSM_n_45),
        .\r_reg_reg[7]_C (FSM_n_10),
        .\r_reg_reg[7]_P (FSM_n_44),
        .\r_reg_reg[8]_C (FSM_n_11),
        .\r_reg_reg[8]_P (FSM_n_43),
        .\r_reg_reg[9]_C (FSM_n_12),
        .\r_reg_reg[9]_P (FSM_n_42),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg2_reg[31] (\slv_reg2_reg[31] [24]),
        .\slv_reg3_reg[31] (\slv_reg3_reg[31] [24]));
  design_2_SPI_ip_0_0_leftShiftRegister25bits SR25Bits
       (.D(D[23:0]),
        .\FSM_onehot_state_reg[1] (FSM_n_28),
        .\FSM_onehot_state_reg[1]_0 (FSM_n_26),
        .\FSM_onehot_state_reg[1]_1 (FSM_n_29),
        .\FSM_onehot_state_reg[1]_10 (FSM_n_21),
        .\FSM_onehot_state_reg[1]_11 (FSM_n_34),
        .\FSM_onehot_state_reg[1]_12 (FSM_n_20),
        .\FSM_onehot_state_reg[1]_13 (FSM_n_35),
        .\FSM_onehot_state_reg[1]_14 (FSM_n_19),
        .\FSM_onehot_state_reg[1]_15 (FSM_n_36),
        .\FSM_onehot_state_reg[1]_16 (FSM_n_18),
        .\FSM_onehot_state_reg[1]_17 (FSM_n_37),
        .\FSM_onehot_state_reg[1]_18 (FSM_n_17),
        .\FSM_onehot_state_reg[1]_19 (FSM_n_38),
        .\FSM_onehot_state_reg[1]_2 (FSM_n_25),
        .\FSM_onehot_state_reg[1]_20 (FSM_n_16),
        .\FSM_onehot_state_reg[1]_21 (FSM_n_39),
        .\FSM_onehot_state_reg[1]_22 (FSM_n_15),
        .\FSM_onehot_state_reg[1]_23 (FSM_n_40),
        .\FSM_onehot_state_reg[1]_24 (FSM_n_14),
        .\FSM_onehot_state_reg[1]_25 (FSM_n_41),
        .\FSM_onehot_state_reg[1]_26 (FSM_n_13),
        .\FSM_onehot_state_reg[1]_27 (FSM_n_42),
        .\FSM_onehot_state_reg[1]_28 (FSM_n_12),
        .\FSM_onehot_state_reg[1]_29 (FSM_n_43),
        .\FSM_onehot_state_reg[1]_3 (FSM_n_30),
        .\FSM_onehot_state_reg[1]_30 (FSM_n_11),
        .\FSM_onehot_state_reg[1]_31 (FSM_n_44),
        .\FSM_onehot_state_reg[1]_32 (FSM_n_10),
        .\FSM_onehot_state_reg[1]_33 (FSM_n_45),
        .\FSM_onehot_state_reg[1]_34 (FSM_n_9),
        .\FSM_onehot_state_reg[1]_35 (FSM_n_46),
        .\FSM_onehot_state_reg[1]_36 (FSM_n_8),
        .\FSM_onehot_state_reg[1]_37 (FSM_n_47),
        .\FSM_onehot_state_reg[1]_38 (FSM_n_7),
        .\FSM_onehot_state_reg[1]_39 (FSM_n_48),
        .\FSM_onehot_state_reg[1]_4 (FSM_n_24),
        .\FSM_onehot_state_reg[1]_40 (FSM_n_6),
        .\FSM_onehot_state_reg[1]_41 (FSM_n_49),
        .\FSM_onehot_state_reg[1]_42 (FSM_n_5),
        .\FSM_onehot_state_reg[1]_43 (FSM_n_50),
        .\FSM_onehot_state_reg[1]_44 (FSM_n_4),
        .\FSM_onehot_state_reg[1]_45 (FSM_n_51),
        .\FSM_onehot_state_reg[1]_46 (FSM_n_3),
        .\FSM_onehot_state_reg[1]_47 (FSM_n_27),
        .\FSM_onehot_state_reg[1]_5 (FSM_n_31),
        .\FSM_onehot_state_reg[1]_6 (FSM_n_23),
        .\FSM_onehot_state_reg[1]_7 (FSM_n_32),
        .\FSM_onehot_state_reg[1]_8 (FSM_n_22),
        .\FSM_onehot_state_reg[1]_9 (FSM_n_33),
        .MOSI_int(MOSI_int),
        .Q(Q[23:0]),
        .SPI_MISO(SPI_MISO),
        .axi_araddr(axi_araddr),
        .out(shift),
        .\slv_reg2_reg[23] (\slv_reg2_reg[31] [23:0]),
        .\slv_reg3_reg[23] (\slv_reg3_reg[31] [23:0]));
endmodule

module design_2_SPI_ip_0_0_SPI_fsm
   (out,
    \r_reg_reg[0]_C ,
    \r_reg_reg[1]_C ,
    \r_reg_reg[2]_C ,
    \r_reg_reg[3]_C ,
    \r_reg_reg[4]_C ,
    \r_reg_reg[5]_C ,
    \r_reg_reg[6]_C ,
    \r_reg_reg[7]_C ,
    \r_reg_reg[8]_C ,
    \r_reg_reg[9]_C ,
    \r_reg_reg[10]_C ,
    \r_reg_reg[11]_C ,
    \r_reg_reg[12]_C ,
    \r_reg_reg[13]_C ,
    \r_reg_reg[14]_C ,
    \r_reg_reg[15]_C ,
    \r_reg_reg[16]_C ,
    \r_reg_reg[17]_C ,
    \r_reg_reg[18]_C ,
    \r_reg_reg[19]_C ,
    \r_reg_reg[20]_C ,
    \r_reg_reg[21]_C ,
    \r_reg_reg[22]_C ,
    \r_reg_reg[23]_C ,
    \r_reg_reg[24] ,
    \r_reg_reg[23]_P ,
    \r_reg_reg[22]_P ,
    \r_reg_reg[21]_P ,
    \r_reg_reg[20]_P ,
    \r_reg_reg[19]_P ,
    \r_reg_reg[18]_P ,
    \r_reg_reg[17]_P ,
    \r_reg_reg[16]_P ,
    \r_reg_reg[15]_P ,
    \r_reg_reg[14]_P ,
    \r_reg_reg[13]_P ,
    \r_reg_reg[12]_P ,
    \r_reg_reg[11]_P ,
    \r_reg_reg[10]_P ,
    \r_reg_reg[9]_P ,
    \r_reg_reg[8]_P ,
    \r_reg_reg[7]_P ,
    \r_reg_reg[6]_P ,
    \r_reg_reg[5]_P ,
    \r_reg_reg[4]_P ,
    \r_reg_reg[3]_P ,
    \r_reg_reg[2]_P ,
    \r_reg_reg[1]_P ,
    \r_reg_reg[0]_P ,
    \r_reg_reg[4]_P_0 ,
    SPI_SCK,
    SPI_MOSI,
    SPI_CS,
    D,
    s00_axi_aresetn,
    Q,
    \slv_reg3_reg[31] ,
    MOSI_int,
    axi_araddr,
    \slv_reg2_reg[31] ,
    SR,
    \FSM_onehot_state_reg[3]_0 ,
    CLK);
  output [2:0]out;
  output \r_reg_reg[0]_C ;
  output \r_reg_reg[1]_C ;
  output \r_reg_reg[2]_C ;
  output \r_reg_reg[3]_C ;
  output \r_reg_reg[4]_C ;
  output \r_reg_reg[5]_C ;
  output \r_reg_reg[6]_C ;
  output \r_reg_reg[7]_C ;
  output \r_reg_reg[8]_C ;
  output \r_reg_reg[9]_C ;
  output \r_reg_reg[10]_C ;
  output \r_reg_reg[11]_C ;
  output \r_reg_reg[12]_C ;
  output \r_reg_reg[13]_C ;
  output \r_reg_reg[14]_C ;
  output \r_reg_reg[15]_C ;
  output \r_reg_reg[16]_C ;
  output \r_reg_reg[17]_C ;
  output \r_reg_reg[18]_C ;
  output \r_reg_reg[19]_C ;
  output \r_reg_reg[20]_C ;
  output \r_reg_reg[21]_C ;
  output \r_reg_reg[22]_C ;
  output \r_reg_reg[23]_C ;
  output \r_reg_reg[24] ;
  output \r_reg_reg[23]_P ;
  output \r_reg_reg[22]_P ;
  output \r_reg_reg[21]_P ;
  output \r_reg_reg[20]_P ;
  output \r_reg_reg[19]_P ;
  output \r_reg_reg[18]_P ;
  output \r_reg_reg[17]_P ;
  output \r_reg_reg[16]_P ;
  output \r_reg_reg[15]_P ;
  output \r_reg_reg[14]_P ;
  output \r_reg_reg[13]_P ;
  output \r_reg_reg[12]_P ;
  output \r_reg_reg[11]_P ;
  output \r_reg_reg[10]_P ;
  output \r_reg_reg[9]_P ;
  output \r_reg_reg[8]_P ;
  output \r_reg_reg[7]_P ;
  output \r_reg_reg[6]_P ;
  output \r_reg_reg[5]_P ;
  output \r_reg_reg[4]_P ;
  output \r_reg_reg[3]_P ;
  output \r_reg_reg[2]_P ;
  output \r_reg_reg[1]_P ;
  output \r_reg_reg[0]_P ;
  output \r_reg_reg[4]_P_0 ;
  output SPI_SCK;
  output SPI_MOSI;
  output SPI_CS;
  output [0:0]D;
  input s00_axi_aresetn;
  input [24:0]Q;
  input [0:0]\slv_reg3_reg[31] ;
  input MOSI_int;
  input [1:0]axi_araddr;
  input [0:0]\slv_reg2_reg[31] ;
  input [0:0]SR;
  input [1:0]\FSM_onehot_state_reg[3]_0 ;
  input CLK;

  wire CLK;
  wire [0:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire [1:0]\FSM_onehot_state_reg[3]_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  wire MOSI_int;
  wire [24:0]Q;
  wire SPI_CS;
  wire SPI_MOSI;
  wire SPI_SCK;
  wire [0:0]SR;
  wire [1:0]axi_araddr;
  (* RTL_KEEP = "yes" *) wire load;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire \r_reg_reg[0]_C ;
  wire \r_reg_reg[0]_P ;
  wire \r_reg_reg[10]_C ;
  wire \r_reg_reg[10]_P ;
  wire \r_reg_reg[11]_C ;
  wire \r_reg_reg[11]_P ;
  wire \r_reg_reg[12]_C ;
  wire \r_reg_reg[12]_P ;
  wire \r_reg_reg[13]_C ;
  wire \r_reg_reg[13]_P ;
  wire \r_reg_reg[14]_C ;
  wire \r_reg_reg[14]_P ;
  wire \r_reg_reg[15]_C ;
  wire \r_reg_reg[15]_P ;
  wire \r_reg_reg[16]_C ;
  wire \r_reg_reg[16]_P ;
  wire \r_reg_reg[17]_C ;
  wire \r_reg_reg[17]_P ;
  wire \r_reg_reg[18]_C ;
  wire \r_reg_reg[18]_P ;
  wire \r_reg_reg[19]_C ;
  wire \r_reg_reg[19]_P ;
  wire \r_reg_reg[1]_C ;
  wire \r_reg_reg[1]_P ;
  wire \r_reg_reg[20]_C ;
  wire \r_reg_reg[20]_P ;
  wire \r_reg_reg[21]_C ;
  wire \r_reg_reg[21]_P ;
  wire \r_reg_reg[22]_C ;
  wire \r_reg_reg[22]_P ;
  wire \r_reg_reg[23]_C ;
  wire \r_reg_reg[23]_P ;
  wire \r_reg_reg[24] ;
  wire \r_reg_reg[2]_C ;
  wire \r_reg_reg[2]_P ;
  wire \r_reg_reg[3]_C ;
  wire \r_reg_reg[3]_P ;
  wire \r_reg_reg[4]_C ;
  wire \r_reg_reg[4]_P ;
  wire \r_reg_reg[4]_P_0 ;
  wire \r_reg_reg[5]_C ;
  wire \r_reg_reg[5]_P ;
  wire \r_reg_reg[6]_C ;
  wire \r_reg_reg[6]_P ;
  wire \r_reg_reg[7]_C ;
  wire \r_reg_reg[7]_P ;
  wire \r_reg_reg[8]_C ;
  wire \r_reg_reg[8]_P ;
  wire \r_reg_reg[9]_C ;
  wire \r_reg_reg[9]_P ;
  wire s00_axi_aresetn;
  wire [0:0]\slv_reg2_reg[31] ;
  wire [0:0]\slv_reg3_reg[31] ;

  LUT3 #(
    .INIT(8'h32)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(Q[24]),
        .I2(out[1]),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(Q[24]),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[2] ),
        .I1(out[2]),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "S2:000100,S3:001000,S1:000010,S4:100000,S0:000001,S5:010000" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "S2:000100,S3:001000,S1:000010,S4:100000,S0:000001,S5:010000" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(load),
        .R(SR));
  (* FSM_ENCODED_STATES = "S2:000100,S3:001000,S1:000010,S4:100000,S0:000001,S5:010000" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(load),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "S2:000100,S3:001000,S1:000010,S4:100000,S0:000001,S5:010000" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(out[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "S2:000100,S3:001000,S1:000010,S4:100000,S0:000001,S5:010000" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_state_reg[3]_0 [0]),
        .Q(out[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "S2:000100,S3:001000,S1:000010,S4:100000,S0:000001,S5:010000" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_state_reg[3]_0 [1]),
        .Q(out[2]),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    SPI_CS_INST_0
       (.I0(load),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(out[1]),
        .O(SPI_CS));
  LUT4 #(
    .INIT(16'h0002)) 
    SPI_MOSI_INST_0
       (.I0(MOSI_int),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(load),
        .O(SPI_MOSI));
  LUT2 #(
    .INIT(4'h6)) 
    SPI_SCK_INST_0
       (.I0(out[2]),
        .I1(\slv_reg3_reg[31] ),
        .O(SPI_SCK));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_1 
       (.I0(\slv_reg3_reg[31] ),
        .I1(out[1]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[31] ),
        .I4(axi_araddr[1]),
        .I5(Q[24]),
        .O(D));
  LUT2 #(
    .INIT(4'hB)) 
    \r_reg[2]_i_2 
       (.I0(load),
        .I1(s00_axi_aresetn),
        .O(\r_reg_reg[24] ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[0]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[0]),
        .O(\r_reg_reg[0]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[0]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[0]),
        .O(\r_reg_reg[0]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[10]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[10]),
        .O(\r_reg_reg[10]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[10]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[10]),
        .O(\r_reg_reg[10]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[11]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[11]),
        .O(\r_reg_reg[11]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[11]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[11]),
        .O(\r_reg_reg[11]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[12]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[12]),
        .O(\r_reg_reg[12]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[12]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[12]),
        .O(\r_reg_reg[12]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[13]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[13]),
        .O(\r_reg_reg[13]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[13]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[13]),
        .O(\r_reg_reg[13]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[14]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[14]),
        .O(\r_reg_reg[14]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[14]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[14]),
        .O(\r_reg_reg[14]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[15]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[15]),
        .O(\r_reg_reg[15]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[15]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[15]),
        .O(\r_reg_reg[15]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[16]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[16]),
        .O(\r_reg_reg[16]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[16]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[16]),
        .O(\r_reg_reg[16]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[17]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[17]),
        .O(\r_reg_reg[17]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[17]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[17]),
        .O(\r_reg_reg[17]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[18]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[18]),
        .O(\r_reg_reg[18]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[18]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[18]),
        .O(\r_reg_reg[18]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[19]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[19]),
        .O(\r_reg_reg[19]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[19]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[19]),
        .O(\r_reg_reg[19]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[1]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[1]),
        .O(\r_reg_reg[1]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[1]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[1]),
        .O(\r_reg_reg[1]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[20]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[20]),
        .O(\r_reg_reg[20]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[20]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[20]),
        .O(\r_reg_reg[20]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[21]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[21]),
        .O(\r_reg_reg[21]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[21]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[21]),
        .O(\r_reg_reg[21]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[22]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[22]),
        .O(\r_reg_reg[22]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[22]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[22]),
        .O(\r_reg_reg[22]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[23]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[23]),
        .O(\r_reg_reg[23]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[23]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[23]),
        .O(\r_reg_reg[23]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[2]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[2]),
        .O(\r_reg_reg[2]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[2]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[2]),
        .O(\r_reg_reg[2]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[3]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[3]),
        .O(\r_reg_reg[3]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[3]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[3]),
        .O(\r_reg_reg[3]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[4]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[4]),
        .O(\r_reg_reg[4]_P ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_reg_reg[4]_LDC_i_1__0 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .O(\r_reg_reg[4]_P_0 ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[4]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[4]),
        .O(\r_reg_reg[4]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[5]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[5]),
        .O(\r_reg_reg[5]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[5]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[5]),
        .O(\r_reg_reg[5]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[6]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[6]),
        .O(\r_reg_reg[6]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[6]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[6]),
        .O(\r_reg_reg[6]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[7]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[7]),
        .O(\r_reg_reg[7]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[7]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[7]),
        .O(\r_reg_reg[7]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[8]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[8]),
        .O(\r_reg_reg[8]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[8]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[8]),
        .O(\r_reg_reg[8]_C ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_reg_reg[9]_LDC_i_1 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[9]),
        .O(\r_reg_reg[9]_P ));
  LUT3 #(
    .INIT(8'h5D)) 
    \r_reg_reg[9]_LDC_i_2 
       (.I0(s00_axi_aresetn),
        .I1(load),
        .I2(Q[9]),
        .O(\r_reg_reg[9]_C ));
endmodule

module design_2_SPI_ip_0_0_SPI_ip_v1_0
   (FSM_DONE,
    S_AXI_AWREADY,
    S_AXI_WREADY,
    Q,
    S_AXI_ARREADY,
    s00_axi_rdata,
    SPI_SCK,
    SPI_MOSI,
    SPI_CS,
    s00_axi_rvalid,
    s00_axi_bvalid,
    SPI_MISO,
    s00_axi_aresetn,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_arvalid,
    s00_axi_wstrb,
    s00_axi_bready,
    s00_axi_rready);
  output FSM_DONE;
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output [0:0]Q;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output SPI_SCK;
  output SPI_MOSI;
  output SPI_CS;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input SPI_MISO;
  input s00_axi_aresetn;
  input s00_axi_aclk;
  input [1:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input s00_axi_arvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_bready;
  input s00_axi_rready;

  wire FSM_DONE;
  wire [0:0]Q;
  wire SPI_CS;
  wire SPI_MISO;
  wire SPI_MOSI;
  wire SPI_SCK;
  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  design_2_SPI_ip_0_0_SPI_ip_v1_0_S00_AXI SPI_ip_v1_0_S00_AXI_inst
       (.FSM_DONE(FSM_DONE),
        .FSM_START(Q),
        .SPI_CS(SPI_CS),
        .SPI_MISO(SPI_MISO),
        .SPI_MOSI(SPI_MOSI),
        .SPI_SCK(SPI_SCK),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_WREADY(S_AXI_WREADY),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

module design_2_SPI_ip_0_0_SPI_ip_v1_0_S00_AXI
   (FSM_DONE,
    S_AXI_AWREADY,
    S_AXI_WREADY,
    FSM_START,
    S_AXI_ARREADY,
    s00_axi_rdata,
    SPI_SCK,
    SPI_MOSI,
    SPI_CS,
    s00_axi_rvalid,
    s00_axi_bvalid,
    SPI_MISO,
    s00_axi_aresetn,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_arvalid,
    s00_axi_wstrb,
    s00_axi_bready,
    s00_axi_rready);
  output FSM_DONE;
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output FSM_START;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output SPI_SCK;
  output SPI_MOSI;
  output SPI_CS;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input SPI_MISO;
  input s00_axi_aresetn;
  input s00_axi_aclk;
  input [1:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input s00_axi_arvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_bready;
  input s00_axi_rready;

  wire FSM_DONE;
  wire FSM_START;
  wire SPI_CS;
  wire SPI_MISO;
  wire SPI_MOSI;
  wire SPI_SCK;
  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [3:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire axi_awready0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire [1:0]p_0_in;
  wire [31:0]reg_data_out;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [30:0]slv_reg0;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[31]_i_2_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire \slv_reg3_reg_n_0_[10] ;
  wire \slv_reg3_reg_n_0_[11] ;
  wire \slv_reg3_reg_n_0_[12] ;
  wire \slv_reg3_reg_n_0_[13] ;
  wire \slv_reg3_reg_n_0_[14] ;
  wire \slv_reg3_reg_n_0_[15] ;
  wire \slv_reg3_reg_n_0_[16] ;
  wire \slv_reg3_reg_n_0_[17] ;
  wire \slv_reg3_reg_n_0_[18] ;
  wire \slv_reg3_reg_n_0_[19] ;
  wire \slv_reg3_reg_n_0_[20] ;
  wire \slv_reg3_reg_n_0_[21] ;
  wire \slv_reg3_reg_n_0_[22] ;
  wire \slv_reg3_reg_n_0_[23] ;
  wire \slv_reg3_reg_n_0_[24] ;
  wire \slv_reg3_reg_n_0_[25] ;
  wire \slv_reg3_reg_n_0_[26] ;
  wire \slv_reg3_reg_n_0_[27] ;
  wire \slv_reg3_reg_n_0_[28] ;
  wire \slv_reg3_reg_n_0_[29] ;
  wire \slv_reg3_reg_n_0_[30] ;
  wire \slv_reg3_reg_n_0_[3] ;
  wire \slv_reg3_reg_n_0_[4] ;
  wire \slv_reg3_reg_n_0_[5] ;
  wire \slv_reg3_reg_n_0_[6] ;
  wire \slv_reg3_reg_n_0_[7] ;
  wire \slv_reg3_reg_n_0_[8] ;
  wire \slv_reg3_reg_n_0_[9] ;
  wire slv_reg_rden__0;
  wire slv_reg_wren__0;
  wire user_SPI_Block_n_0;

  LUT6 #(
    .INIT(64'hF7FFC4CCC4CCC4CC)) 
    aw_en_i_1
       (.I0(s00_axi_awvalid),
        .I1(aw_en_reg_n_0),
        .I2(S_AXI_AWREADY),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(user_SPI_Block_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .R(user_SPI_Block_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(S_AXI_ARREADY),
        .R(user_SPI_Block_n_0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[2]_i_1 
       (.I0(s00_axi_awaddr[0]),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .I3(aw_en_reg_n_0),
        .I4(s00_axi_awvalid),
        .I5(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[3]_i_1 
       (.I0(s00_axi_awaddr[1]),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .I3(aw_en_reg_n_0),
        .I4(s00_axi_awvalid),
        .I5(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(user_SPI_Block_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    axi_awready_i_1
       (.I0(s00_axi_wvalid),
        .I1(S_AXI_AWREADY),
        .I2(aw_en_reg_n_0),
        .I3(s00_axi_awvalid),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(user_SPI_Block_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(user_SPI_Block_n_0));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[24]_i_1 
       (.I0(\slv_reg3_reg_n_0_[24] ),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[24]),
        .I3(axi_araddr[3]),
        .I4(slv_reg0[24]),
        .O(reg_data_out[24]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[25]_i_1 
       (.I0(\slv_reg3_reg_n_0_[25] ),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[25]),
        .I3(axi_araddr[3]),
        .I4(slv_reg0[25]),
        .O(reg_data_out[25]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[26]_i_1 
       (.I0(\slv_reg3_reg_n_0_[26] ),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[26]),
        .I3(axi_araddr[3]),
        .I4(slv_reg0[26]),
        .O(reg_data_out[26]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[27]_i_1 
       (.I0(\slv_reg3_reg_n_0_[27] ),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[27]),
        .I3(axi_araddr[3]),
        .I4(slv_reg0[27]),
        .O(reg_data_out[27]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[28]_i_1 
       (.I0(\slv_reg3_reg_n_0_[28] ),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[28]),
        .I3(axi_araddr[3]),
        .I4(slv_reg0[28]),
        .O(reg_data_out[28]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[29]_i_1 
       (.I0(\slv_reg3_reg_n_0_[29] ),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[29]),
        .I3(axi_araddr[3]),
        .I4(slv_reg0[29]),
        .O(reg_data_out[29]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[30]_i_1 
       (.I0(\slv_reg3_reg_n_0_[30] ),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[30]),
        .I3(axi_araddr[3]),
        .I4(slv_reg0[30]),
        .O(reg_data_out[30]));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(user_SPI_Block_n_0));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(user_SPI_Block_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(user_SPI_Block_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    axi_wready_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_WREADY),
        .I3(aw_en_reg_n_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(user_SPI_Block_n_0));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[1]),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[2]),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[31]_i_2 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[3]),
        .O(\slv_reg0[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg0[31]_i_3 
       (.I0(S_AXI_WREADY),
        .I1(S_AXI_AWREADY),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .O(slv_reg_wren__0));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[0]),
        .O(\slv_reg0[7]_i_1_n_0 ));
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg0[0]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg0[10]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg0[11]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg0[12]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg0[13]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg0[14]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg0[15]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg0[16]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg0[17]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg0[18]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg0[19]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg0[1]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg0[20]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg0[21]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg0[22]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg0[23]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg0[24]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg0[25]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg0[26]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg0[27]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg0[28]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg0[29]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg0[2]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg0[30]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(FSM_START),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg0[3]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg0[4]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg0[5]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg0[6]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg0[7]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg0[8]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg0[9]),
        .R(user_SPI_Block_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg2[12]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg2[13]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg2[14]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg2[15]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(user_SPI_Block_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg3[0]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg3_reg_n_0_[10] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg3_reg_n_0_[11] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg3_reg_n_0_[12] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg3_reg_n_0_[13] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg3_reg_n_0_[14] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg3_reg_n_0_[15] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg3_reg_n_0_[16] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg3_reg_n_0_[17] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg3_reg_n_0_[18] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg3_reg_n_0_[19] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg3_reg_n_0_[20] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg3_reg_n_0_[21] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg3_reg_n_0_[22] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg3_reg_n_0_[23] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg3_reg_n_0_[24] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg3_reg_n_0_[25] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg3_reg_n_0_[26] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg3_reg_n_0_[27] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg3_reg_n_0_[28] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg3_reg_n_0_[29] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg3_reg_n_0_[30] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg3_reg_n_0_[3] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg3_reg_n_0_[4] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg3_reg_n_0_[5] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg3_reg_n_0_[6] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg3_reg_n_0_[7] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg3_reg_n_0_[8] ),
        .R(user_SPI_Block_n_0));
  FDRE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg3_reg_n_0_[9] ),
        .R(user_SPI_Block_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    slv_reg_rden
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_rvalid),
        .I2(S_AXI_ARREADY),
        .O(slv_reg_rden__0));
  design_2_SPI_ip_0_0_SPI_Master user_SPI_Block
       (.D({reg_data_out[31],reg_data_out[23:0]}),
        .Q({FSM_START,slv_reg0[23:0]}),
        .SPI_CS(SPI_CS),
        .SPI_MISO(SPI_MISO),
        .SPI_MOSI(SPI_MOSI),
        .SPI_SCK(SPI_SCK),
        .SR(user_SPI_Block_n_0),
        .axi_araddr(axi_araddr),
        .out(FSM_DONE),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg2_reg[31] ({slv_reg2[31],slv_reg2[23:0]}),
        .\slv_reg3_reg[31] ({slv_reg3[31],\slv_reg3_reg_n_0_[23] ,\slv_reg3_reg_n_0_[22] ,\slv_reg3_reg_n_0_[21] ,\slv_reg3_reg_n_0_[20] ,\slv_reg3_reg_n_0_[19] ,\slv_reg3_reg_n_0_[18] ,\slv_reg3_reg_n_0_[17] ,\slv_reg3_reg_n_0_[16] ,\slv_reg3_reg_n_0_[15] ,\slv_reg3_reg_n_0_[14] ,\slv_reg3_reg_n_0_[13] ,\slv_reg3_reg_n_0_[12] ,\slv_reg3_reg_n_0_[11] ,\slv_reg3_reg_n_0_[10] ,\slv_reg3_reg_n_0_[9] ,\slv_reg3_reg_n_0_[8] ,\slv_reg3_reg_n_0_[7] ,\slv_reg3_reg_n_0_[6] ,\slv_reg3_reg_n_0_[5] ,\slv_reg3_reg_n_0_[4] ,\slv_reg3_reg_n_0_[3] ,slv_reg3[2:0]}));
endmodule

module design_2_SPI_ip_0_0_clock_divider
   (Q_reg,
    CLK,
    s00_axi_aclk,
    s00_axi_aresetn,
    \slv_reg3_reg[2] );
  output Q_reg;
  output CLK;
  input s00_axi_aclk;
  input s00_axi_aresetn;
  input [2:0]\slv_reg3_reg[2] ;

  wire CLK;
  wire Q_int_0;
  wire Q_int_1;
  wire Q_int_2;
  wire Q_int_3;
  wire Q_int_4;
  wire Q_int_5;
  wire Q_int_6;
  wire Q_reg;
  wire ff7_n_0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [2:0]\slv_reg3_reg[2] ;

  design_2_SPI_ip_0_0_dff ff0
       (.Q_int_0(Q_int_0),
        .Q_reg_0(Q_reg),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn));
  design_2_SPI_ip_0_0_dff_0 ff1
       (.Q_int_0(Q_int_0),
        .Q_int_1(Q_int_1),
        .s00_axi_aresetn(Q_reg));
  design_2_SPI_ip_0_0_dff_1 ff2
       (.Q_int_1(Q_int_1),
        .Q_int_2(Q_int_2),
        .s00_axi_aresetn(Q_reg));
  design_2_SPI_ip_0_0_dff_2 ff3
       (.CLK(CLK),
        .Q_int_0(Q_int_0),
        .Q_int_1(Q_int_1),
        .Q_int_2(Q_int_2),
        .Q_int_3(Q_int_3),
        .Q_reg_0(ff7_n_0),
        .s00_axi_aresetn(Q_reg),
        .\slv_reg3_reg[2] (\slv_reg3_reg[2] ));
  design_2_SPI_ip_0_0_dff_3 ff4
       (.Q_int_3(Q_int_3),
        .Q_int_4(Q_int_4),
        .s00_axi_aresetn(Q_reg));
  design_2_SPI_ip_0_0_dff_4 ff5
       (.Q_int_4(Q_int_4),
        .Q_int_5(Q_int_5),
        .s00_axi_aresetn(Q_reg));
  design_2_SPI_ip_0_0_dff_5 ff6
       (.Q_int_5(Q_int_5),
        .Q_int_6(Q_int_6),
        .s00_axi_aresetn(Q_reg));
  design_2_SPI_ip_0_0_dff_6 ff7
       (.\FSM_onehot_state_reg[0] (ff7_n_0),
        .Q_int_4(Q_int_4),
        .Q_int_5(Q_int_5),
        .Q_int_6(Q_int_6),
        .s00_axi_aresetn(Q_reg),
        .\slv_reg3_reg[1] (\slv_reg3_reg[2] [1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_SPI_ip_0_1,SPI_ip_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "SPI_ip_v1_0,Vivado 2018.2" *) 
(* NotValidForBitStream *)
module design_2_SPI_ip_0_0
   (SPI_MISO,
    SPI_MOSI,
    SPI_SCK,
    SPI_CS,
    FSM_START,
    FSM_DONE,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  input SPI_MISO;
  output SPI_MOSI;
  output SPI_SCK;
  output SPI_CS;
  output FSM_START;
  output FSM_DONE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [3:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [3:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW" *) input s00_axi_aresetn;

  wire \<const0> ;
  wire FSM_DONE;
  wire FSM_START;
  wire SPI_CS;
  wire SPI_MISO;
  wire SPI_MOSI;
  wire SPI_SCK;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_2_SPI_ip_0_0_SPI_ip_v1_0 inst
       (.FSM_DONE(FSM_DONE),
        .Q(FSM_START),
        .SPI_CS(SPI_CS),
        .SPI_MISO(SPI_MISO),
        .SPI_MOSI(SPI_MOSI),
        .SPI_SCK(SPI_SCK),
        .S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[3:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[3:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

module design_2_SPI_ip_0_0_dff
   (Q_int_0,
    Q_reg_0,
    s00_axi_aclk,
    s00_axi_aresetn);
  output Q_int_0;
  output Q_reg_0;
  input s00_axi_aclk;
  input s00_axi_aresetn;

  wire D0;
  wire Q_int_0;
  wire Q_reg_0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;

  LUT1 #(
    .INIT(2'h1)) 
    Q_i_1
       (.I0(Q_int_0),
        .O(D0));
  FDCE Q_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(Q_reg_0),
        .D(D0),
        .Q(Q_int_0));
  LUT1 #(
    .INIT(2'h1)) 
    \slv_reg0[31]_i_1 
       (.I0(s00_axi_aresetn),
        .O(Q_reg_0));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module design_2_SPI_ip_0_0_dff_0
   (Q_int_1,
    Q_int_0,
    s00_axi_aresetn);
  output Q_int_1;
  input Q_int_0;
  input s00_axi_aresetn;

  wire Q_i_1__0_n_0;
  wire Q_int_0;
  wire Q_int_1;
  wire s00_axi_aresetn;

  LUT1 #(
    .INIT(2'h1)) 
    Q_i_1__0
       (.I0(Q_int_1),
        .O(Q_i_1__0_n_0));
  FDCE Q_reg
       (.C(Q_int_0),
        .CE(1'b1),
        .CLR(s00_axi_aresetn),
        .D(Q_i_1__0_n_0),
        .Q(Q_int_1));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module design_2_SPI_ip_0_0_dff_1
   (Q_int_2,
    Q_int_1,
    s00_axi_aresetn);
  output Q_int_2;
  input Q_int_1;
  input s00_axi_aresetn;

  wire Q_i_1__1_n_0;
  wire Q_int_1;
  wire Q_int_2;
  wire s00_axi_aresetn;

  LUT1 #(
    .INIT(2'h1)) 
    Q_i_1__1
       (.I0(Q_int_2),
        .O(Q_i_1__1_n_0));
  FDCE Q_reg
       (.C(Q_int_1),
        .CE(1'b1),
        .CLR(s00_axi_aresetn),
        .D(Q_i_1__1_n_0),
        .Q(Q_int_2));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module design_2_SPI_ip_0_0_dff_2
   (Q_int_3,
    CLK,
    Q_int_2,
    s00_axi_aresetn,
    \slv_reg3_reg[2] ,
    Q_reg_0,
    Q_int_1,
    Q_int_0);
  output Q_int_3;
  output CLK;
  input Q_int_2;
  input s00_axi_aresetn;
  input [2:0]\slv_reg3_reg[2] ;
  input Q_reg_0;
  input Q_int_1;
  input Q_int_0;

  wire CLK;
  wire \FSM_onehot_state[5]_i_5_n_0 ;
  wire Q_i_1__2_n_0;
  wire Q_int_0;
  wire Q_int_1;
  wire Q_int_2;
  wire Q_int_3;
  wire Q_reg_0;
  wire s00_axi_aresetn;
  wire [2:0]\slv_reg3_reg[2] ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_state[5]_i_5 
       (.I0(Q_int_3),
        .I1(Q_int_2),
        .I2(\slv_reg3_reg[2] [1]),
        .I3(Q_int_1),
        .I4(\slv_reg3_reg[2] [0]),
        .I5(Q_int_0),
        .O(\FSM_onehot_state[5]_i_5_n_0 ));
  MUXF7 \FSM_onehot_state_reg[5]_i_2 
       (.I0(\FSM_onehot_state[5]_i_5_n_0 ),
        .I1(Q_reg_0),
        .O(CLK),
        .S(\slv_reg3_reg[2] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    Q_i_1__2
       (.I0(Q_int_3),
        .O(Q_i_1__2_n_0));
  FDCE Q_reg
       (.C(Q_int_2),
        .CE(1'b1),
        .CLR(s00_axi_aresetn),
        .D(Q_i_1__2_n_0),
        .Q(Q_int_3));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module design_2_SPI_ip_0_0_dff_3
   (Q_int_4,
    Q_int_3,
    s00_axi_aresetn);
  output Q_int_4;
  input Q_int_3;
  input s00_axi_aresetn;

  wire Q_i_1__3_n_0;
  wire Q_int_3;
  wire Q_int_4;
  wire s00_axi_aresetn;

  LUT1 #(
    .INIT(2'h1)) 
    Q_i_1__3
       (.I0(Q_int_4),
        .O(Q_i_1__3_n_0));
  FDCE Q_reg
       (.C(Q_int_3),
        .CE(1'b1),
        .CLR(s00_axi_aresetn),
        .D(Q_i_1__3_n_0),
        .Q(Q_int_4));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module design_2_SPI_ip_0_0_dff_4
   (Q_int_5,
    Q_int_4,
    s00_axi_aresetn);
  output Q_int_5;
  input Q_int_4;
  input s00_axi_aresetn;

  wire Q_i_1__4_n_0;
  wire Q_int_4;
  wire Q_int_5;
  wire s00_axi_aresetn;

  LUT1 #(
    .INIT(2'h1)) 
    Q_i_1__4
       (.I0(Q_int_5),
        .O(Q_i_1__4_n_0));
  FDCE Q_reg
       (.C(Q_int_4),
        .CE(1'b1),
        .CLR(s00_axi_aresetn),
        .D(Q_i_1__4_n_0),
        .Q(Q_int_5));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module design_2_SPI_ip_0_0_dff_5
   (Q_int_6,
    Q_int_5,
    s00_axi_aresetn);
  output Q_int_6;
  input Q_int_5;
  input s00_axi_aresetn;

  wire Q_i_1__5_n_0;
  wire Q_int_5;
  wire Q_int_6;
  wire s00_axi_aresetn;

  LUT1 #(
    .INIT(2'h1)) 
    Q_i_1__5
       (.I0(Q_int_6),
        .O(Q_i_1__5_n_0));
  FDCE Q_reg
       (.C(Q_int_5),
        .CE(1'b1),
        .CLR(s00_axi_aresetn),
        .D(Q_i_1__5_n_0),
        .Q(Q_int_6));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module design_2_SPI_ip_0_0_dff_6
   (\FSM_onehot_state_reg[0] ,
    Q_int_6,
    s00_axi_aresetn,
    \slv_reg3_reg[1] ,
    Q_int_5,
    Q_int_4);
  output \FSM_onehot_state_reg[0] ;
  input Q_int_6;
  input s00_axi_aresetn;
  input [1:0]\slv_reg3_reg[1] ;
  input Q_int_5;
  input Q_int_4;

  wire \FSM_onehot_state_reg[0] ;
  wire Q_i_1__6_n_0;
  wire Q_int_4;
  wire Q_int_5;
  wire Q_int_6;
  wire Q_int_7;
  wire s00_axi_aresetn;
  wire [1:0]\slv_reg3_reg[1] ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_state[5]_i_6 
       (.I0(Q_int_7),
        .I1(Q_int_6),
        .I2(\slv_reg3_reg[1] [1]),
        .I3(Q_int_5),
        .I4(\slv_reg3_reg[1] [0]),
        .I5(Q_int_4),
        .O(\FSM_onehot_state_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    Q_i_1__6
       (.I0(Q_int_7),
        .O(Q_i_1__6_n_0));
  FDCE Q_reg
       (.C(Q_int_6),
        .CE(1'b1),
        .CLR(s00_axi_aresetn),
        .D(Q_i_1__6_n_0),
        .Q(Q_int_7));
endmodule

module design_2_SPI_ip_0_0_downCounter5Bits
   (D,
    \FSM_onehot_state_reg[1] ,
    s00_axi_aresetn,
    out,
    Q,
    \FSM_onehot_state_reg[1]_0 );
  output [1:0]D;
  input \FSM_onehot_state_reg[1] ;
  input s00_axi_aresetn;
  input [2:0]out;
  input [0:0]Q;
  input \FSM_onehot_state_reg[1]_0 ;

  wire [1:0]D;
  wire \FSM_onehot_state[4]_i_2_n_0 ;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire [0:0]Q;
  wire [4:0]count;
  wire [2:0]out;
  wire \r_reg[0]_i_1_n_0 ;
  wire \r_reg[1]_i_1_n_0 ;
  wire \r_reg[2]_i_1_n_0 ;
  wire \r_reg[3]_C_i_1_n_0 ;
  wire \r_reg[4]_C_i_1_n_0 ;
  wire \r_reg_reg[3]_C_n_0 ;
  wire \r_reg_reg[3]_P_n_0 ;
  wire \r_reg_reg[4]_C_n_0 ;
  wire \r_reg_reg[4]_LDC_n_0 ;
  wire \r_reg_reg[4]_P_n_0 ;
  wire s00_axi_aresetn;

  LUT5 #(
    .INIT(32'hFF101010)) 
    \FSM_onehot_state[4]_i_1 
       (.I0(count[3]),
        .I1(\FSM_onehot_state[4]_i_2_n_0 ),
        .I2(out[0]),
        .I3(Q),
        .I4(out[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \FSM_onehot_state[4]_i_2 
       (.I0(count[2]),
        .I1(\r_reg_reg[4]_P_n_0 ),
        .I2(\r_reg_reg[4]_LDC_n_0 ),
        .I3(\r_reg_reg[4]_C_n_0 ),
        .I4(count[0]),
        .I5(count[1]),
        .O(\FSM_onehot_state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \FSM_onehot_state[5]_i_1 
       (.I0(out[0]),
        .I1(count[2]),
        .I2(count[4]),
        .I3(count[0]),
        .I4(count[1]),
        .I5(count[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_state[5]_i_3 
       (.I0(\r_reg_reg[4]_P_n_0 ),
        .I1(\r_reg_reg[4]_LDC_n_0 ),
        .I2(\r_reg_reg[4]_C_n_0 ),
        .O(count[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_state[5]_i_4 
       (.I0(\r_reg_reg[3]_P_n_0 ),
        .I1(\r_reg_reg[4]_LDC_n_0 ),
        .I2(\r_reg_reg[3]_C_n_0 ),
        .O(count[3]));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \r_reg[0]_i_1 
       (.I0(count[2]),
        .I1(count[4]),
        .I2(count[1]),
        .I3(count[3]),
        .I4(count[0]),
        .O(\r_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFF0000FE)) 
    \r_reg[1]_i_1 
       (.I0(count[2]),
        .I1(count[4]),
        .I2(count[3]),
        .I3(count[1]),
        .I4(count[0]),
        .O(\r_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF0F0F00E)) 
    \r_reg[2]_i_1 
       (.I0(count[4]),
        .I1(count[3]),
        .I2(count[2]),
        .I3(count[0]),
        .I4(count[1]),
        .O(\r_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hCCCCCCC2)) 
    \r_reg[3]_C_i_1 
       (.I0(count[4]),
        .I1(count[3]),
        .I2(count[1]),
        .I3(count[0]),
        .I4(count[2]),
        .O(\r_reg[3]_C_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \r_reg[4]_C_i_1 
       (.I0(count[4]),
        .I1(count[2]),
        .I2(count[0]),
        .I3(count[1]),
        .I4(count[3]),
        .O(\r_reg[4]_C_i_1_n_0 ));
  FDCE \r_reg_reg[0] 
       (.C(out[2]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_0 ),
        .D(\r_reg[0]_i_1_n_0 ),
        .Q(count[0]));
  FDCE \r_reg_reg[1] 
       (.C(out[2]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_0 ),
        .D(\r_reg[1]_i_1_n_0 ),
        .Q(count[1]));
  FDCE \r_reg_reg[2] 
       (.C(out[2]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_0 ),
        .D(\r_reg[2]_i_1_n_0 ),
        .Q(count[2]));
  FDCE \r_reg_reg[3]_C 
       (.C(out[2]),
        .CE(1'b1),
        .CLR(s00_axi_aresetn),
        .D(\r_reg[3]_C_i_1_n_0 ),
        .Q(\r_reg_reg[3]_C_n_0 ));
  FDPE \r_reg_reg[3]_P 
       (.C(out[2]),
        .CE(1'b1),
        .D(\r_reg[3]_C_i_1_n_0 ),
        .PRE(\FSM_onehot_state_reg[1] ),
        .Q(\r_reg_reg[3]_P_n_0 ));
  FDCE \r_reg_reg[4]_C 
       (.C(out[2]),
        .CE(1'b1),
        .CLR(s00_axi_aresetn),
        .D(\r_reg[4]_C_i_1_n_0 ),
        .Q(\r_reg_reg[4]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[4]_LDC 
       (.CLR(s00_axi_aresetn),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1] ),
        .GE(1'b1),
        .Q(\r_reg_reg[4]_LDC_n_0 ));
  FDPE \r_reg_reg[4]_P 
       (.C(out[2]),
        .CE(1'b1),
        .D(\r_reg[4]_C_i_1_n_0 ),
        .PRE(\FSM_onehot_state_reg[1] ),
        .Q(\r_reg_reg[4]_P_n_0 ));
endmodule

module design_2_SPI_ip_0_0_leftShiftRegister25bits
   (MOSI_int,
    D,
    \FSM_onehot_state_reg[1] ,
    \FSM_onehot_state_reg[1]_0 ,
    out,
    \FSM_onehot_state_reg[1]_1 ,
    \FSM_onehot_state_reg[1]_2 ,
    \FSM_onehot_state_reg[1]_3 ,
    \FSM_onehot_state_reg[1]_4 ,
    \FSM_onehot_state_reg[1]_5 ,
    \FSM_onehot_state_reg[1]_6 ,
    \FSM_onehot_state_reg[1]_7 ,
    \FSM_onehot_state_reg[1]_8 ,
    \FSM_onehot_state_reg[1]_9 ,
    \FSM_onehot_state_reg[1]_10 ,
    \FSM_onehot_state_reg[1]_11 ,
    \FSM_onehot_state_reg[1]_12 ,
    \FSM_onehot_state_reg[1]_13 ,
    \FSM_onehot_state_reg[1]_14 ,
    \FSM_onehot_state_reg[1]_15 ,
    \FSM_onehot_state_reg[1]_16 ,
    \FSM_onehot_state_reg[1]_17 ,
    \FSM_onehot_state_reg[1]_18 ,
    \FSM_onehot_state_reg[1]_19 ,
    \FSM_onehot_state_reg[1]_20 ,
    \FSM_onehot_state_reg[1]_21 ,
    \FSM_onehot_state_reg[1]_22 ,
    \FSM_onehot_state_reg[1]_23 ,
    \FSM_onehot_state_reg[1]_24 ,
    \FSM_onehot_state_reg[1]_25 ,
    \FSM_onehot_state_reg[1]_26 ,
    \FSM_onehot_state_reg[1]_27 ,
    \FSM_onehot_state_reg[1]_28 ,
    \FSM_onehot_state_reg[1]_29 ,
    \FSM_onehot_state_reg[1]_30 ,
    \FSM_onehot_state_reg[1]_31 ,
    \FSM_onehot_state_reg[1]_32 ,
    \FSM_onehot_state_reg[1]_33 ,
    \FSM_onehot_state_reg[1]_34 ,
    \FSM_onehot_state_reg[1]_35 ,
    \FSM_onehot_state_reg[1]_36 ,
    \FSM_onehot_state_reg[1]_37 ,
    \FSM_onehot_state_reg[1]_38 ,
    \FSM_onehot_state_reg[1]_39 ,
    \FSM_onehot_state_reg[1]_40 ,
    \FSM_onehot_state_reg[1]_41 ,
    \FSM_onehot_state_reg[1]_42 ,
    \FSM_onehot_state_reg[1]_43 ,
    \FSM_onehot_state_reg[1]_44 ,
    \FSM_onehot_state_reg[1]_45 ,
    \FSM_onehot_state_reg[1]_46 ,
    SPI_MISO,
    \FSM_onehot_state_reg[1]_47 ,
    \slv_reg3_reg[23] ,
    axi_araddr,
    \slv_reg2_reg[23] ,
    Q);
  output MOSI_int;
  output [23:0]D;
  input \FSM_onehot_state_reg[1] ;
  input \FSM_onehot_state_reg[1]_0 ;
  input [0:0]out;
  input \FSM_onehot_state_reg[1]_1 ;
  input \FSM_onehot_state_reg[1]_2 ;
  input \FSM_onehot_state_reg[1]_3 ;
  input \FSM_onehot_state_reg[1]_4 ;
  input \FSM_onehot_state_reg[1]_5 ;
  input \FSM_onehot_state_reg[1]_6 ;
  input \FSM_onehot_state_reg[1]_7 ;
  input \FSM_onehot_state_reg[1]_8 ;
  input \FSM_onehot_state_reg[1]_9 ;
  input \FSM_onehot_state_reg[1]_10 ;
  input \FSM_onehot_state_reg[1]_11 ;
  input \FSM_onehot_state_reg[1]_12 ;
  input \FSM_onehot_state_reg[1]_13 ;
  input \FSM_onehot_state_reg[1]_14 ;
  input \FSM_onehot_state_reg[1]_15 ;
  input \FSM_onehot_state_reg[1]_16 ;
  input \FSM_onehot_state_reg[1]_17 ;
  input \FSM_onehot_state_reg[1]_18 ;
  input \FSM_onehot_state_reg[1]_19 ;
  input \FSM_onehot_state_reg[1]_20 ;
  input \FSM_onehot_state_reg[1]_21 ;
  input \FSM_onehot_state_reg[1]_22 ;
  input \FSM_onehot_state_reg[1]_23 ;
  input \FSM_onehot_state_reg[1]_24 ;
  input \FSM_onehot_state_reg[1]_25 ;
  input \FSM_onehot_state_reg[1]_26 ;
  input \FSM_onehot_state_reg[1]_27 ;
  input \FSM_onehot_state_reg[1]_28 ;
  input \FSM_onehot_state_reg[1]_29 ;
  input \FSM_onehot_state_reg[1]_30 ;
  input \FSM_onehot_state_reg[1]_31 ;
  input \FSM_onehot_state_reg[1]_32 ;
  input \FSM_onehot_state_reg[1]_33 ;
  input \FSM_onehot_state_reg[1]_34 ;
  input \FSM_onehot_state_reg[1]_35 ;
  input \FSM_onehot_state_reg[1]_36 ;
  input \FSM_onehot_state_reg[1]_37 ;
  input \FSM_onehot_state_reg[1]_38 ;
  input \FSM_onehot_state_reg[1]_39 ;
  input \FSM_onehot_state_reg[1]_40 ;
  input \FSM_onehot_state_reg[1]_41 ;
  input \FSM_onehot_state_reg[1]_42 ;
  input \FSM_onehot_state_reg[1]_43 ;
  input \FSM_onehot_state_reg[1]_44 ;
  input \FSM_onehot_state_reg[1]_45 ;
  input \FSM_onehot_state_reg[1]_46 ;
  input SPI_MISO;
  input \FSM_onehot_state_reg[1]_47 ;
  input [23:0]\slv_reg3_reg[23] ;
  input [1:0]axi_araddr;
  input [23:0]\slv_reg2_reg[23] ;
  input [23:0]Q;

  wire [23:0]D;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[1]_1 ;
  wire \FSM_onehot_state_reg[1]_10 ;
  wire \FSM_onehot_state_reg[1]_11 ;
  wire \FSM_onehot_state_reg[1]_12 ;
  wire \FSM_onehot_state_reg[1]_13 ;
  wire \FSM_onehot_state_reg[1]_14 ;
  wire \FSM_onehot_state_reg[1]_15 ;
  wire \FSM_onehot_state_reg[1]_16 ;
  wire \FSM_onehot_state_reg[1]_17 ;
  wire \FSM_onehot_state_reg[1]_18 ;
  wire \FSM_onehot_state_reg[1]_19 ;
  wire \FSM_onehot_state_reg[1]_2 ;
  wire \FSM_onehot_state_reg[1]_20 ;
  wire \FSM_onehot_state_reg[1]_21 ;
  wire \FSM_onehot_state_reg[1]_22 ;
  wire \FSM_onehot_state_reg[1]_23 ;
  wire \FSM_onehot_state_reg[1]_24 ;
  wire \FSM_onehot_state_reg[1]_25 ;
  wire \FSM_onehot_state_reg[1]_26 ;
  wire \FSM_onehot_state_reg[1]_27 ;
  wire \FSM_onehot_state_reg[1]_28 ;
  wire \FSM_onehot_state_reg[1]_29 ;
  wire \FSM_onehot_state_reg[1]_3 ;
  wire \FSM_onehot_state_reg[1]_30 ;
  wire \FSM_onehot_state_reg[1]_31 ;
  wire \FSM_onehot_state_reg[1]_32 ;
  wire \FSM_onehot_state_reg[1]_33 ;
  wire \FSM_onehot_state_reg[1]_34 ;
  wire \FSM_onehot_state_reg[1]_35 ;
  wire \FSM_onehot_state_reg[1]_36 ;
  wire \FSM_onehot_state_reg[1]_37 ;
  wire \FSM_onehot_state_reg[1]_38 ;
  wire \FSM_onehot_state_reg[1]_39 ;
  wire \FSM_onehot_state_reg[1]_4 ;
  wire \FSM_onehot_state_reg[1]_40 ;
  wire \FSM_onehot_state_reg[1]_41 ;
  wire \FSM_onehot_state_reg[1]_42 ;
  wire \FSM_onehot_state_reg[1]_43 ;
  wire \FSM_onehot_state_reg[1]_44 ;
  wire \FSM_onehot_state_reg[1]_45 ;
  wire \FSM_onehot_state_reg[1]_46 ;
  wire \FSM_onehot_state_reg[1]_47 ;
  wire \FSM_onehot_state_reg[1]_5 ;
  wire \FSM_onehot_state_reg[1]_6 ;
  wire \FSM_onehot_state_reg[1]_7 ;
  wire \FSM_onehot_state_reg[1]_8 ;
  wire \FSM_onehot_state_reg[1]_9 ;
  wire MOSI_int;
  wire [23:0]Q;
  wire SPI_MISO;
  wire [1:0]axi_araddr;
  wire [0:0]out;
  wire [23:0]r_reg;
  wire \r_reg_reg[0]_C_n_0 ;
  wire \r_reg_reg[0]_LDC_n_0 ;
  wire \r_reg_reg[0]_P_n_0 ;
  wire \r_reg_reg[10]_C_n_0 ;
  wire \r_reg_reg[10]_LDC_n_0 ;
  wire \r_reg_reg[10]_P_n_0 ;
  wire \r_reg_reg[11]_C_n_0 ;
  wire \r_reg_reg[11]_LDC_n_0 ;
  wire \r_reg_reg[11]_P_n_0 ;
  wire \r_reg_reg[12]_C_n_0 ;
  wire \r_reg_reg[12]_LDC_n_0 ;
  wire \r_reg_reg[12]_P_n_0 ;
  wire \r_reg_reg[13]_C_n_0 ;
  wire \r_reg_reg[13]_LDC_n_0 ;
  wire \r_reg_reg[13]_P_n_0 ;
  wire \r_reg_reg[14]_C_n_0 ;
  wire \r_reg_reg[14]_LDC_n_0 ;
  wire \r_reg_reg[14]_P_n_0 ;
  wire \r_reg_reg[15]_C_n_0 ;
  wire \r_reg_reg[15]_LDC_n_0 ;
  wire \r_reg_reg[15]_P_n_0 ;
  wire \r_reg_reg[16]_C_n_0 ;
  wire \r_reg_reg[16]_LDC_n_0 ;
  wire \r_reg_reg[16]_P_n_0 ;
  wire \r_reg_reg[17]_C_n_0 ;
  wire \r_reg_reg[17]_LDC_n_0 ;
  wire \r_reg_reg[17]_P_n_0 ;
  wire \r_reg_reg[18]_C_n_0 ;
  wire \r_reg_reg[18]_LDC_n_0 ;
  wire \r_reg_reg[18]_P_n_0 ;
  wire \r_reg_reg[19]_C_n_0 ;
  wire \r_reg_reg[19]_LDC_n_0 ;
  wire \r_reg_reg[19]_P_n_0 ;
  wire \r_reg_reg[1]_C_n_0 ;
  wire \r_reg_reg[1]_LDC_n_0 ;
  wire \r_reg_reg[1]_P_n_0 ;
  wire \r_reg_reg[20]_C_n_0 ;
  wire \r_reg_reg[20]_LDC_n_0 ;
  wire \r_reg_reg[20]_P_n_0 ;
  wire \r_reg_reg[21]_C_n_0 ;
  wire \r_reg_reg[21]_LDC_n_0 ;
  wire \r_reg_reg[21]_P_n_0 ;
  wire \r_reg_reg[22]_C_n_0 ;
  wire \r_reg_reg[22]_LDC_n_0 ;
  wire \r_reg_reg[22]_P_n_0 ;
  wire \r_reg_reg[23]_C_n_0 ;
  wire \r_reg_reg[23]_LDC_n_0 ;
  wire \r_reg_reg[23]_P_n_0 ;
  wire \r_reg_reg[2]_C_n_0 ;
  wire \r_reg_reg[2]_LDC_n_0 ;
  wire \r_reg_reg[2]_P_n_0 ;
  wire \r_reg_reg[3]_C_n_0 ;
  wire \r_reg_reg[3]_LDC_n_0 ;
  wire \r_reg_reg[3]_P_n_0 ;
  wire \r_reg_reg[4]_C_n_0 ;
  wire \r_reg_reg[4]_LDC_n_0 ;
  wire \r_reg_reg[4]_P_n_0 ;
  wire \r_reg_reg[5]_C_n_0 ;
  wire \r_reg_reg[5]_LDC_n_0 ;
  wire \r_reg_reg[5]_P_n_0 ;
  wire \r_reg_reg[6]_C_n_0 ;
  wire \r_reg_reg[6]_LDC_n_0 ;
  wire \r_reg_reg[6]_P_n_0 ;
  wire \r_reg_reg[7]_C_n_0 ;
  wire \r_reg_reg[7]_LDC_n_0 ;
  wire \r_reg_reg[7]_P_n_0 ;
  wire \r_reg_reg[8]_C_n_0 ;
  wire \r_reg_reg[8]_LDC_n_0 ;
  wire \r_reg_reg[8]_P_n_0 ;
  wire \r_reg_reg[9]_C_n_0 ;
  wire \r_reg_reg[9]_LDC_n_0 ;
  wire \r_reg_reg[9]_P_n_0 ;
  wire [23:0]\slv_reg2_reg[23] ;
  wire [23:0]\slv_reg3_reg[23] ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_1 
       (.I0(\slv_reg3_reg[23] [0]),
        .I1(r_reg[0]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [0]),
        .I4(axi_araddr[1]),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_1 
       (.I0(\slv_reg3_reg[23] [10]),
        .I1(r_reg[10]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [10]),
        .I4(axi_araddr[1]),
        .I5(Q[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_1 
       (.I0(\slv_reg3_reg[23] [11]),
        .I1(r_reg[11]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [11]),
        .I4(axi_araddr[1]),
        .I5(Q[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_1 
       (.I0(\slv_reg3_reg[23] [12]),
        .I1(r_reg[12]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [12]),
        .I4(axi_araddr[1]),
        .I5(Q[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_1 
       (.I0(\slv_reg3_reg[23] [13]),
        .I1(r_reg[13]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [13]),
        .I4(axi_araddr[1]),
        .I5(Q[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_1 
       (.I0(\slv_reg3_reg[23] [14]),
        .I1(r_reg[14]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [14]),
        .I4(axi_araddr[1]),
        .I5(Q[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_1 
       (.I0(\slv_reg3_reg[23] [15]),
        .I1(r_reg[15]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [15]),
        .I4(axi_araddr[1]),
        .I5(Q[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_1 
       (.I0(\slv_reg3_reg[23] [16]),
        .I1(r_reg[16]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [16]),
        .I4(axi_araddr[1]),
        .I5(Q[16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_1 
       (.I0(\slv_reg3_reg[23] [17]),
        .I1(r_reg[17]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [17]),
        .I4(axi_araddr[1]),
        .I5(Q[17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_1 
       (.I0(\slv_reg3_reg[23] [18]),
        .I1(r_reg[18]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [18]),
        .I4(axi_araddr[1]),
        .I5(Q[18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_1 
       (.I0(\slv_reg3_reg[23] [19]),
        .I1(r_reg[19]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [19]),
        .I4(axi_araddr[1]),
        .I5(Q[19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_1 
       (.I0(\slv_reg3_reg[23] [1]),
        .I1(r_reg[1]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [1]),
        .I4(axi_araddr[1]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_1 
       (.I0(\slv_reg3_reg[23] [20]),
        .I1(r_reg[20]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [20]),
        .I4(axi_araddr[1]),
        .I5(Q[20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_1 
       (.I0(\slv_reg3_reg[23] [21]),
        .I1(r_reg[21]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [21]),
        .I4(axi_araddr[1]),
        .I5(Q[21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_1 
       (.I0(\slv_reg3_reg[23] [22]),
        .I1(r_reg[22]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [22]),
        .I4(axi_araddr[1]),
        .I5(Q[22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_1 
       (.I0(\slv_reg3_reg[23] [23]),
        .I1(r_reg[23]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [23]),
        .I4(axi_araddr[1]),
        .I5(Q[23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_1 
       (.I0(\slv_reg3_reg[23] [2]),
        .I1(r_reg[2]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [2]),
        .I4(axi_araddr[1]),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_1 
       (.I0(\slv_reg3_reg[23] [3]),
        .I1(r_reg[3]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [3]),
        .I4(axi_araddr[1]),
        .I5(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_1 
       (.I0(\slv_reg3_reg[23] [4]),
        .I1(r_reg[4]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [4]),
        .I4(axi_araddr[1]),
        .I5(Q[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_1 
       (.I0(\slv_reg3_reg[23] [5]),
        .I1(r_reg[5]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [5]),
        .I4(axi_araddr[1]),
        .I5(Q[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_1 
       (.I0(\slv_reg3_reg[23] [6]),
        .I1(r_reg[6]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [6]),
        .I4(axi_araddr[1]),
        .I5(Q[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_1 
       (.I0(\slv_reg3_reg[23] [7]),
        .I1(r_reg[7]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [7]),
        .I4(axi_araddr[1]),
        .I5(Q[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_1 
       (.I0(\slv_reg3_reg[23] [8]),
        .I1(r_reg[8]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [8]),
        .I4(axi_araddr[1]),
        .I5(Q[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_1 
       (.I0(\slv_reg3_reg[23] [9]),
        .I1(r_reg[9]),
        .I2(axi_araddr[0]),
        .I3(\slv_reg2_reg[23] [9]),
        .I4(axi_araddr[1]),
        .I5(Q[9]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[10]_C_i_1 
       (.I0(\r_reg_reg[9]_P_n_0 ),
        .I1(\r_reg_reg[9]_LDC_n_0 ),
        .I2(\r_reg_reg[9]_C_n_0 ),
        .O(r_reg[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[11]_C_i_1 
       (.I0(\r_reg_reg[10]_P_n_0 ),
        .I1(\r_reg_reg[10]_LDC_n_0 ),
        .I2(\r_reg_reg[10]_C_n_0 ),
        .O(r_reg[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[12]_C_i_1 
       (.I0(\r_reg_reg[11]_P_n_0 ),
        .I1(\r_reg_reg[11]_LDC_n_0 ),
        .I2(\r_reg_reg[11]_C_n_0 ),
        .O(r_reg[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[13]_C_i_1 
       (.I0(\r_reg_reg[12]_P_n_0 ),
        .I1(\r_reg_reg[12]_LDC_n_0 ),
        .I2(\r_reg_reg[12]_C_n_0 ),
        .O(r_reg[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[14]_C_i_1 
       (.I0(\r_reg_reg[13]_P_n_0 ),
        .I1(\r_reg_reg[13]_LDC_n_0 ),
        .I2(\r_reg_reg[13]_C_n_0 ),
        .O(r_reg[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[15]_C_i_1 
       (.I0(\r_reg_reg[14]_P_n_0 ),
        .I1(\r_reg_reg[14]_LDC_n_0 ),
        .I2(\r_reg_reg[14]_C_n_0 ),
        .O(r_reg[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[16]_C_i_1 
       (.I0(\r_reg_reg[15]_P_n_0 ),
        .I1(\r_reg_reg[15]_LDC_n_0 ),
        .I2(\r_reg_reg[15]_C_n_0 ),
        .O(r_reg[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[17]_C_i_1 
       (.I0(\r_reg_reg[16]_P_n_0 ),
        .I1(\r_reg_reg[16]_LDC_n_0 ),
        .I2(\r_reg_reg[16]_C_n_0 ),
        .O(r_reg[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[18]_C_i_1 
       (.I0(\r_reg_reg[17]_P_n_0 ),
        .I1(\r_reg_reg[17]_LDC_n_0 ),
        .I2(\r_reg_reg[17]_C_n_0 ),
        .O(r_reg[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[19]_C_i_1 
       (.I0(\r_reg_reg[18]_P_n_0 ),
        .I1(\r_reg_reg[18]_LDC_n_0 ),
        .I2(\r_reg_reg[18]_C_n_0 ),
        .O(r_reg[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[1]_C_i_1 
       (.I0(\r_reg_reg[0]_P_n_0 ),
        .I1(\r_reg_reg[0]_LDC_n_0 ),
        .I2(\r_reg_reg[0]_C_n_0 ),
        .O(r_reg[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[20]_C_i_1 
       (.I0(\r_reg_reg[19]_P_n_0 ),
        .I1(\r_reg_reg[19]_LDC_n_0 ),
        .I2(\r_reg_reg[19]_C_n_0 ),
        .O(r_reg[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[21]_C_i_1 
       (.I0(\r_reg_reg[20]_P_n_0 ),
        .I1(\r_reg_reg[20]_LDC_n_0 ),
        .I2(\r_reg_reg[20]_C_n_0 ),
        .O(r_reg[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[22]_C_i_1 
       (.I0(\r_reg_reg[21]_P_n_0 ),
        .I1(\r_reg_reg[21]_LDC_n_0 ),
        .I2(\r_reg_reg[21]_C_n_0 ),
        .O(r_reg[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[23]_C_i_1 
       (.I0(\r_reg_reg[22]_P_n_0 ),
        .I1(\r_reg_reg[22]_LDC_n_0 ),
        .I2(\r_reg_reg[22]_C_n_0 ),
        .O(r_reg[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[24]_i_1 
       (.I0(\r_reg_reg[23]_P_n_0 ),
        .I1(\r_reg_reg[23]_LDC_n_0 ),
        .I2(\r_reg_reg[23]_C_n_0 ),
        .O(r_reg[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[2]_C_i_1 
       (.I0(\r_reg_reg[1]_P_n_0 ),
        .I1(\r_reg_reg[1]_LDC_n_0 ),
        .I2(\r_reg_reg[1]_C_n_0 ),
        .O(r_reg[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[3]_C_i_1__0 
       (.I0(\r_reg_reg[2]_P_n_0 ),
        .I1(\r_reg_reg[2]_LDC_n_0 ),
        .I2(\r_reg_reg[2]_C_n_0 ),
        .O(r_reg[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[4]_C_i_1__0 
       (.I0(\r_reg_reg[3]_P_n_0 ),
        .I1(\r_reg_reg[3]_LDC_n_0 ),
        .I2(\r_reg_reg[3]_C_n_0 ),
        .O(r_reg[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[5]_C_i_1 
       (.I0(\r_reg_reg[4]_P_n_0 ),
        .I1(\r_reg_reg[4]_LDC_n_0 ),
        .I2(\r_reg_reg[4]_C_n_0 ),
        .O(r_reg[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[6]_C_i_1 
       (.I0(\r_reg_reg[5]_P_n_0 ),
        .I1(\r_reg_reg[5]_LDC_n_0 ),
        .I2(\r_reg_reg[5]_C_n_0 ),
        .O(r_reg[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[7]_C_i_1 
       (.I0(\r_reg_reg[6]_P_n_0 ),
        .I1(\r_reg_reg[6]_LDC_n_0 ),
        .I2(\r_reg_reg[6]_C_n_0 ),
        .O(r_reg[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[8]_C_i_1 
       (.I0(\r_reg_reg[7]_P_n_0 ),
        .I1(\r_reg_reg[7]_LDC_n_0 ),
        .I2(\r_reg_reg[7]_C_n_0 ),
        .O(r_reg[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg[9]_C_i_1 
       (.I0(\r_reg_reg[8]_P_n_0 ),
        .I1(\r_reg_reg[8]_LDC_n_0 ),
        .I2(\r_reg_reg[8]_C_n_0 ),
        .O(r_reg[8]));
  FDCE \r_reg_reg[0]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_46 ),
        .D(SPI_MISO),
        .Q(\r_reg_reg[0]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[0]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_46 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_45 ),
        .GE(1'b1),
        .Q(\r_reg_reg[0]_LDC_n_0 ));
  FDPE \r_reg_reg[0]_P 
       (.C(out),
        .CE(1'b1),
        .D(SPI_MISO),
        .PRE(\FSM_onehot_state_reg[1]_45 ),
        .Q(\r_reg_reg[0]_P_n_0 ));
  FDCE \r_reg_reg[10]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_26 ),
        .D(r_reg[9]),
        .Q(\r_reg_reg[10]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[10]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_26 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_25 ),
        .GE(1'b1),
        .Q(\r_reg_reg[10]_LDC_n_0 ));
  FDPE \r_reg_reg[10]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[9]),
        .PRE(\FSM_onehot_state_reg[1]_25 ),
        .Q(\r_reg_reg[10]_P_n_0 ));
  FDCE \r_reg_reg[11]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_24 ),
        .D(r_reg[10]),
        .Q(\r_reg_reg[11]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[11]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_24 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_23 ),
        .GE(1'b1),
        .Q(\r_reg_reg[11]_LDC_n_0 ));
  FDPE \r_reg_reg[11]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[10]),
        .PRE(\FSM_onehot_state_reg[1]_23 ),
        .Q(\r_reg_reg[11]_P_n_0 ));
  FDCE \r_reg_reg[12]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_22 ),
        .D(r_reg[11]),
        .Q(\r_reg_reg[12]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[12]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_22 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_21 ),
        .GE(1'b1),
        .Q(\r_reg_reg[12]_LDC_n_0 ));
  FDPE \r_reg_reg[12]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[11]),
        .PRE(\FSM_onehot_state_reg[1]_21 ),
        .Q(\r_reg_reg[12]_P_n_0 ));
  FDCE \r_reg_reg[13]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_20 ),
        .D(r_reg[12]),
        .Q(\r_reg_reg[13]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[13]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_20 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_19 ),
        .GE(1'b1),
        .Q(\r_reg_reg[13]_LDC_n_0 ));
  FDPE \r_reg_reg[13]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[12]),
        .PRE(\FSM_onehot_state_reg[1]_19 ),
        .Q(\r_reg_reg[13]_P_n_0 ));
  FDCE \r_reg_reg[14]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_18 ),
        .D(r_reg[13]),
        .Q(\r_reg_reg[14]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[14]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_18 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_17 ),
        .GE(1'b1),
        .Q(\r_reg_reg[14]_LDC_n_0 ));
  FDPE \r_reg_reg[14]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[13]),
        .PRE(\FSM_onehot_state_reg[1]_17 ),
        .Q(\r_reg_reg[14]_P_n_0 ));
  FDCE \r_reg_reg[15]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_16 ),
        .D(r_reg[14]),
        .Q(\r_reg_reg[15]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[15]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_16 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_15 ),
        .GE(1'b1),
        .Q(\r_reg_reg[15]_LDC_n_0 ));
  FDPE \r_reg_reg[15]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[14]),
        .PRE(\FSM_onehot_state_reg[1]_15 ),
        .Q(\r_reg_reg[15]_P_n_0 ));
  FDCE \r_reg_reg[16]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_14 ),
        .D(r_reg[15]),
        .Q(\r_reg_reg[16]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[16]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_14 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_13 ),
        .GE(1'b1),
        .Q(\r_reg_reg[16]_LDC_n_0 ));
  FDPE \r_reg_reg[16]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[15]),
        .PRE(\FSM_onehot_state_reg[1]_13 ),
        .Q(\r_reg_reg[16]_P_n_0 ));
  FDCE \r_reg_reg[17]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_12 ),
        .D(r_reg[16]),
        .Q(\r_reg_reg[17]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[17]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_12 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_11 ),
        .GE(1'b1),
        .Q(\r_reg_reg[17]_LDC_n_0 ));
  FDPE \r_reg_reg[17]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[16]),
        .PRE(\FSM_onehot_state_reg[1]_11 ),
        .Q(\r_reg_reg[17]_P_n_0 ));
  FDCE \r_reg_reg[18]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_10 ),
        .D(r_reg[17]),
        .Q(\r_reg_reg[18]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[18]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_10 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_9 ),
        .GE(1'b1),
        .Q(\r_reg_reg[18]_LDC_n_0 ));
  FDPE \r_reg_reg[18]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[17]),
        .PRE(\FSM_onehot_state_reg[1]_9 ),
        .Q(\r_reg_reg[18]_P_n_0 ));
  FDCE \r_reg_reg[19]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_8 ),
        .D(r_reg[18]),
        .Q(\r_reg_reg[19]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[19]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_8 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_7 ),
        .GE(1'b1),
        .Q(\r_reg_reg[19]_LDC_n_0 ));
  FDPE \r_reg_reg[19]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[18]),
        .PRE(\FSM_onehot_state_reg[1]_7 ),
        .Q(\r_reg_reg[19]_P_n_0 ));
  FDCE \r_reg_reg[1]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_44 ),
        .D(r_reg[0]),
        .Q(\r_reg_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[1]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_44 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_43 ),
        .GE(1'b1),
        .Q(\r_reg_reg[1]_LDC_n_0 ));
  FDPE \r_reg_reg[1]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[0]),
        .PRE(\FSM_onehot_state_reg[1]_43 ),
        .Q(\r_reg_reg[1]_P_n_0 ));
  FDCE \r_reg_reg[20]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_6 ),
        .D(r_reg[19]),
        .Q(\r_reg_reg[20]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[20]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_6 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_5 ),
        .GE(1'b1),
        .Q(\r_reg_reg[20]_LDC_n_0 ));
  FDPE \r_reg_reg[20]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[19]),
        .PRE(\FSM_onehot_state_reg[1]_5 ),
        .Q(\r_reg_reg[20]_P_n_0 ));
  FDCE \r_reg_reg[21]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_4 ),
        .D(r_reg[20]),
        .Q(\r_reg_reg[21]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[21]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_4 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_3 ),
        .GE(1'b1),
        .Q(\r_reg_reg[21]_LDC_n_0 ));
  FDPE \r_reg_reg[21]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[20]),
        .PRE(\FSM_onehot_state_reg[1]_3 ),
        .Q(\r_reg_reg[21]_P_n_0 ));
  FDCE \r_reg_reg[22]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_2 ),
        .D(r_reg[21]),
        .Q(\r_reg_reg[22]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[22]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_2 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_1 ),
        .GE(1'b1),
        .Q(\r_reg_reg[22]_LDC_n_0 ));
  FDPE \r_reg_reg[22]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[21]),
        .PRE(\FSM_onehot_state_reg[1]_1 ),
        .Q(\r_reg_reg[22]_P_n_0 ));
  FDCE \r_reg_reg[23]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_0 ),
        .D(r_reg[22]),
        .Q(\r_reg_reg[23]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[23]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_0 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1] ),
        .GE(1'b1),
        .Q(\r_reg_reg[23]_LDC_n_0 ));
  FDPE \r_reg_reg[23]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[22]),
        .PRE(\FSM_onehot_state_reg[1] ),
        .Q(\r_reg_reg[23]_P_n_0 ));
  FDCE \r_reg_reg[24] 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_47 ),
        .D(r_reg[23]),
        .Q(MOSI_int));
  FDCE \r_reg_reg[2]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_42 ),
        .D(r_reg[1]),
        .Q(\r_reg_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[2]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_42 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_41 ),
        .GE(1'b1),
        .Q(\r_reg_reg[2]_LDC_n_0 ));
  FDPE \r_reg_reg[2]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[1]),
        .PRE(\FSM_onehot_state_reg[1]_41 ),
        .Q(\r_reg_reg[2]_P_n_0 ));
  FDCE \r_reg_reg[3]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_40 ),
        .D(r_reg[2]),
        .Q(\r_reg_reg[3]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[3]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_40 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_39 ),
        .GE(1'b1),
        .Q(\r_reg_reg[3]_LDC_n_0 ));
  FDPE \r_reg_reg[3]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[2]),
        .PRE(\FSM_onehot_state_reg[1]_39 ),
        .Q(\r_reg_reg[3]_P_n_0 ));
  FDCE \r_reg_reg[4]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_38 ),
        .D(r_reg[3]),
        .Q(\r_reg_reg[4]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[4]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_38 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_37 ),
        .GE(1'b1),
        .Q(\r_reg_reg[4]_LDC_n_0 ));
  FDPE \r_reg_reg[4]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[3]),
        .PRE(\FSM_onehot_state_reg[1]_37 ),
        .Q(\r_reg_reg[4]_P_n_0 ));
  FDCE \r_reg_reg[5]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_36 ),
        .D(r_reg[4]),
        .Q(\r_reg_reg[5]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[5]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_36 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_35 ),
        .GE(1'b1),
        .Q(\r_reg_reg[5]_LDC_n_0 ));
  FDPE \r_reg_reg[5]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[4]),
        .PRE(\FSM_onehot_state_reg[1]_35 ),
        .Q(\r_reg_reg[5]_P_n_0 ));
  FDCE \r_reg_reg[6]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_34 ),
        .D(r_reg[5]),
        .Q(\r_reg_reg[6]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[6]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_34 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_33 ),
        .GE(1'b1),
        .Q(\r_reg_reg[6]_LDC_n_0 ));
  FDPE \r_reg_reg[6]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[5]),
        .PRE(\FSM_onehot_state_reg[1]_33 ),
        .Q(\r_reg_reg[6]_P_n_0 ));
  FDCE \r_reg_reg[7]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_32 ),
        .D(r_reg[6]),
        .Q(\r_reg_reg[7]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[7]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_32 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_31 ),
        .GE(1'b1),
        .Q(\r_reg_reg[7]_LDC_n_0 ));
  FDPE \r_reg_reg[7]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[6]),
        .PRE(\FSM_onehot_state_reg[1]_31 ),
        .Q(\r_reg_reg[7]_P_n_0 ));
  FDCE \r_reg_reg[8]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_30 ),
        .D(r_reg[7]),
        .Q(\r_reg_reg[8]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[8]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_30 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_29 ),
        .GE(1'b1),
        .Q(\r_reg_reg[8]_LDC_n_0 ));
  FDPE \r_reg_reg[8]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[7]),
        .PRE(\FSM_onehot_state_reg[1]_29 ),
        .Q(\r_reg_reg[8]_P_n_0 ));
  FDCE \r_reg_reg[9]_C 
       (.C(out),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[1]_28 ),
        .D(r_reg[8]),
        .Q(\r_reg_reg[9]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \r_reg_reg[9]_LDC 
       (.CLR(\FSM_onehot_state_reg[1]_28 ),
        .D(1'b1),
        .G(\FSM_onehot_state_reg[1]_27 ),
        .GE(1'b1),
        .Q(\r_reg_reg[9]_LDC_n_0 ));
  FDPE \r_reg_reg[9]_P 
       (.C(out),
        .CE(1'b1),
        .D(r_reg[8]),
        .PRE(\FSM_onehot_state_reg[1]_27 ),
        .Q(\r_reg_reg[9]_P_n_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
