
STM32F446RE_FOC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073fc  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b0  080075c8  080075c8  000175c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007878  08007878  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007878  08007878  00017878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007880  08007880  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007880  08007880  00017880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08007888  08007888  00017888  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007890  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ef0  200001dc  08007a6c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200030cc  08007a6c  000230cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00032508  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00006209  00000000  00000000  00052714  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000015e0  00000000  00000000  00058920  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013e8  00000000  00000000  00059f00  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002b3b9  00000000  00000000  0005b2e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000160dc  00000000  00000000  000866a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0010023f  00000000  00000000  0009c77d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0019c9bc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063b0  00000000  00000000  0019ca38  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	200001dc 	.word	0x200001dc
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080075ac 	.word	0x080075ac

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	200001e0 	.word	0x200001e0
 8000204:	080075ac 	.word	0x080075ac

08000208 <strlen>:
 8000208:	4603      	mov	r3, r0
 800020a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020e:	2a00      	cmp	r2, #0
 8000210:	d1fb      	bne.n	800020a <strlen+0x2>
 8000212:	1a18      	subs	r0, r3, r0
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000356:	f1a4 0401 	sub.w	r4, r4, #1
 800035a:	d1e9      	bne.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2iz>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d215      	bcs.n	8000b26 <__aeabi_d2iz+0x36>
 8000afa:	d511      	bpl.n	8000b20 <__aeabi_d2iz+0x30>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d912      	bls.n	8000b2c <__aeabi_d2iz+0x3c>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b16:	fa23 f002 	lsr.w	r0, r3, r2
 8000b1a:	bf18      	it	ne
 8000b1c:	4240      	negne	r0, r0
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2a:	d105      	bne.n	8000b38 <__aeabi_d2iz+0x48>
 8000b2c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	bf08      	it	eq
 8000b32:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_uldivmod>:
 8000b40:	b953      	cbnz	r3, 8000b58 <__aeabi_uldivmod+0x18>
 8000b42:	b94a      	cbnz	r2, 8000b58 <__aeabi_uldivmod+0x18>
 8000b44:	2900      	cmp	r1, #0
 8000b46:	bf08      	it	eq
 8000b48:	2800      	cmpeq	r0, #0
 8000b4a:	bf1c      	itt	ne
 8000b4c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b50:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b54:	f000 b972 	b.w	8000e3c <__aeabi_idiv0>
 8000b58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b60:	f000 f806 	bl	8000b70 <__udivmoddi4>
 8000b64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b6c:	b004      	add	sp, #16
 8000b6e:	4770      	bx	lr

08000b70 <__udivmoddi4>:
 8000b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b74:	9e08      	ldr	r6, [sp, #32]
 8000b76:	4604      	mov	r4, r0
 8000b78:	4688      	mov	r8, r1
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d14b      	bne.n	8000c16 <__udivmoddi4+0xa6>
 8000b7e:	428a      	cmp	r2, r1
 8000b80:	4615      	mov	r5, r2
 8000b82:	d967      	bls.n	8000c54 <__udivmoddi4+0xe4>
 8000b84:	fab2 f282 	clz	r2, r2
 8000b88:	b14a      	cbz	r2, 8000b9e <__udivmoddi4+0x2e>
 8000b8a:	f1c2 0720 	rsb	r7, r2, #32
 8000b8e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b92:	fa20 f707 	lsr.w	r7, r0, r7
 8000b96:	4095      	lsls	r5, r2
 8000b98:	ea47 0803 	orr.w	r8, r7, r3
 8000b9c:	4094      	lsls	r4, r2
 8000b9e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ba2:	0c23      	lsrs	r3, r4, #16
 8000ba4:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ba8:	fa1f fc85 	uxth.w	ip, r5
 8000bac:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bb0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bb4:	fb07 f10c 	mul.w	r1, r7, ip
 8000bb8:	4299      	cmp	r1, r3
 8000bba:	d909      	bls.n	8000bd0 <__udivmoddi4+0x60>
 8000bbc:	18eb      	adds	r3, r5, r3
 8000bbe:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000bc2:	f080 811b 	bcs.w	8000dfc <__udivmoddi4+0x28c>
 8000bc6:	4299      	cmp	r1, r3
 8000bc8:	f240 8118 	bls.w	8000dfc <__udivmoddi4+0x28c>
 8000bcc:	3f02      	subs	r7, #2
 8000bce:	442b      	add	r3, r5
 8000bd0:	1a5b      	subs	r3, r3, r1
 8000bd2:	b2a4      	uxth	r4, r4
 8000bd4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000bd8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bdc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000be0:	fb00 fc0c 	mul.w	ip, r0, ip
 8000be4:	45a4      	cmp	ip, r4
 8000be6:	d909      	bls.n	8000bfc <__udivmoddi4+0x8c>
 8000be8:	192c      	adds	r4, r5, r4
 8000bea:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000bee:	f080 8107 	bcs.w	8000e00 <__udivmoddi4+0x290>
 8000bf2:	45a4      	cmp	ip, r4
 8000bf4:	f240 8104 	bls.w	8000e00 <__udivmoddi4+0x290>
 8000bf8:	3802      	subs	r0, #2
 8000bfa:	442c      	add	r4, r5
 8000bfc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c00:	eba4 040c 	sub.w	r4, r4, ip
 8000c04:	2700      	movs	r7, #0
 8000c06:	b11e      	cbz	r6, 8000c10 <__udivmoddi4+0xa0>
 8000c08:	40d4      	lsrs	r4, r2
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	e9c6 4300 	strd	r4, r3, [r6]
 8000c10:	4639      	mov	r1, r7
 8000c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c16:	428b      	cmp	r3, r1
 8000c18:	d909      	bls.n	8000c2e <__udivmoddi4+0xbe>
 8000c1a:	2e00      	cmp	r6, #0
 8000c1c:	f000 80eb 	beq.w	8000df6 <__udivmoddi4+0x286>
 8000c20:	2700      	movs	r7, #0
 8000c22:	e9c6 0100 	strd	r0, r1, [r6]
 8000c26:	4638      	mov	r0, r7
 8000c28:	4639      	mov	r1, r7
 8000c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2e:	fab3 f783 	clz	r7, r3
 8000c32:	2f00      	cmp	r7, #0
 8000c34:	d147      	bne.n	8000cc6 <__udivmoddi4+0x156>
 8000c36:	428b      	cmp	r3, r1
 8000c38:	d302      	bcc.n	8000c40 <__udivmoddi4+0xd0>
 8000c3a:	4282      	cmp	r2, r0
 8000c3c:	f200 80fa 	bhi.w	8000e34 <__udivmoddi4+0x2c4>
 8000c40:	1a84      	subs	r4, r0, r2
 8000c42:	eb61 0303 	sbc.w	r3, r1, r3
 8000c46:	2001      	movs	r0, #1
 8000c48:	4698      	mov	r8, r3
 8000c4a:	2e00      	cmp	r6, #0
 8000c4c:	d0e0      	beq.n	8000c10 <__udivmoddi4+0xa0>
 8000c4e:	e9c6 4800 	strd	r4, r8, [r6]
 8000c52:	e7dd      	b.n	8000c10 <__udivmoddi4+0xa0>
 8000c54:	b902      	cbnz	r2, 8000c58 <__udivmoddi4+0xe8>
 8000c56:	deff      	udf	#255	; 0xff
 8000c58:	fab2 f282 	clz	r2, r2
 8000c5c:	2a00      	cmp	r2, #0
 8000c5e:	f040 808f 	bne.w	8000d80 <__udivmoddi4+0x210>
 8000c62:	1b49      	subs	r1, r1, r5
 8000c64:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c68:	fa1f f885 	uxth.w	r8, r5
 8000c6c:	2701      	movs	r7, #1
 8000c6e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c72:	0c23      	lsrs	r3, r4, #16
 8000c74:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c78:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c7c:	fb08 f10c 	mul.w	r1, r8, ip
 8000c80:	4299      	cmp	r1, r3
 8000c82:	d907      	bls.n	8000c94 <__udivmoddi4+0x124>
 8000c84:	18eb      	adds	r3, r5, r3
 8000c86:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c8a:	d202      	bcs.n	8000c92 <__udivmoddi4+0x122>
 8000c8c:	4299      	cmp	r1, r3
 8000c8e:	f200 80cd 	bhi.w	8000e2c <__udivmoddi4+0x2bc>
 8000c92:	4684      	mov	ip, r0
 8000c94:	1a59      	subs	r1, r3, r1
 8000c96:	b2a3      	uxth	r3, r4
 8000c98:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c9c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000ca0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000ca4:	fb08 f800 	mul.w	r8, r8, r0
 8000ca8:	45a0      	cmp	r8, r4
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0x14c>
 8000cac:	192c      	adds	r4, r5, r4
 8000cae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0x14a>
 8000cb4:	45a0      	cmp	r8, r4
 8000cb6:	f200 80b6 	bhi.w	8000e26 <__udivmoddi4+0x2b6>
 8000cba:	4618      	mov	r0, r3
 8000cbc:	eba4 0408 	sub.w	r4, r4, r8
 8000cc0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cc4:	e79f      	b.n	8000c06 <__udivmoddi4+0x96>
 8000cc6:	f1c7 0c20 	rsb	ip, r7, #32
 8000cca:	40bb      	lsls	r3, r7
 8000ccc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000cd0:	ea4e 0e03 	orr.w	lr, lr, r3
 8000cd4:	fa01 f407 	lsl.w	r4, r1, r7
 8000cd8:	fa20 f50c 	lsr.w	r5, r0, ip
 8000cdc:	fa21 f30c 	lsr.w	r3, r1, ip
 8000ce0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ce4:	4325      	orrs	r5, r4
 8000ce6:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cea:	0c2c      	lsrs	r4, r5, #16
 8000cec:	fb08 3319 	mls	r3, r8, r9, r3
 8000cf0:	fa1f fa8e 	uxth.w	sl, lr
 8000cf4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cf8:	fb09 f40a 	mul.w	r4, r9, sl
 8000cfc:	429c      	cmp	r4, r3
 8000cfe:	fa02 f207 	lsl.w	r2, r2, r7
 8000d02:	fa00 f107 	lsl.w	r1, r0, r7
 8000d06:	d90b      	bls.n	8000d20 <__udivmoddi4+0x1b0>
 8000d08:	eb1e 0303 	adds.w	r3, lr, r3
 8000d0c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d10:	f080 8087 	bcs.w	8000e22 <__udivmoddi4+0x2b2>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f240 8084 	bls.w	8000e22 <__udivmoddi4+0x2b2>
 8000d1a:	f1a9 0902 	sub.w	r9, r9, #2
 8000d1e:	4473      	add	r3, lr
 8000d20:	1b1b      	subs	r3, r3, r4
 8000d22:	b2ad      	uxth	r5, r5
 8000d24:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d28:	fb08 3310 	mls	r3, r8, r0, r3
 8000d2c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d30:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d34:	45a2      	cmp	sl, r4
 8000d36:	d908      	bls.n	8000d4a <__udivmoddi4+0x1da>
 8000d38:	eb1e 0404 	adds.w	r4, lr, r4
 8000d3c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d40:	d26b      	bcs.n	8000e1a <__udivmoddi4+0x2aa>
 8000d42:	45a2      	cmp	sl, r4
 8000d44:	d969      	bls.n	8000e1a <__udivmoddi4+0x2aa>
 8000d46:	3802      	subs	r0, #2
 8000d48:	4474      	add	r4, lr
 8000d4a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d4e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d52:	eba4 040a 	sub.w	r4, r4, sl
 8000d56:	454c      	cmp	r4, r9
 8000d58:	46c2      	mov	sl, r8
 8000d5a:	464b      	mov	r3, r9
 8000d5c:	d354      	bcc.n	8000e08 <__udivmoddi4+0x298>
 8000d5e:	d051      	beq.n	8000e04 <__udivmoddi4+0x294>
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d069      	beq.n	8000e38 <__udivmoddi4+0x2c8>
 8000d64:	ebb1 050a 	subs.w	r5, r1, sl
 8000d68:	eb64 0403 	sbc.w	r4, r4, r3
 8000d6c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d70:	40fd      	lsrs	r5, r7
 8000d72:	40fc      	lsrs	r4, r7
 8000d74:	ea4c 0505 	orr.w	r5, ip, r5
 8000d78:	e9c6 5400 	strd	r5, r4, [r6]
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	e747      	b.n	8000c10 <__udivmoddi4+0xa0>
 8000d80:	f1c2 0320 	rsb	r3, r2, #32
 8000d84:	fa20 f703 	lsr.w	r7, r0, r3
 8000d88:	4095      	lsls	r5, r2
 8000d8a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8e:	fa21 f303 	lsr.w	r3, r1, r3
 8000d92:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d96:	4338      	orrs	r0, r7
 8000d98:	0c01      	lsrs	r1, r0, #16
 8000d9a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d9e:	fa1f f885 	uxth.w	r8, r5
 8000da2:	fb0e 3317 	mls	r3, lr, r7, r3
 8000da6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000daa:	fb07 f308 	mul.w	r3, r7, r8
 8000dae:	428b      	cmp	r3, r1
 8000db0:	fa04 f402 	lsl.w	r4, r4, r2
 8000db4:	d907      	bls.n	8000dc6 <__udivmoddi4+0x256>
 8000db6:	1869      	adds	r1, r5, r1
 8000db8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000dbc:	d22f      	bcs.n	8000e1e <__udivmoddi4+0x2ae>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d92d      	bls.n	8000e1e <__udivmoddi4+0x2ae>
 8000dc2:	3f02      	subs	r7, #2
 8000dc4:	4429      	add	r1, r5
 8000dc6:	1acb      	subs	r3, r1, r3
 8000dc8:	b281      	uxth	r1, r0
 8000dca:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dce:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd6:	fb00 f308 	mul.w	r3, r0, r8
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d907      	bls.n	8000dee <__udivmoddi4+0x27e>
 8000dde:	1869      	adds	r1, r5, r1
 8000de0:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000de4:	d217      	bcs.n	8000e16 <__udivmoddi4+0x2a6>
 8000de6:	428b      	cmp	r3, r1
 8000de8:	d915      	bls.n	8000e16 <__udivmoddi4+0x2a6>
 8000dea:	3802      	subs	r0, #2
 8000dec:	4429      	add	r1, r5
 8000dee:	1ac9      	subs	r1, r1, r3
 8000df0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000df4:	e73b      	b.n	8000c6e <__udivmoddi4+0xfe>
 8000df6:	4637      	mov	r7, r6
 8000df8:	4630      	mov	r0, r6
 8000dfa:	e709      	b.n	8000c10 <__udivmoddi4+0xa0>
 8000dfc:	4607      	mov	r7, r0
 8000dfe:	e6e7      	b.n	8000bd0 <__udivmoddi4+0x60>
 8000e00:	4618      	mov	r0, r3
 8000e02:	e6fb      	b.n	8000bfc <__udivmoddi4+0x8c>
 8000e04:	4541      	cmp	r1, r8
 8000e06:	d2ab      	bcs.n	8000d60 <__udivmoddi4+0x1f0>
 8000e08:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e0c:	eb69 020e 	sbc.w	r2, r9, lr
 8000e10:	3801      	subs	r0, #1
 8000e12:	4613      	mov	r3, r2
 8000e14:	e7a4      	b.n	8000d60 <__udivmoddi4+0x1f0>
 8000e16:	4660      	mov	r0, ip
 8000e18:	e7e9      	b.n	8000dee <__udivmoddi4+0x27e>
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	e795      	b.n	8000d4a <__udivmoddi4+0x1da>
 8000e1e:	4667      	mov	r7, ip
 8000e20:	e7d1      	b.n	8000dc6 <__udivmoddi4+0x256>
 8000e22:	4681      	mov	r9, r0
 8000e24:	e77c      	b.n	8000d20 <__udivmoddi4+0x1b0>
 8000e26:	3802      	subs	r0, #2
 8000e28:	442c      	add	r4, r5
 8000e2a:	e747      	b.n	8000cbc <__udivmoddi4+0x14c>
 8000e2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e30:	442b      	add	r3, r5
 8000e32:	e72f      	b.n	8000c94 <__udivmoddi4+0x124>
 8000e34:	4638      	mov	r0, r7
 8000e36:	e708      	b.n	8000c4a <__udivmoddi4+0xda>
 8000e38:	4637      	mov	r7, r6
 8000e3a:	e6e9      	b.n	8000c10 <__udivmoddi4+0xa0>

08000e3c <__aeabi_idiv0>:
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop

08000e40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e44:	4b0e      	ldr	r3, [pc, #56]	; (8000e80 <HAL_Init+0x40>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a0d      	ldr	r2, [pc, #52]	; (8000e80 <HAL_Init+0x40>)
 8000e4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e50:	4b0b      	ldr	r3, [pc, #44]	; (8000e80 <HAL_Init+0x40>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a0a      	ldr	r2, [pc, #40]	; (8000e80 <HAL_Init+0x40>)
 8000e56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e5c:	4b08      	ldr	r3, [pc, #32]	; (8000e80 <HAL_Init+0x40>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a07      	ldr	r2, [pc, #28]	; (8000e80 <HAL_Init+0x40>)
 8000e62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e68:	2003      	movs	r0, #3
 8000e6a:	f000 fb89 	bl	8001580 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e6e:	2004      	movs	r0, #4
 8000e70:	f000 f808 	bl	8000e84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e74:	f003 fa2a 	bl	80042cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e78:	2300      	movs	r3, #0
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	40023c00 	.word	0x40023c00

08000e84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e8c:	4b12      	ldr	r3, [pc, #72]	; (8000ed8 <HAL_InitTick+0x54>)
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	4b12      	ldr	r3, [pc, #72]	; (8000edc <HAL_InitTick+0x58>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	4619      	mov	r1, r3
 8000e96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f000 fba1 	bl	80015ea <HAL_SYSTICK_Config>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	e00e      	b.n	8000ed0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2b0f      	cmp	r3, #15
 8000eb6:	d80a      	bhi.n	8000ece <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	6879      	ldr	r1, [r7, #4]
 8000ebc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ec0:	f000 fb69 	bl	8001596 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ec4:	4a06      	ldr	r2, [pc, #24]	; (8000ee0 <HAL_InitTick+0x5c>)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	e000      	b.n	8000ed0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ece:	2301      	movs	r3, #1
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20000008 	.word	0x20000008
 8000edc:	20000004 	.word	0x20000004
 8000ee0:	20000000 	.word	0x20000000

08000ee4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ee8:	4b03      	ldr	r3, [pc, #12]	; (8000ef8 <HAL_GetTick+0x14>)
 8000eea:	681b      	ldr	r3, [r3, #0]
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	200030c4 	.word	0x200030c4

08000efc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f04:	2300      	movs	r3, #0
 8000f06:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d101      	bne.n	8000f12 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	e033      	b.n	8000f7a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d109      	bne.n	8000f2e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f003 f906 	bl	800412c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2200      	movs	r2, #0
 8000f24:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2200      	movs	r2, #0
 8000f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f32:	f003 0310 	and.w	r3, r3, #16
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d118      	bne.n	8000f6c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f3e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000f42:	f023 0302 	bic.w	r3, r3, #2
 8000f46:	f043 0202 	orr.w	r2, r3, #2
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000f4e:	6878      	ldr	r0, [r7, #4]
 8000f50:	f000 f94a 	bl	80011e8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2200      	movs	r2, #0
 8000f58:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f5e:	f023 0303 	bic.w	r3, r3, #3
 8000f62:	f043 0201 	orr.w	r2, r3, #1
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	641a      	str	r2, [r3, #64]	; 0x40
 8000f6a:	e001      	b.n	8000f70 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2200      	movs	r2, #0
 8000f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	3710      	adds	r7, #16
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
	...

08000f84 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d101      	bne.n	8000fa0 <HAL_ADC_ConfigChannel+0x1c>
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	e113      	b.n	80011c8 <HAL_ADC_ConfigChannel+0x244>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2b09      	cmp	r3, #9
 8000fae:	d925      	bls.n	8000ffc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	68d9      	ldr	r1, [r3, #12]
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	4613      	mov	r3, r2
 8000fc0:	005b      	lsls	r3, r3, #1
 8000fc2:	4413      	add	r3, r2
 8000fc4:	3b1e      	subs	r3, #30
 8000fc6:	2207      	movs	r2, #7
 8000fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fcc:	43da      	mvns	r2, r3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	400a      	ands	r2, r1
 8000fd4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	68d9      	ldr	r1, [r3, #12]
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	689a      	ldr	r2, [r3, #8]
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	4603      	mov	r3, r0
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	4403      	add	r3, r0
 8000fee:	3b1e      	subs	r3, #30
 8000ff0:	409a      	lsls	r2, r3
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	430a      	orrs	r2, r1
 8000ff8:	60da      	str	r2, [r3, #12]
 8000ffa:	e022      	b.n	8001042 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	6919      	ldr	r1, [r3, #16]
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	b29b      	uxth	r3, r3
 8001008:	461a      	mov	r2, r3
 800100a:	4613      	mov	r3, r2
 800100c:	005b      	lsls	r3, r3, #1
 800100e:	4413      	add	r3, r2
 8001010:	2207      	movs	r2, #7
 8001012:	fa02 f303 	lsl.w	r3, r2, r3
 8001016:	43da      	mvns	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	400a      	ands	r2, r1
 800101e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	6919      	ldr	r1, [r3, #16]
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	689a      	ldr	r2, [r3, #8]
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	b29b      	uxth	r3, r3
 8001030:	4618      	mov	r0, r3
 8001032:	4603      	mov	r3, r0
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	4403      	add	r3, r0
 8001038:	409a      	lsls	r2, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	430a      	orrs	r2, r1
 8001040:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	2b06      	cmp	r3, #6
 8001048:	d824      	bhi.n	8001094 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	685a      	ldr	r2, [r3, #4]
 8001054:	4613      	mov	r3, r2
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	4413      	add	r3, r2
 800105a:	3b05      	subs	r3, #5
 800105c:	221f      	movs	r2, #31
 800105e:	fa02 f303 	lsl.w	r3, r2, r3
 8001062:	43da      	mvns	r2, r3
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	400a      	ands	r2, r1
 800106a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	b29b      	uxth	r3, r3
 8001078:	4618      	mov	r0, r3
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685a      	ldr	r2, [r3, #4]
 800107e:	4613      	mov	r3, r2
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	4413      	add	r3, r2
 8001084:	3b05      	subs	r3, #5
 8001086:	fa00 f203 	lsl.w	r2, r0, r3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	430a      	orrs	r2, r1
 8001090:	635a      	str	r2, [r3, #52]	; 0x34
 8001092:	e04c      	b.n	800112e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	2b0c      	cmp	r3, #12
 800109a:	d824      	bhi.n	80010e6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	685a      	ldr	r2, [r3, #4]
 80010a6:	4613      	mov	r3, r2
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	4413      	add	r3, r2
 80010ac:	3b23      	subs	r3, #35	; 0x23
 80010ae:	221f      	movs	r2, #31
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	43da      	mvns	r2, r3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	400a      	ands	r2, r1
 80010bc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	4618      	mov	r0, r3
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	685a      	ldr	r2, [r3, #4]
 80010d0:	4613      	mov	r3, r2
 80010d2:	009b      	lsls	r3, r3, #2
 80010d4:	4413      	add	r3, r2
 80010d6:	3b23      	subs	r3, #35	; 0x23
 80010d8:	fa00 f203 	lsl.w	r2, r0, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	430a      	orrs	r2, r1
 80010e2:	631a      	str	r2, [r3, #48]	; 0x30
 80010e4:	e023      	b.n	800112e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685a      	ldr	r2, [r3, #4]
 80010f0:	4613      	mov	r3, r2
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	4413      	add	r3, r2
 80010f6:	3b41      	subs	r3, #65	; 0x41
 80010f8:	221f      	movs	r2, #31
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	43da      	mvns	r2, r3
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	400a      	ands	r2, r1
 8001106:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	b29b      	uxth	r3, r3
 8001114:	4618      	mov	r0, r3
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	685a      	ldr	r2, [r3, #4]
 800111a:	4613      	mov	r3, r2
 800111c:	009b      	lsls	r3, r3, #2
 800111e:	4413      	add	r3, r2
 8001120:	3b41      	subs	r3, #65	; 0x41
 8001122:	fa00 f203 	lsl.w	r2, r0, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	430a      	orrs	r2, r1
 800112c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800112e:	4b29      	ldr	r3, [pc, #164]	; (80011d4 <HAL_ADC_ConfigChannel+0x250>)
 8001130:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4a28      	ldr	r2, [pc, #160]	; (80011d8 <HAL_ADC_ConfigChannel+0x254>)
 8001138:	4293      	cmp	r3, r2
 800113a:	d10f      	bne.n	800115c <HAL_ADC_ConfigChannel+0x1d8>
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2b12      	cmp	r3, #18
 8001142:	d10b      	bne.n	800115c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a1d      	ldr	r2, [pc, #116]	; (80011d8 <HAL_ADC_ConfigChannel+0x254>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d12b      	bne.n	80011be <HAL_ADC_ConfigChannel+0x23a>
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a1c      	ldr	r2, [pc, #112]	; (80011dc <HAL_ADC_ConfigChannel+0x258>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d003      	beq.n	8001178 <HAL_ADC_ConfigChannel+0x1f4>
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2b11      	cmp	r3, #17
 8001176:	d122      	bne.n	80011be <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a11      	ldr	r2, [pc, #68]	; (80011dc <HAL_ADC_ConfigChannel+0x258>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d111      	bne.n	80011be <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800119a:	4b11      	ldr	r3, [pc, #68]	; (80011e0 <HAL_ADC_ConfigChannel+0x25c>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a11      	ldr	r2, [pc, #68]	; (80011e4 <HAL_ADC_ConfigChannel+0x260>)
 80011a0:	fba2 2303 	umull	r2, r3, r2, r3
 80011a4:	0c9a      	lsrs	r2, r3, #18
 80011a6:	4613      	mov	r3, r2
 80011a8:	009b      	lsls	r3, r3, #2
 80011aa:	4413      	add	r3, r2
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80011b0:	e002      	b.n	80011b8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	3b01      	subs	r3, #1
 80011b6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d1f9      	bne.n	80011b2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2200      	movs	r2, #0
 80011c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80011c6:	2300      	movs	r3, #0
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3714      	adds	r7, #20
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr
 80011d4:	40012300 	.word	0x40012300
 80011d8:	40012000 	.word	0x40012000
 80011dc:	10000012 	.word	0x10000012
 80011e0:	20000008 	.word	0x20000008
 80011e4:	431bde83 	.word	0x431bde83

080011e8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011f0:	4b79      	ldr	r3, [pc, #484]	; (80013d8 <ADC_Init+0x1f0>)
 80011f2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	685a      	ldr	r2, [r3, #4]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	431a      	orrs	r2, r3
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	685a      	ldr	r2, [r3, #4]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800121c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	6859      	ldr	r1, [r3, #4]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	691b      	ldr	r3, [r3, #16]
 8001228:	021a      	lsls	r2, r3, #8
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	430a      	orrs	r2, r1
 8001230:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	685a      	ldr	r2, [r3, #4]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001240:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	6859      	ldr	r1, [r3, #4]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	689a      	ldr	r2, [r3, #8]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	430a      	orrs	r2, r1
 8001252:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	689a      	ldr	r2, [r3, #8]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001262:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	6899      	ldr	r1, [r3, #8]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	68da      	ldr	r2, [r3, #12]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	430a      	orrs	r2, r1
 8001274:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800127a:	4a58      	ldr	r2, [pc, #352]	; (80013dc <ADC_Init+0x1f4>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d022      	beq.n	80012c6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	689a      	ldr	r2, [r3, #8]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800128e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	6899      	ldr	r1, [r3, #8]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	430a      	orrs	r2, r1
 80012a0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	689a      	ldr	r2, [r3, #8]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80012b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	6899      	ldr	r1, [r3, #8]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	430a      	orrs	r2, r1
 80012c2:	609a      	str	r2, [r3, #8]
 80012c4:	e00f      	b.n	80012e6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	689a      	ldr	r2, [r3, #8]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80012d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	689a      	ldr	r2, [r3, #8]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80012e4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	689a      	ldr	r2, [r3, #8]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f022 0202 	bic.w	r2, r2, #2
 80012f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	6899      	ldr	r1, [r3, #8]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	7e1b      	ldrb	r3, [r3, #24]
 8001300:	005a      	lsls	r2, r3, #1
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	430a      	orrs	r2, r1
 8001308:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d01b      	beq.n	800134c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	685a      	ldr	r2, [r3, #4]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001322:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	685a      	ldr	r2, [r3, #4]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001332:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	6859      	ldr	r1, [r3, #4]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800133e:	3b01      	subs	r3, #1
 8001340:	035a      	lsls	r2, r3, #13
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	430a      	orrs	r2, r1
 8001348:	605a      	str	r2, [r3, #4]
 800134a:	e007      	b.n	800135c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	685a      	ldr	r2, [r3, #4]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800135a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800136a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	69db      	ldr	r3, [r3, #28]
 8001376:	3b01      	subs	r3, #1
 8001378:	051a      	lsls	r2, r3, #20
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	430a      	orrs	r2, r1
 8001380:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	689a      	ldr	r2, [r3, #8]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001390:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	6899      	ldr	r1, [r3, #8]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800139e:	025a      	lsls	r2, r3, #9
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	430a      	orrs	r2, r1
 80013a6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	689a      	ldr	r2, [r3, #8]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80013b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	6899      	ldr	r1, [r3, #8]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	695b      	ldr	r3, [r3, #20]
 80013c2:	029a      	lsls	r2, r3, #10
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	430a      	orrs	r2, r1
 80013ca:	609a      	str	r2, [r3, #8]
}
 80013cc:	bf00      	nop
 80013ce:	3714      	adds	r7, #20
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr
 80013d8:	40012300 	.word	0x40012300
 80013dc:	0f000001 	.word	0x0f000001

080013e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f003 0307 	and.w	r3, r3, #7
 80013ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013f0:	4b0c      	ldr	r3, [pc, #48]	; (8001424 <__NVIC_SetPriorityGrouping+0x44>)
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013f6:	68ba      	ldr	r2, [r7, #8]
 80013f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013fc:	4013      	ands	r3, r2
 80013fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001408:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800140c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001410:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001412:	4a04      	ldr	r2, [pc, #16]	; (8001424 <__NVIC_SetPriorityGrouping+0x44>)
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	60d3      	str	r3, [r2, #12]
}
 8001418:	bf00      	nop
 800141a:	3714      	adds	r7, #20
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr
 8001424:	e000ed00 	.word	0xe000ed00

08001428 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800142c:	4b04      	ldr	r3, [pc, #16]	; (8001440 <__NVIC_GetPriorityGrouping+0x18>)
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	0a1b      	lsrs	r3, r3, #8
 8001432:	f003 0307 	and.w	r3, r3, #7
}
 8001436:	4618      	mov	r0, r3
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr
 8001440:	e000ed00 	.word	0xe000ed00

08001444 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800144e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001452:	2b00      	cmp	r3, #0
 8001454:	db0b      	blt.n	800146e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001456:	79fb      	ldrb	r3, [r7, #7]
 8001458:	f003 021f 	and.w	r2, r3, #31
 800145c:	4907      	ldr	r1, [pc, #28]	; (800147c <__NVIC_EnableIRQ+0x38>)
 800145e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001462:	095b      	lsrs	r3, r3, #5
 8001464:	2001      	movs	r0, #1
 8001466:	fa00 f202 	lsl.w	r2, r0, r2
 800146a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800146e:	bf00      	nop
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	e000e100 	.word	0xe000e100

08001480 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	6039      	str	r1, [r7, #0]
 800148a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800148c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001490:	2b00      	cmp	r3, #0
 8001492:	db0a      	blt.n	80014aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	b2da      	uxtb	r2, r3
 8001498:	490c      	ldr	r1, [pc, #48]	; (80014cc <__NVIC_SetPriority+0x4c>)
 800149a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800149e:	0112      	lsls	r2, r2, #4
 80014a0:	b2d2      	uxtb	r2, r2
 80014a2:	440b      	add	r3, r1
 80014a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014a8:	e00a      	b.n	80014c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	b2da      	uxtb	r2, r3
 80014ae:	4908      	ldr	r1, [pc, #32]	; (80014d0 <__NVIC_SetPriority+0x50>)
 80014b0:	79fb      	ldrb	r3, [r7, #7]
 80014b2:	f003 030f 	and.w	r3, r3, #15
 80014b6:	3b04      	subs	r3, #4
 80014b8:	0112      	lsls	r2, r2, #4
 80014ba:	b2d2      	uxtb	r2, r2
 80014bc:	440b      	add	r3, r1
 80014be:	761a      	strb	r2, [r3, #24]
}
 80014c0:	bf00      	nop
 80014c2:	370c      	adds	r7, #12
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr
 80014cc:	e000e100 	.word	0xe000e100
 80014d0:	e000ed00 	.word	0xe000ed00

080014d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b089      	sub	sp, #36	; 0x24
 80014d8:	af00      	add	r7, sp, #0
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	f003 0307 	and.w	r3, r3, #7
 80014e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	f1c3 0307 	rsb	r3, r3, #7
 80014ee:	2b04      	cmp	r3, #4
 80014f0:	bf28      	it	cs
 80014f2:	2304      	movcs	r3, #4
 80014f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014f6:	69fb      	ldr	r3, [r7, #28]
 80014f8:	3304      	adds	r3, #4
 80014fa:	2b06      	cmp	r3, #6
 80014fc:	d902      	bls.n	8001504 <NVIC_EncodePriority+0x30>
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	3b03      	subs	r3, #3
 8001502:	e000      	b.n	8001506 <NVIC_EncodePriority+0x32>
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001508:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	fa02 f303 	lsl.w	r3, r2, r3
 8001512:	43da      	mvns	r2, r3
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	401a      	ands	r2, r3
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800151c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	fa01 f303 	lsl.w	r3, r1, r3
 8001526:	43d9      	mvns	r1, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800152c:	4313      	orrs	r3, r2
         );
}
 800152e:	4618      	mov	r0, r3
 8001530:	3724      	adds	r7, #36	; 0x24
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
	...

0800153c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	3b01      	subs	r3, #1
 8001548:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800154c:	d301      	bcc.n	8001552 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800154e:	2301      	movs	r3, #1
 8001550:	e00f      	b.n	8001572 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001552:	4a0a      	ldr	r2, [pc, #40]	; (800157c <SysTick_Config+0x40>)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3b01      	subs	r3, #1
 8001558:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800155a:	210f      	movs	r1, #15
 800155c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001560:	f7ff ff8e 	bl	8001480 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001564:	4b05      	ldr	r3, [pc, #20]	; (800157c <SysTick_Config+0x40>)
 8001566:	2200      	movs	r2, #0
 8001568:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800156a:	4b04      	ldr	r3, [pc, #16]	; (800157c <SysTick_Config+0x40>)
 800156c:	2207      	movs	r2, #7
 800156e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001570:	2300      	movs	r3, #0
}
 8001572:	4618      	mov	r0, r3
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	e000e010 	.word	0xe000e010

08001580 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f7ff ff29 	bl	80013e0 <__NVIC_SetPriorityGrouping>
}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}

08001596 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001596:	b580      	push	{r7, lr}
 8001598:	b086      	sub	sp, #24
 800159a:	af00      	add	r7, sp, #0
 800159c:	4603      	mov	r3, r0
 800159e:	60b9      	str	r1, [r7, #8]
 80015a0:	607a      	str	r2, [r7, #4]
 80015a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015a4:	2300      	movs	r3, #0
 80015a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015a8:	f7ff ff3e 	bl	8001428 <__NVIC_GetPriorityGrouping>
 80015ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ae:	687a      	ldr	r2, [r7, #4]
 80015b0:	68b9      	ldr	r1, [r7, #8]
 80015b2:	6978      	ldr	r0, [r7, #20]
 80015b4:	f7ff ff8e 	bl	80014d4 <NVIC_EncodePriority>
 80015b8:	4602      	mov	r2, r0
 80015ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015be:	4611      	mov	r1, r2
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff ff5d 	bl	8001480 <__NVIC_SetPriority>
}
 80015c6:	bf00      	nop
 80015c8:	3718      	adds	r7, #24
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b082      	sub	sp, #8
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	4603      	mov	r3, r0
 80015d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff ff31 	bl	8001444 <__NVIC_EnableIRQ>
}
 80015e2:	bf00      	nop
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b082      	sub	sp, #8
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f7ff ffa2 	bl	800153c <SysTick_Config>
 80015f8:	4603      	mov	r3, r0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
	...

08001604 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001604:	b480      	push	{r7}
 8001606:	b089      	sub	sp, #36	; 0x24
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800160e:	2300      	movs	r3, #0
 8001610:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001612:	2300      	movs	r3, #0
 8001614:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001616:	2300      	movs	r3, #0
 8001618:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800161a:	2300      	movs	r3, #0
 800161c:	61fb      	str	r3, [r7, #28]
 800161e:	e165      	b.n	80018ec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001620:	2201      	movs	r2, #1
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	fa02 f303 	lsl.w	r3, r2, r3
 8001628:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	697a      	ldr	r2, [r7, #20]
 8001630:	4013      	ands	r3, r2
 8001632:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001634:	693a      	ldr	r2, [r7, #16]
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	429a      	cmp	r2, r3
 800163a:	f040 8154 	bne.w	80018e6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	2b02      	cmp	r3, #2
 8001644:	d003      	beq.n	800164e <HAL_GPIO_Init+0x4a>
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	2b12      	cmp	r3, #18
 800164c:	d123      	bne.n	8001696 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	08da      	lsrs	r2, r3, #3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	3208      	adds	r2, #8
 8001656:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800165a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	f003 0307 	and.w	r3, r3, #7
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	220f      	movs	r2, #15
 8001666:	fa02 f303 	lsl.w	r3, r2, r3
 800166a:	43db      	mvns	r3, r3
 800166c:	69ba      	ldr	r2, [r7, #24]
 800166e:	4013      	ands	r3, r2
 8001670:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	691a      	ldr	r2, [r3, #16]
 8001676:	69fb      	ldr	r3, [r7, #28]
 8001678:	f003 0307 	and.w	r3, r3, #7
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	fa02 f303 	lsl.w	r3, r2, r3
 8001682:	69ba      	ldr	r2, [r7, #24]
 8001684:	4313      	orrs	r3, r2
 8001686:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	08da      	lsrs	r2, r3, #3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	3208      	adds	r2, #8
 8001690:	69b9      	ldr	r1, [r7, #24]
 8001692:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	2203      	movs	r2, #3
 80016a2:	fa02 f303 	lsl.w	r3, r2, r3
 80016a6:	43db      	mvns	r3, r3
 80016a8:	69ba      	ldr	r2, [r7, #24]
 80016aa:	4013      	ands	r3, r2
 80016ac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	f003 0203 	and.w	r2, r3, #3
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	fa02 f303 	lsl.w	r3, r2, r3
 80016be:	69ba      	ldr	r2, [r7, #24]
 80016c0:	4313      	orrs	r3, r2
 80016c2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	69ba      	ldr	r2, [r7, #24]
 80016c8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d00b      	beq.n	80016ea <HAL_GPIO_Init+0xe6>
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d007      	beq.n	80016ea <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016de:	2b11      	cmp	r3, #17
 80016e0:	d003      	beq.n	80016ea <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	2b12      	cmp	r3, #18
 80016e8:	d130      	bne.n	800174c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016f0:	69fb      	ldr	r3, [r7, #28]
 80016f2:	005b      	lsls	r3, r3, #1
 80016f4:	2203      	movs	r2, #3
 80016f6:	fa02 f303 	lsl.w	r3, r2, r3
 80016fa:	43db      	mvns	r3, r3
 80016fc:	69ba      	ldr	r2, [r7, #24]
 80016fe:	4013      	ands	r3, r2
 8001700:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	68da      	ldr	r2, [r3, #12]
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	fa02 f303 	lsl.w	r3, r2, r3
 800170e:	69ba      	ldr	r2, [r7, #24]
 8001710:	4313      	orrs	r3, r2
 8001712:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	69ba      	ldr	r2, [r7, #24]
 8001718:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001720:	2201      	movs	r2, #1
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	43db      	mvns	r3, r3
 800172a:	69ba      	ldr	r2, [r7, #24]
 800172c:	4013      	ands	r3, r2
 800172e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	091b      	lsrs	r3, r3, #4
 8001736:	f003 0201 	and.w	r2, r3, #1
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	fa02 f303 	lsl.w	r3, r2, r3
 8001740:	69ba      	ldr	r2, [r7, #24]
 8001742:	4313      	orrs	r3, r2
 8001744:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	69ba      	ldr	r2, [r7, #24]
 800174a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	2203      	movs	r2, #3
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	43db      	mvns	r3, r3
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	4013      	ands	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	689a      	ldr	r2, [r3, #8]
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	005b      	lsls	r3, r3, #1
 800176c:	fa02 f303 	lsl.w	r3, r2, r3
 8001770:	69ba      	ldr	r2, [r7, #24]
 8001772:	4313      	orrs	r3, r2
 8001774:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001784:	2b00      	cmp	r3, #0
 8001786:	f000 80ae 	beq.w	80018e6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	4b5c      	ldr	r3, [pc, #368]	; (8001900 <HAL_GPIO_Init+0x2fc>)
 8001790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001792:	4a5b      	ldr	r2, [pc, #364]	; (8001900 <HAL_GPIO_Init+0x2fc>)
 8001794:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001798:	6453      	str	r3, [r2, #68]	; 0x44
 800179a:	4b59      	ldr	r3, [pc, #356]	; (8001900 <HAL_GPIO_Init+0x2fc>)
 800179c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800179e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017a6:	4a57      	ldr	r2, [pc, #348]	; (8001904 <HAL_GPIO_Init+0x300>)
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	089b      	lsrs	r3, r3, #2
 80017ac:	3302      	adds	r3, #2
 80017ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	f003 0303 	and.w	r3, r3, #3
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	220f      	movs	r2, #15
 80017be:	fa02 f303 	lsl.w	r3, r2, r3
 80017c2:	43db      	mvns	r3, r3
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	4013      	ands	r3, r2
 80017c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4a4e      	ldr	r2, [pc, #312]	; (8001908 <HAL_GPIO_Init+0x304>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d025      	beq.n	800181e <HAL_GPIO_Init+0x21a>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4a4d      	ldr	r2, [pc, #308]	; (800190c <HAL_GPIO_Init+0x308>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d01f      	beq.n	800181a <HAL_GPIO_Init+0x216>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a4c      	ldr	r2, [pc, #304]	; (8001910 <HAL_GPIO_Init+0x30c>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d019      	beq.n	8001816 <HAL_GPIO_Init+0x212>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4a4b      	ldr	r2, [pc, #300]	; (8001914 <HAL_GPIO_Init+0x310>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d013      	beq.n	8001812 <HAL_GPIO_Init+0x20e>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4a4a      	ldr	r2, [pc, #296]	; (8001918 <HAL_GPIO_Init+0x314>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d00d      	beq.n	800180e <HAL_GPIO_Init+0x20a>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4a49      	ldr	r2, [pc, #292]	; (800191c <HAL_GPIO_Init+0x318>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d007      	beq.n	800180a <HAL_GPIO_Init+0x206>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4a48      	ldr	r2, [pc, #288]	; (8001920 <HAL_GPIO_Init+0x31c>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d101      	bne.n	8001806 <HAL_GPIO_Init+0x202>
 8001802:	2306      	movs	r3, #6
 8001804:	e00c      	b.n	8001820 <HAL_GPIO_Init+0x21c>
 8001806:	2307      	movs	r3, #7
 8001808:	e00a      	b.n	8001820 <HAL_GPIO_Init+0x21c>
 800180a:	2305      	movs	r3, #5
 800180c:	e008      	b.n	8001820 <HAL_GPIO_Init+0x21c>
 800180e:	2304      	movs	r3, #4
 8001810:	e006      	b.n	8001820 <HAL_GPIO_Init+0x21c>
 8001812:	2303      	movs	r3, #3
 8001814:	e004      	b.n	8001820 <HAL_GPIO_Init+0x21c>
 8001816:	2302      	movs	r3, #2
 8001818:	e002      	b.n	8001820 <HAL_GPIO_Init+0x21c>
 800181a:	2301      	movs	r3, #1
 800181c:	e000      	b.n	8001820 <HAL_GPIO_Init+0x21c>
 800181e:	2300      	movs	r3, #0
 8001820:	69fa      	ldr	r2, [r7, #28]
 8001822:	f002 0203 	and.w	r2, r2, #3
 8001826:	0092      	lsls	r2, r2, #2
 8001828:	4093      	lsls	r3, r2
 800182a:	69ba      	ldr	r2, [r7, #24]
 800182c:	4313      	orrs	r3, r2
 800182e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001830:	4934      	ldr	r1, [pc, #208]	; (8001904 <HAL_GPIO_Init+0x300>)
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	089b      	lsrs	r3, r3, #2
 8001836:	3302      	adds	r3, #2
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800183e:	4b39      	ldr	r3, [pc, #228]	; (8001924 <HAL_GPIO_Init+0x320>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	43db      	mvns	r3, r3
 8001848:	69ba      	ldr	r2, [r7, #24]
 800184a:	4013      	ands	r3, r2
 800184c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d003      	beq.n	8001862 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800185a:	69ba      	ldr	r2, [r7, #24]
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	4313      	orrs	r3, r2
 8001860:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001862:	4a30      	ldr	r2, [pc, #192]	; (8001924 <HAL_GPIO_Init+0x320>)
 8001864:	69bb      	ldr	r3, [r7, #24]
 8001866:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001868:	4b2e      	ldr	r3, [pc, #184]	; (8001924 <HAL_GPIO_Init+0x320>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	43db      	mvns	r3, r3
 8001872:	69ba      	ldr	r2, [r7, #24]
 8001874:	4013      	ands	r3, r2
 8001876:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d003      	beq.n	800188c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	4313      	orrs	r3, r2
 800188a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800188c:	4a25      	ldr	r2, [pc, #148]	; (8001924 <HAL_GPIO_Init+0x320>)
 800188e:	69bb      	ldr	r3, [r7, #24]
 8001890:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001892:	4b24      	ldr	r3, [pc, #144]	; (8001924 <HAL_GPIO_Init+0x320>)
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	43db      	mvns	r3, r3
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	4013      	ands	r3, r2
 80018a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d003      	beq.n	80018b6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80018ae:	69ba      	ldr	r2, [r7, #24]
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	4313      	orrs	r3, r2
 80018b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018b6:	4a1b      	ldr	r2, [pc, #108]	; (8001924 <HAL_GPIO_Init+0x320>)
 80018b8:	69bb      	ldr	r3, [r7, #24]
 80018ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018bc:	4b19      	ldr	r3, [pc, #100]	; (8001924 <HAL_GPIO_Init+0x320>)
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	43db      	mvns	r3, r3
 80018c6:	69ba      	ldr	r2, [r7, #24]
 80018c8:	4013      	ands	r3, r2
 80018ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d003      	beq.n	80018e0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	4313      	orrs	r3, r2
 80018de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018e0:	4a10      	ldr	r2, [pc, #64]	; (8001924 <HAL_GPIO_Init+0x320>)
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	3301      	adds	r3, #1
 80018ea:	61fb      	str	r3, [r7, #28]
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	2b0f      	cmp	r3, #15
 80018f0:	f67f ae96 	bls.w	8001620 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018f4:	bf00      	nop
 80018f6:	3724      	adds	r7, #36	; 0x24
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	40023800 	.word	0x40023800
 8001904:	40013800 	.word	0x40013800
 8001908:	40020000 	.word	0x40020000
 800190c:	40020400 	.word	0x40020400
 8001910:	40020800 	.word	0x40020800
 8001914:	40020c00 	.word	0x40020c00
 8001918:	40021000 	.word	0x40021000
 800191c:	40021400 	.word	0x40021400
 8001920:	40021800 	.word	0x40021800
 8001924:	40013c00 	.word	0x40013c00

08001928 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800192e:	2300      	movs	r3, #0
 8001930:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001932:	2300      	movs	r3, #0
 8001934:	603b      	str	r3, [r7, #0]
 8001936:	4b20      	ldr	r3, [pc, #128]	; (80019b8 <HAL_PWREx_EnableOverDrive+0x90>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193a:	4a1f      	ldr	r2, [pc, #124]	; (80019b8 <HAL_PWREx_EnableOverDrive+0x90>)
 800193c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001940:	6413      	str	r3, [r2, #64]	; 0x40
 8001942:	4b1d      	ldr	r3, [pc, #116]	; (80019b8 <HAL_PWREx_EnableOverDrive+0x90>)
 8001944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800194a:	603b      	str	r3, [r7, #0]
 800194c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800194e:	4b1b      	ldr	r3, [pc, #108]	; (80019bc <HAL_PWREx_EnableOverDrive+0x94>)
 8001950:	2201      	movs	r2, #1
 8001952:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001954:	f7ff fac6 	bl	8000ee4 <HAL_GetTick>
 8001958:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800195a:	e009      	b.n	8001970 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800195c:	f7ff fac2 	bl	8000ee4 <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800196a:	d901      	bls.n	8001970 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800196c:	2303      	movs	r3, #3
 800196e:	e01f      	b.n	80019b0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001970:	4b13      	ldr	r3, [pc, #76]	; (80019c0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001978:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800197c:	d1ee      	bne.n	800195c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800197e:	4b11      	ldr	r3, [pc, #68]	; (80019c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001980:	2201      	movs	r2, #1
 8001982:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001984:	f7ff faae 	bl	8000ee4 <HAL_GetTick>
 8001988:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800198a:	e009      	b.n	80019a0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800198c:	f7ff faaa 	bl	8000ee4 <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800199a:	d901      	bls.n	80019a0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800199c:	2303      	movs	r3, #3
 800199e:	e007      	b.n	80019b0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80019a0:	4b07      	ldr	r3, [pc, #28]	; (80019c0 <HAL_PWREx_EnableOverDrive+0x98>)
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80019ac:	d1ee      	bne.n	800198c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80019ae:	2300      	movs	r3, #0
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40023800 	.word	0x40023800
 80019bc:	420e0040 	.word	0x420e0040
 80019c0:	40007000 	.word	0x40007000
 80019c4:	420e0044 	.word	0x420e0044

080019c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b084      	sub	sp, #16
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d101      	bne.n	80019dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e0ca      	b.n	8001b72 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019dc:	4b67      	ldr	r3, [pc, #412]	; (8001b7c <HAL_RCC_ClockConfig+0x1b4>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 030f 	and.w	r3, r3, #15
 80019e4:	683a      	ldr	r2, [r7, #0]
 80019e6:	429a      	cmp	r2, r3
 80019e8:	d90c      	bls.n	8001a04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ea:	4b64      	ldr	r3, [pc, #400]	; (8001b7c <HAL_RCC_ClockConfig+0x1b4>)
 80019ec:	683a      	ldr	r2, [r7, #0]
 80019ee:	b2d2      	uxtb	r2, r2
 80019f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019f2:	4b62      	ldr	r3, [pc, #392]	; (8001b7c <HAL_RCC_ClockConfig+0x1b4>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 030f 	and.w	r3, r3, #15
 80019fa:	683a      	ldr	r2, [r7, #0]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d001      	beq.n	8001a04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e0b6      	b.n	8001b72 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 0302 	and.w	r3, r3, #2
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d020      	beq.n	8001a52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 0304 	and.w	r3, r3, #4
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d005      	beq.n	8001a28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a1c:	4b58      	ldr	r3, [pc, #352]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	4a57      	ldr	r2, [pc, #348]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a26:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0308 	and.w	r3, r3, #8
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d005      	beq.n	8001a40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a34:	4b52      	ldr	r3, [pc, #328]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	4a51      	ldr	r2, [pc, #324]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a40:	4b4f      	ldr	r3, [pc, #316]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	494c      	ldr	r1, [pc, #304]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d044      	beq.n	8001ae8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d107      	bne.n	8001a76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a66:	4b46      	ldr	r3, [pc, #280]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d119      	bne.n	8001aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e07d      	b.n	8001b72 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d003      	beq.n	8001a86 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a82:	2b03      	cmp	r3, #3
 8001a84:	d107      	bne.n	8001a96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a86:	4b3e      	ldr	r3, [pc, #248]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d109      	bne.n	8001aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e06d      	b.n	8001b72 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a96:	4b3a      	ldr	r3, [pc, #232]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d101      	bne.n	8001aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e065      	b.n	8001b72 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aa6:	4b36      	ldr	r3, [pc, #216]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f023 0203 	bic.w	r2, r3, #3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	4933      	ldr	r1, [pc, #204]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ab8:	f7ff fa14 	bl	8000ee4 <HAL_GetTick>
 8001abc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001abe:	e00a      	b.n	8001ad6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ac0:	f7ff fa10 	bl	8000ee4 <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d901      	bls.n	8001ad6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e04d      	b.n	8001b72 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ad6:	4b2a      	ldr	r3, [pc, #168]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	f003 020c 	and.w	r2, r3, #12
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d1eb      	bne.n	8001ac0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ae8:	4b24      	ldr	r3, [pc, #144]	; (8001b7c <HAL_RCC_ClockConfig+0x1b4>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 030f 	and.w	r3, r3, #15
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d20c      	bcs.n	8001b10 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af6:	4b21      	ldr	r3, [pc, #132]	; (8001b7c <HAL_RCC_ClockConfig+0x1b4>)
 8001af8:	683a      	ldr	r2, [r7, #0]
 8001afa:	b2d2      	uxtb	r2, r2
 8001afc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001afe:	4b1f      	ldr	r3, [pc, #124]	; (8001b7c <HAL_RCC_ClockConfig+0x1b4>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 030f 	and.w	r3, r3, #15
 8001b06:	683a      	ldr	r2, [r7, #0]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d001      	beq.n	8001b10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e030      	b.n	8001b72 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0304 	and.w	r3, r3, #4
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d008      	beq.n	8001b2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b1c:	4b18      	ldr	r3, [pc, #96]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	4915      	ldr	r1, [pc, #84]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 0308 	and.w	r3, r3, #8
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d009      	beq.n	8001b4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b3a:	4b11      	ldr	r3, [pc, #68]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	691b      	ldr	r3, [r3, #16]
 8001b46:	00db      	lsls	r3, r3, #3
 8001b48:	490d      	ldr	r1, [pc, #52]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b4e:	f000 f81d 	bl	8001b8c <HAL_RCC_GetSysClockFreq>
 8001b52:	4601      	mov	r1, r0
 8001b54:	4b0a      	ldr	r3, [pc, #40]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	091b      	lsrs	r3, r3, #4
 8001b5a:	f003 030f 	and.w	r3, r3, #15
 8001b5e:	4a09      	ldr	r2, [pc, #36]	; (8001b84 <HAL_RCC_ClockConfig+0x1bc>)
 8001b60:	5cd3      	ldrb	r3, [r2, r3]
 8001b62:	fa21 f303 	lsr.w	r3, r1, r3
 8001b66:	4a08      	ldr	r2, [pc, #32]	; (8001b88 <HAL_RCC_ClockConfig+0x1c0>)
 8001b68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001b6a:	2004      	movs	r0, #4
 8001b6c:	f7ff f98a 	bl	8000e84 <HAL_InitTick>

  return HAL_OK;
 8001b70:	2300      	movs	r3, #0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3710      	adds	r7, #16
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40023c00 	.word	0x40023c00
 8001b80:	40023800 	.word	0x40023800
 8001b84:	08007628 	.word	0x08007628
 8001b88:	20000008 	.word	0x20000008

08001b8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b8e:	b087      	sub	sp, #28
 8001b90:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b92:	2300      	movs	r3, #0
 8001b94:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8001b96:	2300      	movs	r3, #0
 8001b98:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ba6:	4bc6      	ldr	r3, [pc, #792]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	f003 030c 	and.w	r3, r3, #12
 8001bae:	2b0c      	cmp	r3, #12
 8001bb0:	f200 817e 	bhi.w	8001eb0 <HAL_RCC_GetSysClockFreq+0x324>
 8001bb4:	a201      	add	r2, pc, #4	; (adr r2, 8001bbc <HAL_RCC_GetSysClockFreq+0x30>)
 8001bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bba:	bf00      	nop
 8001bbc:	08001bf1 	.word	0x08001bf1
 8001bc0:	08001eb1 	.word	0x08001eb1
 8001bc4:	08001eb1 	.word	0x08001eb1
 8001bc8:	08001eb1 	.word	0x08001eb1
 8001bcc:	08001bf7 	.word	0x08001bf7
 8001bd0:	08001eb1 	.word	0x08001eb1
 8001bd4:	08001eb1 	.word	0x08001eb1
 8001bd8:	08001eb1 	.word	0x08001eb1
 8001bdc:	08001bfd 	.word	0x08001bfd
 8001be0:	08001eb1 	.word	0x08001eb1
 8001be4:	08001eb1 	.word	0x08001eb1
 8001be8:	08001eb1 	.word	0x08001eb1
 8001bec:	08001d59 	.word	0x08001d59
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bf0:	4bb4      	ldr	r3, [pc, #720]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x338>)
 8001bf2:	613b      	str	r3, [r7, #16]
       break;
 8001bf4:	e15f      	b.n	8001eb6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bf6:	4bb4      	ldr	r3, [pc, #720]	; (8001ec8 <HAL_RCC_GetSysClockFreq+0x33c>)
 8001bf8:	613b      	str	r3, [r7, #16]
      break;
 8001bfa:	e15c      	b.n	8001eb6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bfc:	4bb0      	ldr	r3, [pc, #704]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c04:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c06:	4bae      	ldr	r3, [pc, #696]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d04a      	beq.n	8001ca8 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c12:	4bab      	ldr	r3, [pc, #684]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	099b      	lsrs	r3, r3, #6
 8001c18:	f04f 0400 	mov.w	r4, #0
 8001c1c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001c20:	f04f 0200 	mov.w	r2, #0
 8001c24:	ea03 0501 	and.w	r5, r3, r1
 8001c28:	ea04 0602 	and.w	r6, r4, r2
 8001c2c:	4629      	mov	r1, r5
 8001c2e:	4632      	mov	r2, r6
 8001c30:	f04f 0300 	mov.w	r3, #0
 8001c34:	f04f 0400 	mov.w	r4, #0
 8001c38:	0154      	lsls	r4, r2, #5
 8001c3a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c3e:	014b      	lsls	r3, r1, #5
 8001c40:	4619      	mov	r1, r3
 8001c42:	4622      	mov	r2, r4
 8001c44:	1b49      	subs	r1, r1, r5
 8001c46:	eb62 0206 	sbc.w	r2, r2, r6
 8001c4a:	f04f 0300 	mov.w	r3, #0
 8001c4e:	f04f 0400 	mov.w	r4, #0
 8001c52:	0194      	lsls	r4, r2, #6
 8001c54:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001c58:	018b      	lsls	r3, r1, #6
 8001c5a:	1a5b      	subs	r3, r3, r1
 8001c5c:	eb64 0402 	sbc.w	r4, r4, r2
 8001c60:	f04f 0100 	mov.w	r1, #0
 8001c64:	f04f 0200 	mov.w	r2, #0
 8001c68:	00e2      	lsls	r2, r4, #3
 8001c6a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001c6e:	00d9      	lsls	r1, r3, #3
 8001c70:	460b      	mov	r3, r1
 8001c72:	4614      	mov	r4, r2
 8001c74:	195b      	adds	r3, r3, r5
 8001c76:	eb44 0406 	adc.w	r4, r4, r6
 8001c7a:	f04f 0100 	mov.w	r1, #0
 8001c7e:	f04f 0200 	mov.w	r2, #0
 8001c82:	0262      	lsls	r2, r4, #9
 8001c84:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001c88:	0259      	lsls	r1, r3, #9
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	4614      	mov	r4, r2
 8001c8e:	4618      	mov	r0, r3
 8001c90:	4621      	mov	r1, r4
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	f04f 0400 	mov.w	r4, #0
 8001c98:	461a      	mov	r2, r3
 8001c9a:	4623      	mov	r3, r4
 8001c9c:	f7fe ff50 	bl	8000b40 <__aeabi_uldivmod>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	460c      	mov	r4, r1
 8001ca4:	617b      	str	r3, [r7, #20]
 8001ca6:	e049      	b.n	8001d3c <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ca8:	4b85      	ldr	r3, [pc, #532]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	099b      	lsrs	r3, r3, #6
 8001cae:	f04f 0400 	mov.w	r4, #0
 8001cb2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001cb6:	f04f 0200 	mov.w	r2, #0
 8001cba:	ea03 0501 	and.w	r5, r3, r1
 8001cbe:	ea04 0602 	and.w	r6, r4, r2
 8001cc2:	4629      	mov	r1, r5
 8001cc4:	4632      	mov	r2, r6
 8001cc6:	f04f 0300 	mov.w	r3, #0
 8001cca:	f04f 0400 	mov.w	r4, #0
 8001cce:	0154      	lsls	r4, r2, #5
 8001cd0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001cd4:	014b      	lsls	r3, r1, #5
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4622      	mov	r2, r4
 8001cda:	1b49      	subs	r1, r1, r5
 8001cdc:	eb62 0206 	sbc.w	r2, r2, r6
 8001ce0:	f04f 0300 	mov.w	r3, #0
 8001ce4:	f04f 0400 	mov.w	r4, #0
 8001ce8:	0194      	lsls	r4, r2, #6
 8001cea:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001cee:	018b      	lsls	r3, r1, #6
 8001cf0:	1a5b      	subs	r3, r3, r1
 8001cf2:	eb64 0402 	sbc.w	r4, r4, r2
 8001cf6:	f04f 0100 	mov.w	r1, #0
 8001cfa:	f04f 0200 	mov.w	r2, #0
 8001cfe:	00e2      	lsls	r2, r4, #3
 8001d00:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001d04:	00d9      	lsls	r1, r3, #3
 8001d06:	460b      	mov	r3, r1
 8001d08:	4614      	mov	r4, r2
 8001d0a:	195b      	adds	r3, r3, r5
 8001d0c:	eb44 0406 	adc.w	r4, r4, r6
 8001d10:	f04f 0100 	mov.w	r1, #0
 8001d14:	f04f 0200 	mov.w	r2, #0
 8001d18:	02a2      	lsls	r2, r4, #10
 8001d1a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001d1e:	0299      	lsls	r1, r3, #10
 8001d20:	460b      	mov	r3, r1
 8001d22:	4614      	mov	r4, r2
 8001d24:	4618      	mov	r0, r3
 8001d26:	4621      	mov	r1, r4
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	f04f 0400 	mov.w	r4, #0
 8001d2e:	461a      	mov	r2, r3
 8001d30:	4623      	mov	r3, r4
 8001d32:	f7fe ff05 	bl	8000b40 <__aeabi_uldivmod>
 8001d36:	4603      	mov	r3, r0
 8001d38:	460c      	mov	r4, r1
 8001d3a:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d3c:	4b60      	ldr	r3, [pc, #384]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	0c1b      	lsrs	r3, r3, #16
 8001d42:	f003 0303 	and.w	r3, r3, #3
 8001d46:	3301      	adds	r3, #1
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8001d4c:	697a      	ldr	r2, [r7, #20]
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d54:	613b      	str	r3, [r7, #16]
      break;
 8001d56:	e0ae      	b.n	8001eb6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d58:	4b59      	ldr	r3, [pc, #356]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d60:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d62:	4b57      	ldr	r3, [pc, #348]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d04a      	beq.n	8001e04 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d6e:	4b54      	ldr	r3, [pc, #336]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	099b      	lsrs	r3, r3, #6
 8001d74:	f04f 0400 	mov.w	r4, #0
 8001d78:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001d7c:	f04f 0200 	mov.w	r2, #0
 8001d80:	ea03 0501 	and.w	r5, r3, r1
 8001d84:	ea04 0602 	and.w	r6, r4, r2
 8001d88:	4629      	mov	r1, r5
 8001d8a:	4632      	mov	r2, r6
 8001d8c:	f04f 0300 	mov.w	r3, #0
 8001d90:	f04f 0400 	mov.w	r4, #0
 8001d94:	0154      	lsls	r4, r2, #5
 8001d96:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001d9a:	014b      	lsls	r3, r1, #5
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	4622      	mov	r2, r4
 8001da0:	1b49      	subs	r1, r1, r5
 8001da2:	eb62 0206 	sbc.w	r2, r2, r6
 8001da6:	f04f 0300 	mov.w	r3, #0
 8001daa:	f04f 0400 	mov.w	r4, #0
 8001dae:	0194      	lsls	r4, r2, #6
 8001db0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001db4:	018b      	lsls	r3, r1, #6
 8001db6:	1a5b      	subs	r3, r3, r1
 8001db8:	eb64 0402 	sbc.w	r4, r4, r2
 8001dbc:	f04f 0100 	mov.w	r1, #0
 8001dc0:	f04f 0200 	mov.w	r2, #0
 8001dc4:	00e2      	lsls	r2, r4, #3
 8001dc6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001dca:	00d9      	lsls	r1, r3, #3
 8001dcc:	460b      	mov	r3, r1
 8001dce:	4614      	mov	r4, r2
 8001dd0:	195b      	adds	r3, r3, r5
 8001dd2:	eb44 0406 	adc.w	r4, r4, r6
 8001dd6:	f04f 0100 	mov.w	r1, #0
 8001dda:	f04f 0200 	mov.w	r2, #0
 8001dde:	0262      	lsls	r2, r4, #9
 8001de0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001de4:	0259      	lsls	r1, r3, #9
 8001de6:	460b      	mov	r3, r1
 8001de8:	4614      	mov	r4, r2
 8001dea:	4618      	mov	r0, r3
 8001dec:	4621      	mov	r1, r4
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	f04f 0400 	mov.w	r4, #0
 8001df4:	461a      	mov	r2, r3
 8001df6:	4623      	mov	r3, r4
 8001df8:	f7fe fea2 	bl	8000b40 <__aeabi_uldivmod>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	460c      	mov	r4, r1
 8001e00:	617b      	str	r3, [r7, #20]
 8001e02:	e049      	b.n	8001e98 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e04:	4b2e      	ldr	r3, [pc, #184]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	099b      	lsrs	r3, r3, #6
 8001e0a:	f04f 0400 	mov.w	r4, #0
 8001e0e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001e12:	f04f 0200 	mov.w	r2, #0
 8001e16:	ea03 0501 	and.w	r5, r3, r1
 8001e1a:	ea04 0602 	and.w	r6, r4, r2
 8001e1e:	4629      	mov	r1, r5
 8001e20:	4632      	mov	r2, r6
 8001e22:	f04f 0300 	mov.w	r3, #0
 8001e26:	f04f 0400 	mov.w	r4, #0
 8001e2a:	0154      	lsls	r4, r2, #5
 8001e2c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001e30:	014b      	lsls	r3, r1, #5
 8001e32:	4619      	mov	r1, r3
 8001e34:	4622      	mov	r2, r4
 8001e36:	1b49      	subs	r1, r1, r5
 8001e38:	eb62 0206 	sbc.w	r2, r2, r6
 8001e3c:	f04f 0300 	mov.w	r3, #0
 8001e40:	f04f 0400 	mov.w	r4, #0
 8001e44:	0194      	lsls	r4, r2, #6
 8001e46:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001e4a:	018b      	lsls	r3, r1, #6
 8001e4c:	1a5b      	subs	r3, r3, r1
 8001e4e:	eb64 0402 	sbc.w	r4, r4, r2
 8001e52:	f04f 0100 	mov.w	r1, #0
 8001e56:	f04f 0200 	mov.w	r2, #0
 8001e5a:	00e2      	lsls	r2, r4, #3
 8001e5c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001e60:	00d9      	lsls	r1, r3, #3
 8001e62:	460b      	mov	r3, r1
 8001e64:	4614      	mov	r4, r2
 8001e66:	195b      	adds	r3, r3, r5
 8001e68:	eb44 0406 	adc.w	r4, r4, r6
 8001e6c:	f04f 0100 	mov.w	r1, #0
 8001e70:	f04f 0200 	mov.w	r2, #0
 8001e74:	02a2      	lsls	r2, r4, #10
 8001e76:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001e7a:	0299      	lsls	r1, r3, #10
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	4614      	mov	r4, r2
 8001e80:	4618      	mov	r0, r3
 8001e82:	4621      	mov	r1, r4
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f04f 0400 	mov.w	r4, #0
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	4623      	mov	r3, r4
 8001e8e:	f7fe fe57 	bl	8000b40 <__aeabi_uldivmod>
 8001e92:	4603      	mov	r3, r0
 8001e94:	460c      	mov	r4, r1
 8001e96:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001e98:	4b09      	ldr	r3, [pc, #36]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	0f1b      	lsrs	r3, r3, #28
 8001e9e:	f003 0307 	and.w	r3, r3, #7
 8001ea2:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8001ea4:	697a      	ldr	r2, [r7, #20]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eac:	613b      	str	r3, [r7, #16]
      break;
 8001eae:	e002      	b.n	8001eb6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001eb0:	4b04      	ldr	r3, [pc, #16]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x338>)
 8001eb2:	613b      	str	r3, [r7, #16]
      break;
 8001eb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001eb6:	693b      	ldr	r3, [r7, #16]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	371c      	adds	r7, #28
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	00f42400 	.word	0x00f42400
 8001ec8:	007a1200 	.word	0x007a1200

08001ecc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b086      	sub	sp, #24
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0301 	and.w	r3, r3, #1
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	f000 8083 	beq.w	8001fec <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001ee6:	4b95      	ldr	r3, [pc, #596]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f003 030c 	and.w	r3, r3, #12
 8001eee:	2b04      	cmp	r3, #4
 8001ef0:	d019      	beq.n	8001f26 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001ef2:	4b92      	ldr	r3, [pc, #584]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001efa:	2b08      	cmp	r3, #8
 8001efc:	d106      	bne.n	8001f0c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001efe:	4b8f      	ldr	r3, [pc, #572]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f0a:	d00c      	beq.n	8001f26 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f0c:	4b8b      	ldr	r3, [pc, #556]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001f14:	2b0c      	cmp	r3, #12
 8001f16:	d112      	bne.n	8001f3e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f18:	4b88      	ldr	r3, [pc, #544]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f24:	d10b      	bne.n	8001f3e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f26:	4b85      	ldr	r3, [pc, #532]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d05b      	beq.n	8001fea <HAL_RCC_OscConfig+0x11e>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d157      	bne.n	8001fea <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e216      	b.n	800236c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f46:	d106      	bne.n	8001f56 <HAL_RCC_OscConfig+0x8a>
 8001f48:	4b7c      	ldr	r3, [pc, #496]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a7b      	ldr	r2, [pc, #492]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001f4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f52:	6013      	str	r3, [r2, #0]
 8001f54:	e01d      	b.n	8001f92 <HAL_RCC_OscConfig+0xc6>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f5e:	d10c      	bne.n	8001f7a <HAL_RCC_OscConfig+0xae>
 8001f60:	4b76      	ldr	r3, [pc, #472]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a75      	ldr	r2, [pc, #468]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001f66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f6a:	6013      	str	r3, [r2, #0]
 8001f6c:	4b73      	ldr	r3, [pc, #460]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a72      	ldr	r2, [pc, #456]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001f72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f76:	6013      	str	r3, [r2, #0]
 8001f78:	e00b      	b.n	8001f92 <HAL_RCC_OscConfig+0xc6>
 8001f7a:	4b70      	ldr	r3, [pc, #448]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a6f      	ldr	r2, [pc, #444]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001f80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f84:	6013      	str	r3, [r2, #0]
 8001f86:	4b6d      	ldr	r3, [pc, #436]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a6c      	ldr	r2, [pc, #432]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001f8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f90:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d013      	beq.n	8001fc2 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f9a:	f7fe ffa3 	bl	8000ee4 <HAL_GetTick>
 8001f9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fa0:	e008      	b.n	8001fb4 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fa2:	f7fe ff9f 	bl	8000ee4 <HAL_GetTick>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	2b64      	cmp	r3, #100	; 0x64
 8001fae:	d901      	bls.n	8001fb4 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	e1db      	b.n	800236c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fb4:	4b61      	ldr	r3, [pc, #388]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d0f0      	beq.n	8001fa2 <HAL_RCC_OscConfig+0xd6>
 8001fc0:	e014      	b.n	8001fec <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc2:	f7fe ff8f 	bl	8000ee4 <HAL_GetTick>
 8001fc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fc8:	e008      	b.n	8001fdc <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fca:	f7fe ff8b 	bl	8000ee4 <HAL_GetTick>
 8001fce:	4602      	mov	r2, r0
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	1ad3      	subs	r3, r2, r3
 8001fd4:	2b64      	cmp	r3, #100	; 0x64
 8001fd6:	d901      	bls.n	8001fdc <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	e1c7      	b.n	800236c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fdc:	4b57      	ldr	r3, [pc, #348]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d1f0      	bne.n	8001fca <HAL_RCC_OscConfig+0xfe>
 8001fe8:	e000      	b.n	8001fec <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fea:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f003 0302 	and.w	r3, r3, #2
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d06f      	beq.n	80020d8 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001ff8:	4b50      	ldr	r3, [pc, #320]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	f003 030c 	and.w	r3, r3, #12
 8002000:	2b00      	cmp	r3, #0
 8002002:	d017      	beq.n	8002034 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002004:	4b4d      	ldr	r3, [pc, #308]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800200c:	2b08      	cmp	r3, #8
 800200e:	d105      	bne.n	800201c <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002010:	4b4a      	ldr	r3, [pc, #296]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d00b      	beq.n	8002034 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800201c:	4b47      	ldr	r3, [pc, #284]	; (800213c <HAL_RCC_OscConfig+0x270>)
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002024:	2b0c      	cmp	r3, #12
 8002026:	d11c      	bne.n	8002062 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002028:	4b44      	ldr	r3, [pc, #272]	; (800213c <HAL_RCC_OscConfig+0x270>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d116      	bne.n	8002062 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002034:	4b41      	ldr	r3, [pc, #260]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0302 	and.w	r3, r3, #2
 800203c:	2b00      	cmp	r3, #0
 800203e:	d005      	beq.n	800204c <HAL_RCC_OscConfig+0x180>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	2b01      	cmp	r3, #1
 8002046:	d001      	beq.n	800204c <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	e18f      	b.n	800236c <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800204c:	4b3b      	ldr	r3, [pc, #236]	; (800213c <HAL_RCC_OscConfig+0x270>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	691b      	ldr	r3, [r3, #16]
 8002058:	00db      	lsls	r3, r3, #3
 800205a:	4938      	ldr	r1, [pc, #224]	; (800213c <HAL_RCC_OscConfig+0x270>)
 800205c:	4313      	orrs	r3, r2
 800205e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002060:	e03a      	b.n	80020d8 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d020      	beq.n	80020ac <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800206a:	4b35      	ldr	r3, [pc, #212]	; (8002140 <HAL_RCC_OscConfig+0x274>)
 800206c:	2201      	movs	r2, #1
 800206e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002070:	f7fe ff38 	bl	8000ee4 <HAL_GetTick>
 8002074:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002076:	e008      	b.n	800208a <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002078:	f7fe ff34 	bl	8000ee4 <HAL_GetTick>
 800207c:	4602      	mov	r2, r0
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	2b02      	cmp	r3, #2
 8002084:	d901      	bls.n	800208a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e170      	b.n	800236c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800208a:	4b2c      	ldr	r3, [pc, #176]	; (800213c <HAL_RCC_OscConfig+0x270>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	2b00      	cmp	r3, #0
 8002094:	d0f0      	beq.n	8002078 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002096:	4b29      	ldr	r3, [pc, #164]	; (800213c <HAL_RCC_OscConfig+0x270>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	691b      	ldr	r3, [r3, #16]
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	4925      	ldr	r1, [pc, #148]	; (800213c <HAL_RCC_OscConfig+0x270>)
 80020a6:	4313      	orrs	r3, r2
 80020a8:	600b      	str	r3, [r1, #0]
 80020aa:	e015      	b.n	80020d8 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020ac:	4b24      	ldr	r3, [pc, #144]	; (8002140 <HAL_RCC_OscConfig+0x274>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020b2:	f7fe ff17 	bl	8000ee4 <HAL_GetTick>
 80020b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020b8:	e008      	b.n	80020cc <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020ba:	f7fe ff13 	bl	8000ee4 <HAL_GetTick>
 80020be:	4602      	mov	r2, r0
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d901      	bls.n	80020cc <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e14f      	b.n	800236c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020cc:	4b1b      	ldr	r3, [pc, #108]	; (800213c <HAL_RCC_OscConfig+0x270>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 0302 	and.w	r3, r3, #2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d1f0      	bne.n	80020ba <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0308 	and.w	r3, r3, #8
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d037      	beq.n	8002154 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	695b      	ldr	r3, [r3, #20]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d016      	beq.n	800211a <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020ec:	4b15      	ldr	r3, [pc, #84]	; (8002144 <HAL_RCC_OscConfig+0x278>)
 80020ee:	2201      	movs	r2, #1
 80020f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020f2:	f7fe fef7 	bl	8000ee4 <HAL_GetTick>
 80020f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020f8:	e008      	b.n	800210c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020fa:	f7fe fef3 	bl	8000ee4 <HAL_GetTick>
 80020fe:	4602      	mov	r2, r0
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	1ad3      	subs	r3, r2, r3
 8002104:	2b02      	cmp	r3, #2
 8002106:	d901      	bls.n	800210c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002108:	2303      	movs	r3, #3
 800210a:	e12f      	b.n	800236c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800210c:	4b0b      	ldr	r3, [pc, #44]	; (800213c <HAL_RCC_OscConfig+0x270>)
 800210e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002110:	f003 0302 	and.w	r3, r3, #2
 8002114:	2b00      	cmp	r3, #0
 8002116:	d0f0      	beq.n	80020fa <HAL_RCC_OscConfig+0x22e>
 8002118:	e01c      	b.n	8002154 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800211a:	4b0a      	ldr	r3, [pc, #40]	; (8002144 <HAL_RCC_OscConfig+0x278>)
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002120:	f7fe fee0 	bl	8000ee4 <HAL_GetTick>
 8002124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002126:	e00f      	b.n	8002148 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002128:	f7fe fedc 	bl	8000ee4 <HAL_GetTick>
 800212c:	4602      	mov	r2, r0
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	2b02      	cmp	r3, #2
 8002134:	d908      	bls.n	8002148 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e118      	b.n	800236c <HAL_RCC_OscConfig+0x4a0>
 800213a:	bf00      	nop
 800213c:	40023800 	.word	0x40023800
 8002140:	42470000 	.word	0x42470000
 8002144:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002148:	4b8a      	ldr	r3, [pc, #552]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 800214a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800214c:	f003 0302 	and.w	r3, r3, #2
 8002150:	2b00      	cmp	r3, #0
 8002152:	d1e9      	bne.n	8002128 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0304 	and.w	r3, r3, #4
 800215c:	2b00      	cmp	r3, #0
 800215e:	f000 8097 	beq.w	8002290 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002162:	2300      	movs	r3, #0
 8002164:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002166:	4b83      	ldr	r3, [pc, #524]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 8002168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800216e:	2b00      	cmp	r3, #0
 8002170:	d10f      	bne.n	8002192 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	60fb      	str	r3, [r7, #12]
 8002176:	4b7f      	ldr	r3, [pc, #508]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 8002178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217a:	4a7e      	ldr	r2, [pc, #504]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 800217c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002180:	6413      	str	r3, [r2, #64]	; 0x40
 8002182:	4b7c      	ldr	r3, [pc, #496]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 8002184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002186:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800218a:	60fb      	str	r3, [r7, #12]
 800218c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800218e:	2301      	movs	r3, #1
 8002190:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002192:	4b79      	ldr	r3, [pc, #484]	; (8002378 <HAL_RCC_OscConfig+0x4ac>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800219a:	2b00      	cmp	r3, #0
 800219c:	d118      	bne.n	80021d0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800219e:	4b76      	ldr	r3, [pc, #472]	; (8002378 <HAL_RCC_OscConfig+0x4ac>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a75      	ldr	r2, [pc, #468]	; (8002378 <HAL_RCC_OscConfig+0x4ac>)
 80021a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021aa:	f7fe fe9b 	bl	8000ee4 <HAL_GetTick>
 80021ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b0:	e008      	b.n	80021c4 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021b2:	f7fe fe97 	bl	8000ee4 <HAL_GetTick>
 80021b6:	4602      	mov	r2, r0
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d901      	bls.n	80021c4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80021c0:	2303      	movs	r3, #3
 80021c2:	e0d3      	b.n	800236c <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c4:	4b6c      	ldr	r3, [pc, #432]	; (8002378 <HAL_RCC_OscConfig+0x4ac>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d0f0      	beq.n	80021b2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d106      	bne.n	80021e6 <HAL_RCC_OscConfig+0x31a>
 80021d8:	4b66      	ldr	r3, [pc, #408]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 80021da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021dc:	4a65      	ldr	r2, [pc, #404]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 80021de:	f043 0301 	orr.w	r3, r3, #1
 80021e2:	6713      	str	r3, [r2, #112]	; 0x70
 80021e4:	e01c      	b.n	8002220 <HAL_RCC_OscConfig+0x354>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	2b05      	cmp	r3, #5
 80021ec:	d10c      	bne.n	8002208 <HAL_RCC_OscConfig+0x33c>
 80021ee:	4b61      	ldr	r3, [pc, #388]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 80021f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021f2:	4a60      	ldr	r2, [pc, #384]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 80021f4:	f043 0304 	orr.w	r3, r3, #4
 80021f8:	6713      	str	r3, [r2, #112]	; 0x70
 80021fa:	4b5e      	ldr	r3, [pc, #376]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 80021fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021fe:	4a5d      	ldr	r2, [pc, #372]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 8002200:	f043 0301 	orr.w	r3, r3, #1
 8002204:	6713      	str	r3, [r2, #112]	; 0x70
 8002206:	e00b      	b.n	8002220 <HAL_RCC_OscConfig+0x354>
 8002208:	4b5a      	ldr	r3, [pc, #360]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 800220a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800220c:	4a59      	ldr	r2, [pc, #356]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 800220e:	f023 0301 	bic.w	r3, r3, #1
 8002212:	6713      	str	r3, [r2, #112]	; 0x70
 8002214:	4b57      	ldr	r3, [pc, #348]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 8002216:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002218:	4a56      	ldr	r2, [pc, #344]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 800221a:	f023 0304 	bic.w	r3, r3, #4
 800221e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d015      	beq.n	8002254 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002228:	f7fe fe5c 	bl	8000ee4 <HAL_GetTick>
 800222c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800222e:	e00a      	b.n	8002246 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002230:	f7fe fe58 	bl	8000ee4 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	f241 3288 	movw	r2, #5000	; 0x1388
 800223e:	4293      	cmp	r3, r2
 8002240:	d901      	bls.n	8002246 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e092      	b.n	800236c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002246:	4b4b      	ldr	r3, [pc, #300]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 8002248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800224a:	f003 0302 	and.w	r3, r3, #2
 800224e:	2b00      	cmp	r3, #0
 8002250:	d0ee      	beq.n	8002230 <HAL_RCC_OscConfig+0x364>
 8002252:	e014      	b.n	800227e <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002254:	f7fe fe46 	bl	8000ee4 <HAL_GetTick>
 8002258:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800225a:	e00a      	b.n	8002272 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800225c:	f7fe fe42 	bl	8000ee4 <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	f241 3288 	movw	r2, #5000	; 0x1388
 800226a:	4293      	cmp	r3, r2
 800226c:	d901      	bls.n	8002272 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e07c      	b.n	800236c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002272:	4b40      	ldr	r3, [pc, #256]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 8002274:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002276:	f003 0302 	and.w	r3, r3, #2
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1ee      	bne.n	800225c <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800227e:	7dfb      	ldrb	r3, [r7, #23]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d105      	bne.n	8002290 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002284:	4b3b      	ldr	r3, [pc, #236]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 8002286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002288:	4a3a      	ldr	r2, [pc, #232]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 800228a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800228e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d068      	beq.n	800236a <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002298:	4b36      	ldr	r3, [pc, #216]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 030c 	and.w	r3, r3, #12
 80022a0:	2b08      	cmp	r3, #8
 80022a2:	d060      	beq.n	8002366 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	699b      	ldr	r3, [r3, #24]
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d145      	bne.n	8002338 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ac:	4b33      	ldr	r3, [pc, #204]	; (800237c <HAL_RCC_OscConfig+0x4b0>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b2:	f7fe fe17 	bl	8000ee4 <HAL_GetTick>
 80022b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022b8:	e008      	b.n	80022cc <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022ba:	f7fe fe13 	bl	8000ee4 <HAL_GetTick>
 80022be:	4602      	mov	r2, r0
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	2b02      	cmp	r3, #2
 80022c6:	d901      	bls.n	80022cc <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80022c8:	2303      	movs	r3, #3
 80022ca:	e04f      	b.n	800236c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022cc:	4b29      	ldr	r3, [pc, #164]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d1f0      	bne.n	80022ba <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	69da      	ldr	r2, [r3, #28]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a1b      	ldr	r3, [r3, #32]
 80022e0:	431a      	orrs	r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e6:	019b      	lsls	r3, r3, #6
 80022e8:	431a      	orrs	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ee:	085b      	lsrs	r3, r3, #1
 80022f0:	3b01      	subs	r3, #1
 80022f2:	041b      	lsls	r3, r3, #16
 80022f4:	431a      	orrs	r2, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022fa:	061b      	lsls	r3, r3, #24
 80022fc:	431a      	orrs	r2, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002302:	071b      	lsls	r3, r3, #28
 8002304:	491b      	ldr	r1, [pc, #108]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 8002306:	4313      	orrs	r3, r2
 8002308:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800230a:	4b1c      	ldr	r3, [pc, #112]	; (800237c <HAL_RCC_OscConfig+0x4b0>)
 800230c:	2201      	movs	r2, #1
 800230e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002310:	f7fe fde8 	bl	8000ee4 <HAL_GetTick>
 8002314:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002316:	e008      	b.n	800232a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002318:	f7fe fde4 	bl	8000ee4 <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b02      	cmp	r3, #2
 8002324:	d901      	bls.n	800232a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e020      	b.n	800236c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800232a:	4b12      	ldr	r3, [pc, #72]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d0f0      	beq.n	8002318 <HAL_RCC_OscConfig+0x44c>
 8002336:	e018      	b.n	800236a <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002338:	4b10      	ldr	r3, [pc, #64]	; (800237c <HAL_RCC_OscConfig+0x4b0>)
 800233a:	2200      	movs	r2, #0
 800233c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800233e:	f7fe fdd1 	bl	8000ee4 <HAL_GetTick>
 8002342:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002344:	e008      	b.n	8002358 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002346:	f7fe fdcd 	bl	8000ee4 <HAL_GetTick>
 800234a:	4602      	mov	r2, r0
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	2b02      	cmp	r3, #2
 8002352:	d901      	bls.n	8002358 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8002354:	2303      	movs	r3, #3
 8002356:	e009      	b.n	800236c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002358:	4b06      	ldr	r3, [pc, #24]	; (8002374 <HAL_RCC_OscConfig+0x4a8>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002360:	2b00      	cmp	r3, #0
 8002362:	d1f0      	bne.n	8002346 <HAL_RCC_OscConfig+0x47a>
 8002364:	e001      	b.n	800236a <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e000      	b.n	800236c <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800236a:	2300      	movs	r3, #0
}
 800236c:	4618      	mov	r0, r3
 800236e:	3718      	adds	r7, #24
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	40023800 	.word	0x40023800
 8002378:	40007000 	.word	0x40007000
 800237c:	42470060 	.word	0x42470060

08002380 <LL_ADC_REG_SetSequencerLength>:
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800238e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	431a      	orrs	r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800239a:	bf00      	nop
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr

080023a6 <LL_ADC_INJ_SetSequencerLength>:
  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
{
 80023a6:	b480      	push	{r7}
 80023a8:	b083      	sub	sp, #12
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
 80023ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->JSQR, ADC_JSQR_JL, SequencerNbRanks);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023b4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	431a      	orrs	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	639a      	str	r2, [r3, #56]	; 0x38
}
 80023c0:	bf00      	nop
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr

080023cc <LL_ADC_IsEnabled>:
  * @rmtoll CR2      ADON           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b083      	sub	sp, #12
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	f003 0301 	and.w	r3, r3, #1
 80023dc:	2b01      	cmp	r3, #1
 80023de:	bf0c      	ite	eq
 80023e0:	2301      	moveq	r3, #1
 80023e2:	2300      	movne	r3, #0
 80023e4:	b2db      	uxtb	r3, r3
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
	...

080023f4 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 80023f4:	b590      	push	{r4, r7, lr}
 80023f6:	b085      	sub	sp, #20
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80023fe:	2300      	movs	r3, #0
 8002400:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 serie, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0U)
 8002402:	481c      	ldr	r0, [pc, #112]	; (8002474 <LL_ADC_CommonInit+0x80>)
 8002404:	f7ff ffe2 	bl	80023cc <LL_ADC_IsEnabled>
 8002408:	4604      	mov	r4, r0
 800240a:	481b      	ldr	r0, [pc, #108]	; (8002478 <LL_ADC_CommonInit+0x84>)
 800240c:	f7ff ffde 	bl	80023cc <LL_ADC_IsEnabled>
 8002410:	4603      	mov	r3, r0
 8002412:	431c      	orrs	r4, r3
 8002414:	4819      	ldr	r0, [pc, #100]	; (800247c <LL_ADC_CommonInit+0x88>)
 8002416:	f7ff ffd9 	bl	80023cc <LL_ADC_IsEnabled>
 800241a:	4603      	mov	r3, r0
 800241c:	4323      	orrs	r3, r4
 800241e:	2b00      	cmp	r3, #0
 8002420:	d120      	bne.n	8002464 <LL_ADC_CommonInit+0x70>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d012      	beq.n	8002450 <LL_ADC_CommonInit+0x5c>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685a      	ldr	r2, [r3, #4]
 800242e:	4b14      	ldr	r3, [pc, #80]	; (8002480 <LL_ADC_CommonInit+0x8c>)
 8002430:	4013      	ands	r3, r2
 8002432:	683a      	ldr	r2, [r7, #0]
 8002434:	6811      	ldr	r1, [r2, #0]
 8002436:	683a      	ldr	r2, [r7, #0]
 8002438:	6852      	ldr	r2, [r2, #4]
 800243a:	4311      	orrs	r1, r2
 800243c:	683a      	ldr	r2, [r7, #0]
 800243e:	6892      	ldr	r2, [r2, #8]
 8002440:	4311      	orrs	r1, r2
 8002442:	683a      	ldr	r2, [r7, #0]
 8002444:	68d2      	ldr	r2, [r2, #12]
 8002446:	430a      	orrs	r2, r1
 8002448:	431a      	orrs	r2, r3
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	605a      	str	r2, [r3, #4]
 800244e:	e00b      	b.n	8002468 <LL_ADC_CommonInit+0x74>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	685a      	ldr	r2, [r3, #4]
 8002454:	4b0a      	ldr	r3, [pc, #40]	; (8002480 <LL_ADC_CommonInit+0x8c>)
 8002456:	4013      	ands	r3, r2
 8002458:	683a      	ldr	r2, [r7, #0]
 800245a:	6812      	ldr	r2, [r2, #0]
 800245c:	431a      	orrs	r2, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	605a      	str	r2, [r3, #4]
 8002462:	e001      	b.n	8002468 <LL_ADC_CommonInit+0x74>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8002468:	7bfb      	ldrb	r3, [r7, #15]
}
 800246a:	4618      	mov	r0, r3
 800246c:	3714      	adds	r7, #20
 800246e:	46bd      	mov	sp, r7
 8002470:	bd90      	pop	{r4, r7, pc}
 8002472:	bf00      	nop
 8002474:	40012000 	.word	0x40012000
 8002478:	40012100 	.word	0x40012100
 800247c:	40012200 	.word	0x40012200
 8002480:	fffc10e0 	.word	0xfffc10e0

08002484 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800248e:	2300      	movs	r3, #0
 8002490:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f7ff ff9a 	bl	80023cc <LL_ADC_IsEnabled>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d117      	bne.n	80024ce <LL_ADC_Init+0x4a>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80024a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024aa:	683a      	ldr	r2, [r7, #0]
 80024ac:	6811      	ldr	r1, [r2, #0]
 80024ae:	683a      	ldr	r2, [r7, #0]
 80024b0:	6892      	ldr	r2, [r2, #8]
 80024b2:	430a      	orrs	r2, r1
 80024b4:	431a      	orrs	r2, r3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	605a      	str	r2, [r3, #4]
              ,
                 ADC_InitStruct->Resolution
               | ADC_InitStruct->SequencersScanMode
              );
    
    MODIFY_REG(ADCx->CR2,
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	431a      	orrs	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	609a      	str	r2, [r3, #8]
 80024cc:	e001      	b.n	80024d2 <LL_ADC_Init+0x4e>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80024d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3710      	adds	r7, #16
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}

080024dc <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b084      	sub	sp, #16
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80024e6:	2300      	movs	r3, #0
 80024e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_CONTINUOUS_MODE(ADC_REG_InitStruct->ContinuousMode));
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7ff ff6e 	bl	80023cc <LL_ADC_IsEnabled>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d131      	bne.n	800255a <LL_ADC_REG_Init+0x7e>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 serie, ADC trigger edge is set when starting       */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d00c      	beq.n	8002518 <LL_ADC_REG_Init+0x3c>
    {
      MODIFY_REG(ADCx->CR1,
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	6859      	ldr	r1, [r3, #4]
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	430b      	orrs	r3, r1
 8002510:	431a      	orrs	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	605a      	str	r2, [r3, #4]
 8002516:	e008      	b.n	800252a <LL_ADC_REG_Init+0x4e>
                 | ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	431a      	orrs	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	605a      	str	r2, [r3, #4]
                   ADC_REG_InitStruct->SequencerLength
                 | LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }
    
    MODIFY_REG(ADCx->CR2,
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	689a      	ldr	r2, [r3, #8]
 800252e:	4b0e      	ldr	r3, [pc, #56]	; (8002568 <LL_ADC_REG_Init+0x8c>)
 8002530:	4013      	ands	r3, r2
 8002532:	683a      	ldr	r2, [r7, #0]
 8002534:	6812      	ldr	r2, [r2, #0]
 8002536:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
 800253a:	683a      	ldr	r2, [r7, #0]
 800253c:	68d2      	ldr	r2, [r2, #12]
 800253e:	4311      	orrs	r1, r2
 8002540:	683a      	ldr	r2, [r7, #0]
 8002542:	6912      	ldr	r2, [r2, #16]
 8002544:	430a      	orrs	r2, r1
 8002546:	431a      	orrs	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	4619      	mov	r1, r3
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	f7ff ff14 	bl	8002380 <LL_ADC_REG_SetSequencerLength>
 8002558:	e001      	b.n	800255e <LL_ADC_REG_Init+0x82>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800255e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002560:	4618      	mov	r0, r3
 8002562:	3710      	adds	r7, #16
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	c0fffcfd 	.word	0xc0fffcfd

0800256c <LL_ADC_INJ_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_INJ_Init(ADC_TypeDef *ADCx, LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002576:	2300      	movs	r3, #0
 8002578:	73fb      	strb	r3, [r7, #15]
  }
  assert_param(IS_LL_ADC_INJ_TRIG_AUTO(ADC_INJ_InitStruct->TrigAuto));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f7ff ff26 	bl	80023cc <LL_ADC_IsEnabled>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d12b      	bne.n	80025de <LL_ADC_INJ_Init+0x72>
    /*    - Set ADC group injected conversion trigger: independent or         */
    /*      from ADC group regular                                            */
    /* Note: On this STM32 serie, ADC trigger edge is set when starting       */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_INJ_StartConversionExtTrig().      */
    if(ADC_INJ_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d00c      	beq.n	80025a8 <LL_ADC_INJ_Init+0x3c>
    {
      MODIFY_REG(ADCx->CR1,
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f423 52a0 	bic.w	r2, r3, #5120	; 0x1400
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	6899      	ldr	r1, [r3, #8]
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	430b      	orrs	r3, r1
 80025a0:	431a      	orrs	r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	605a      	str	r2, [r3, #4]
 80025a6:	e008      	b.n	80025ba <LL_ADC_INJ_Init+0x4e>
                 | ADC_INJ_InitStruct->TrigAuto
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f423 52a0 	bic.w	r2, r3, #5120	; 0x1400
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	431a      	orrs	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	605a      	str	r2, [r3, #4]
                   LL_ADC_REG_SEQ_DISCONT_DISABLE
                 | ADC_INJ_InitStruct->TrigAuto
                );
    }
    
    MODIFY_REG(ADCx->CR2,
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80025ca:	431a      	orrs	r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_INJ_SetSequencerLength(ADCx, ADC_INJ_InitStruct->SequencerLength);
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	4619      	mov	r1, r3
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f7ff fee5 	bl	80023a6 <LL_ADC_INJ_SetSequencerLength>
 80025dc:	e001      	b.n	80025e2 <LL_ADC_INJ_Init+0x76>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80025e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3710      	adds	r7, #16
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 80025f4:	4b05      	ldr	r3, [pc, #20]	; (800260c <LL_EXTI_EnableIT_0_31+0x20>)
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	4904      	ldr	r1, [pc, #16]	; (800260c <LL_EXTI_EnableIT_0_31+0x20>)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	600b      	str	r3, [r1, #0]
}
 8002600:	bf00      	nop
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr
 800260c:	40013c00 	.word	0x40013c00

08002610 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8002618:	4b06      	ldr	r3, [pc, #24]	; (8002634 <LL_EXTI_DisableIT_0_31+0x24>)
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	43db      	mvns	r3, r3
 8002620:	4904      	ldr	r1, [pc, #16]	; (8002634 <LL_EXTI_DisableIT_0_31+0x24>)
 8002622:	4013      	ands	r3, r2
 8002624:	600b      	str	r3, [r1, #0]
}
 8002626:	bf00      	nop
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	40013c00 	.word	0x40013c00

08002638 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8002640:	4b05      	ldr	r3, [pc, #20]	; (8002658 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002642:	685a      	ldr	r2, [r3, #4]
 8002644:	4904      	ldr	r1, [pc, #16]	; (8002658 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4313      	orrs	r3, r2
 800264a:	604b      	str	r3, [r1, #4]

}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr
 8002658:	40013c00 	.word	0x40013c00

0800265c <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8002664:	4b06      	ldr	r3, [pc, #24]	; (8002680 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002666:	685a      	ldr	r2, [r3, #4]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	43db      	mvns	r3, r3
 800266c:	4904      	ldr	r1, [pc, #16]	; (8002680 <LL_EXTI_DisableEvent_0_31+0x24>)
 800266e:	4013      	ands	r3, r2
 8002670:	604b      	str	r3, [r1, #4]
}
 8002672:	bf00      	nop
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	40013c00 	.word	0x40013c00

08002684 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 800268c:	4b05      	ldr	r3, [pc, #20]	; (80026a4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800268e:	689a      	ldr	r2, [r3, #8]
 8002690:	4904      	ldr	r1, [pc, #16]	; (80026a4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4313      	orrs	r3, r2
 8002696:	608b      	str	r3, [r1, #8]

}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	40013c00 	.word	0x40013c00

080026a8 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 80026b0:	4b06      	ldr	r3, [pc, #24]	; (80026cc <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80026b2:	689a      	ldr	r2, [r3, #8]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	43db      	mvns	r3, r3
 80026b8:	4904      	ldr	r1, [pc, #16]	; (80026cc <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80026ba:	4013      	ands	r3, r2
 80026bc:	608b      	str	r3, [r1, #8]

}
 80026be:	bf00      	nop
 80026c0:	370c      	adds	r7, #12
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	40013c00 	.word	0x40013c00

080026d0 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 80026d8:	4b05      	ldr	r3, [pc, #20]	; (80026f0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80026da:	68da      	ldr	r2, [r3, #12]
 80026dc:	4904      	ldr	r1, [pc, #16]	; (80026f0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	60cb      	str	r3, [r1, #12]
}
 80026e4:	bf00      	nop
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	40013c00 	.word	0x40013c00

080026f4 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 80026fc:	4b06      	ldr	r3, [pc, #24]	; (8002718 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80026fe:	68da      	ldr	r2, [r3, #12]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	43db      	mvns	r3, r3
 8002704:	4904      	ldr	r1, [pc, #16]	; (8002718 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002706:	4013      	ands	r3, r2
 8002708:	60cb      	str	r3, [r1, #12]
}
 800270a:	bf00      	nop
 800270c:	370c      	adds	r7, #12
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	40013c00 	.word	0x40013c00

0800271c <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8002724:	2300      	movs	r3, #0
 8002726:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	791b      	ldrb	r3, [r3, #4]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d060      	beq.n	80027f2 <LL_EXTI_Init+0xd6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d067      	beq.n	8002808 <LL_EXTI_Init+0xec>
    {
      switch (EXTI_InitStruct->Mode)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	795b      	ldrb	r3, [r3, #5]
 800273c:	2b01      	cmp	r3, #1
 800273e:	d00e      	beq.n	800275e <LL_EXTI_Init+0x42>
 8002740:	2b02      	cmp	r3, #2
 8002742:	d017      	beq.n	8002774 <LL_EXTI_Init+0x58>
 8002744:	2b00      	cmp	r3, #0
 8002746:	d120      	bne.n	800278a <LL_EXTI_Init+0x6e>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff ff85 	bl	800265c <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4618      	mov	r0, r3
 8002758:	f7ff ff48 	bl	80025ec <LL_EXTI_EnableIT_0_31>
          break;
 800275c:	e018      	b.n	8002790 <LL_EXTI_Init+0x74>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4618      	mov	r0, r3
 8002764:	f7ff ff54 	bl	8002610 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4618      	mov	r0, r3
 800276e:	f7ff ff63 	bl	8002638 <LL_EXTI_EnableEvent_0_31>
          break;
 8002772:	e00d      	b.n	8002790 <LL_EXTI_Init+0x74>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4618      	mov	r0, r3
 800277a:	f7ff ff37 	bl	80025ec <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4618      	mov	r0, r3
 8002784:	f7ff ff58 	bl	8002638 <LL_EXTI_EnableEvent_0_31>
          break;
 8002788:	e002      	b.n	8002790 <LL_EXTI_Init+0x74>
        default:
          status = ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	73fb      	strb	r3, [r7, #15]
          break;
 800278e:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	799b      	ldrb	r3, [r3, #6]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d037      	beq.n	8002808 <LL_EXTI_Init+0xec>
      {
        switch (EXTI_InitStruct->Trigger)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	799b      	ldrb	r3, [r3, #6]
 800279c:	2b02      	cmp	r3, #2
 800279e:	d00e      	beq.n	80027be <LL_EXTI_Init+0xa2>
 80027a0:	2b03      	cmp	r3, #3
 80027a2:	d017      	beq.n	80027d4 <LL_EXTI_Init+0xb8>
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d120      	bne.n	80027ea <LL_EXTI_Init+0xce>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff ffa1 	bl	80026f4 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7ff ff64 	bl	8002684 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80027bc:	e025      	b.n	800280a <LL_EXTI_Init+0xee>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7ff ff70 	bl	80026a8 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7ff ff7f 	bl	80026d0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80027d2:	e01a      	b.n	800280a <LL_EXTI_Init+0xee>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4618      	mov	r0, r3
 80027da:	f7ff ff53 	bl	8002684 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7ff ff74 	bl	80026d0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80027e8:	e00f      	b.n	800280a <LL_EXTI_Init+0xee>
          default:
            status = ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	73fb      	strb	r3, [r7, #15]
            break;
 80027ee:	bf00      	nop
 80027f0:	e00b      	b.n	800280a <LL_EXTI_Init+0xee>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4618      	mov	r0, r3
 80027f8:	f7ff ff0a 	bl	8002610 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4618      	mov	r0, r3
 8002802:	f7ff ff2b 	bl	800265c <LL_EXTI_DisableEvent_0_31>
 8002806:	e000      	b.n	800280a <LL_EXTI_Init+0xee>
      }
 8002808:	bf00      	nop
  }
  return status;
 800280a:	7bfb      	ldrb	r3, [r7, #15]
}
 800280c:	4618      	mov	r0, r3
 800280e:	3710      	adds	r7, #16
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}

08002814 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8002814:	b480      	push	{r7}
 8002816:	b089      	sub	sp, #36	; 0x24
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	fa93 f3a3 	rbit	r3, r3
 800282e:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	fab3 f383 	clz	r3, r3
 8002836:	b2db      	uxtb	r3, r3
 8002838:	005b      	lsls	r3, r3, #1
 800283a:	2103      	movs	r1, #3
 800283c:	fa01 f303 	lsl.w	r3, r1, r3
 8002840:	43db      	mvns	r3, r3
 8002842:	401a      	ands	r2, r3
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	fa93 f3a3 	rbit	r3, r3
 800284e:	61bb      	str	r3, [r7, #24]
  return result;
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	fab3 f383 	clz	r3, r3
 8002856:	b2db      	uxtb	r3, r3
 8002858:	005b      	lsls	r3, r3, #1
 800285a:	6879      	ldr	r1, [r7, #4]
 800285c:	fa01 f303 	lsl.w	r3, r1, r3
 8002860:	431a      	orrs	r2, r3
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	601a      	str	r2, [r3, #0]
}
 8002866:	bf00      	nop
 8002868:	3724      	adds	r7, #36	; 0x24
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr

08002872 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8002872:	b480      	push	{r7}
 8002874:	b085      	sub	sp, #20
 8002876:	af00      	add	r7, sp, #0
 8002878:	60f8      	str	r0, [r7, #12]
 800287a:	60b9      	str	r1, [r7, #8]
 800287c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	43db      	mvns	r3, r3
 8002886:	401a      	ands	r2, r3
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	6879      	ldr	r1, [r7, #4]
 800288c:	fb01 f303 	mul.w	r3, r1, r3
 8002890:	431a      	orrs	r2, r3
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	605a      	str	r2, [r3, #4]
}
 8002896:	bf00      	nop
 8002898:	3714      	adds	r7, #20
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr

080028a2 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80028a2:	b480      	push	{r7}
 80028a4:	b089      	sub	sp, #36	; 0x24
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	60f8      	str	r0, [r7, #12]
 80028aa:	60b9      	str	r1, [r7, #8]
 80028ac:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	689a      	ldr	r2, [r3, #8]
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	fa93 f3a3 	rbit	r3, r3
 80028bc:	613b      	str	r3, [r7, #16]
  return result;
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	fab3 f383 	clz	r3, r3
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	005b      	lsls	r3, r3, #1
 80028c8:	2103      	movs	r1, #3
 80028ca:	fa01 f303 	lsl.w	r3, r1, r3
 80028ce:	43db      	mvns	r3, r3
 80028d0:	401a      	ands	r2, r3
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	fa93 f3a3 	rbit	r3, r3
 80028dc:	61bb      	str	r3, [r7, #24]
  return result;
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	fab3 f383 	clz	r3, r3
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	6879      	ldr	r1, [r7, #4]
 80028ea:	fa01 f303 	lsl.w	r3, r1, r3
 80028ee:	431a      	orrs	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 80028f4:	bf00      	nop
 80028f6:	3724      	adds	r7, #36	; 0x24
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr

08002900 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8002900:	b480      	push	{r7}
 8002902:	b089      	sub	sp, #36	; 0x24
 8002904:	af00      	add	r7, sp, #0
 8002906:	60f8      	str	r0, [r7, #12]
 8002908:	60b9      	str	r1, [r7, #8]
 800290a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	68da      	ldr	r2, [r3, #12]
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	fa93 f3a3 	rbit	r3, r3
 800291a:	613b      	str	r3, [r7, #16]
  return result;
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	fab3 f383 	clz	r3, r3
 8002922:	b2db      	uxtb	r3, r3
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	2103      	movs	r1, #3
 8002928:	fa01 f303 	lsl.w	r3, r1, r3
 800292c:	43db      	mvns	r3, r3
 800292e:	401a      	ands	r2, r3
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	fa93 f3a3 	rbit	r3, r3
 800293a:	61bb      	str	r3, [r7, #24]
  return result;
 800293c:	69bb      	ldr	r3, [r7, #24]
 800293e:	fab3 f383 	clz	r3, r3
 8002942:	b2db      	uxtb	r3, r3
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	6879      	ldr	r1, [r7, #4]
 8002948:	fa01 f303 	lsl.w	r3, r1, r3
 800294c:	431a      	orrs	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	60da      	str	r2, [r3, #12]
}
 8002952:	bf00      	nop
 8002954:	3724      	adds	r7, #36	; 0x24
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr

0800295e <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800295e:	b480      	push	{r7}
 8002960:	b089      	sub	sp, #36	; 0x24
 8002962:	af00      	add	r7, sp, #0
 8002964:	60f8      	str	r0, [r7, #12]
 8002966:	60b9      	str	r1, [r7, #8]
 8002968:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6a1a      	ldr	r2, [r3, #32]
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	fa93 f3a3 	rbit	r3, r3
 8002978:	613b      	str	r3, [r7, #16]
  return result;
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	fab3 f383 	clz	r3, r3
 8002980:	b2db      	uxtb	r3, r3
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	210f      	movs	r1, #15
 8002986:	fa01 f303 	lsl.w	r3, r1, r3
 800298a:	43db      	mvns	r3, r3
 800298c:	401a      	ands	r2, r3
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002992:	69fb      	ldr	r3, [r7, #28]
 8002994:	fa93 f3a3 	rbit	r3, r3
 8002998:	61bb      	str	r3, [r7, #24]
  return result;
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	fab3 f383 	clz	r3, r3
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	6879      	ldr	r1, [r7, #4]
 80029a6:	fa01 f303 	lsl.w	r3, r1, r3
 80029aa:	431a      	orrs	r2, r3
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 80029b0:	bf00      	nop
 80029b2:	3724      	adds	r7, #36	; 0x24
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80029bc:	b480      	push	{r7}
 80029be:	b089      	sub	sp, #36	; 0x24
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	60f8      	str	r0, [r7, #12]
 80029c4:	60b9      	str	r1, [r7, #8]
 80029c6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	0a1b      	lsrs	r3, r3, #8
 80029d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	fa93 f3a3 	rbit	r3, r3
 80029d8:	613b      	str	r3, [r7, #16]
  return result;
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	fab3 f383 	clz	r3, r3
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	210f      	movs	r1, #15
 80029e6:	fa01 f303 	lsl.w	r3, r1, r3
 80029ea:	43db      	mvns	r3, r3
 80029ec:	401a      	ands	r2, r3
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	0a1b      	lsrs	r3, r3, #8
 80029f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	fa93 f3a3 	rbit	r3, r3
 80029fa:	61bb      	str	r3, [r7, #24]
  return result;
 80029fc:	69bb      	ldr	r3, [r7, #24]
 80029fe:	fab3 f383 	clz	r3, r3
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	6879      	ldr	r1, [r7, #4]
 8002a08:	fa01 f303 	lsl.w	r3, r1, r3
 8002a0c:	431a      	orrs	r2, r3
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8002a12:	bf00      	nop
 8002a14:	3724      	adds	r7, #36	; 0x24
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr

08002a1e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002a1e:	b580      	push	{r7, lr}
 8002a20:	b088      	sub	sp, #32
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	6078      	str	r0, [r7, #4]
 8002a26:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	fa93 f3a3 	rbit	r3, r3
 8002a3c:	613b      	str	r3, [r7, #16]
  return result;
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	fab3 f383 	clz	r3, r3
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002a48:	e049      	b.n	8002ade <LL_GPIO_Init+0xc0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	2101      	movs	r1, #1
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	fa01 f303 	lsl.w	r3, r1, r3
 8002a56:	4013      	ands	r3, r2
 8002a58:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 8002a5a:	69bb      	ldr	r3, [r7, #24]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d03b      	beq.n	8002ad8 <LL_GPIO_Init+0xba>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	461a      	mov	r2, r3
 8002a66:	69b9      	ldr	r1, [r7, #24]
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	f7ff fed3 	bl	8002814 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d003      	beq.n	8002a7e <LL_GPIO_Init+0x60>
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d106      	bne.n	8002a8c <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	461a      	mov	r2, r3
 8002a84:	69b9      	ldr	r1, [r7, #24]
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f7ff ff0b 	bl	80028a2 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	691b      	ldr	r3, [r3, #16]
 8002a90:	461a      	mov	r2, r3
 8002a92:	69b9      	ldr	r1, [r7, #24]
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f7ff ff33 	bl	8002900 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d11a      	bne.n	8002ad8 <LL_GPIO_Init+0xba>
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	fa93 f3a3 	rbit	r3, r3
 8002aac:	60bb      	str	r3, [r7, #8]
  return result;
 8002aae:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8002ab0:	fab3 f383 	clz	r3, r3
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2b07      	cmp	r3, #7
 8002ab8:	d807      	bhi.n	8002aca <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	695b      	ldr	r3, [r3, #20]
 8002abe:	461a      	mov	r2, r3
 8002ac0:	69b9      	ldr	r1, [r7, #24]
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f7ff ff4b 	bl	800295e <LL_GPIO_SetAFPin_0_7>
 8002ac8:	e006      	b.n	8002ad8 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	695b      	ldr	r3, [r3, #20]
 8002ace:	461a      	mov	r2, r3
 8002ad0:	69b9      	ldr	r1, [r7, #24]
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f7ff ff72 	bl	80029bc <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	3301      	adds	r3, #1
 8002adc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d1ae      	bne.n	8002a4a <LL_GPIO_Init+0x2c>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d003      	beq.n	8002afc <LL_GPIO_Init+0xde>
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d107      	bne.n	8002b0c <LL_GPIO_Init+0xee>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	6819      	ldr	r1, [r3, #0]
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	461a      	mov	r2, r3
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f7ff feb3 	bl	8002872 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3720      	adds	r7, #32
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
	...

08002b18 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002b1c:	4b04      	ldr	r3, [pc, #16]	; (8002b30 <LL_RCC_GetSysClkSource+0x18>)
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f003 030c 	and.w	r3, r3, #12
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	40023800 	.word	0x40023800

08002b34 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002b38:	4b04      	ldr	r3, [pc, #16]	; (8002b4c <LL_RCC_GetAHBPrescaler+0x18>)
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	40023800 	.word	0x40023800

08002b50 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002b54:	4b04      	ldr	r3, [pc, #16]	; (8002b68 <LL_RCC_GetAPB1Prescaler+0x18>)
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	40023800 	.word	0x40023800

08002b6c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002b70:	4b04      	ldr	r3, [pc, #16]	; (8002b84 <LL_RCC_GetAPB2Prescaler+0x18>)
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	40023800 	.word	0x40023800

08002b88 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002b8c:	4b04      	ldr	r3, [pc, #16]	; (8002ba0 <LL_RCC_PLL_GetMainSource+0x18>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	40023800 	.word	0x40023800

08002ba4 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002ba8:	4b04      	ldr	r3, [pc, #16]	; (8002bbc <LL_RCC_PLL_GetN+0x18>)
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	099b      	lsrs	r3, r3, #6
 8002bae:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr
 8002bbc:	40023800 	.word	0x40023800

08002bc0 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8002bc4:	4b04      	ldr	r3, [pc, #16]	; (8002bd8 <LL_RCC_PLL_GetP+0x18>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	40023800 	.word	0x40023800

08002bdc <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002be0:	4b04      	ldr	r3, [pc, #16]	; (8002bf4 <LL_RCC_PLL_GetR+0x18>)
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	40023800 	.word	0x40023800

08002bf8 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002bfc:	4b04      	ldr	r3, [pc, #16]	; (8002c10 <LL_RCC_PLL_GetDivider+0x18>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	40023800 	.word	0x40023800

08002c14 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002c1c:	f000 f820 	bl	8002c60 <RCC_GetSystemClockFreq>
 8002c20:	4602      	mov	r2, r0
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f000 f85c 	bl	8002ce8 <RCC_GetHCLKClockFreq>
 8002c30:	4602      	mov	r2, r0
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f000 f86a 	bl	8002d14 <RCC_GetPCLK1ClockFreq>
 8002c40:	4602      	mov	r2, r0
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f000 f876 	bl	8002d3c <RCC_GetPCLK2ClockFreq>
 8002c50:	4602      	mov	r2, r0
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	60da      	str	r2, [r3, #12]
}
 8002c56:	bf00      	nop
 8002c58:	3708      	adds	r7, #8
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
	...

08002c60 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8002c66:	2300      	movs	r3, #0
 8002c68:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002c6a:	f7ff ff55 	bl	8002b18 <LL_RCC_GetSysClkSource>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b0c      	cmp	r3, #12
 8002c72:	d82d      	bhi.n	8002cd0 <RCC_GetSystemClockFreq+0x70>
 8002c74:	a201      	add	r2, pc, #4	; (adr r2, 8002c7c <RCC_GetSystemClockFreq+0x1c>)
 8002c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c7a:	bf00      	nop
 8002c7c:	08002cb1 	.word	0x08002cb1
 8002c80:	08002cd1 	.word	0x08002cd1
 8002c84:	08002cd1 	.word	0x08002cd1
 8002c88:	08002cd1 	.word	0x08002cd1
 8002c8c:	08002cb7 	.word	0x08002cb7
 8002c90:	08002cd1 	.word	0x08002cd1
 8002c94:	08002cd1 	.word	0x08002cd1
 8002c98:	08002cd1 	.word	0x08002cd1
 8002c9c:	08002cbd 	.word	0x08002cbd
 8002ca0:	08002cd1 	.word	0x08002cd1
 8002ca4:	08002cd1 	.word	0x08002cd1
 8002ca8:	08002cd1 	.word	0x08002cd1
 8002cac:	08002cc7 	.word	0x08002cc7
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002cb0:	4b0b      	ldr	r3, [pc, #44]	; (8002ce0 <RCC_GetSystemClockFreq+0x80>)
 8002cb2:	607b      	str	r3, [r7, #4]
      break;
 8002cb4:	e00f      	b.n	8002cd6 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002cb6:	4b0b      	ldr	r3, [pc, #44]	; (8002ce4 <RCC_GetSystemClockFreq+0x84>)
 8002cb8:	607b      	str	r3, [r7, #4]
      break;
 8002cba:	e00c      	b.n	8002cd6 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8002cbc:	2008      	movs	r0, #8
 8002cbe:	f000 f851 	bl	8002d64 <RCC_PLL_GetFreqDomain_SYS>
 8002cc2:	6078      	str	r0, [r7, #4]
      break;
 8002cc4:	e007      	b.n	8002cd6 <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 8002cc6:	200c      	movs	r0, #12
 8002cc8:	f000 f84c 	bl	8002d64 <RCC_PLL_GetFreqDomain_SYS>
 8002ccc:	6078      	str	r0, [r7, #4]
      break;
 8002cce:	e002      	b.n	8002cd6 <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8002cd0:	4b03      	ldr	r3, [pc, #12]	; (8002ce0 <RCC_GetSystemClockFreq+0x80>)
 8002cd2:	607b      	str	r3, [r7, #4]
      break;
 8002cd4:	bf00      	nop
  }

  return frequency;
 8002cd6:	687b      	ldr	r3, [r7, #4]
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	3708      	adds	r7, #8
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	00f42400 	.word	0x00f42400
 8002ce4:	007a1200 	.word	0x007a1200

08002ce8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002cf0:	f7ff ff20 	bl	8002b34 <LL_RCC_GetAHBPrescaler>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	091b      	lsrs	r3, r3, #4
 8002cf8:	f003 030f 	and.w	r3, r3, #15
 8002cfc:	4a04      	ldr	r2, [pc, #16]	; (8002d10 <RCC_GetHCLKClockFreq+0x28>)
 8002cfe:	5cd3      	ldrb	r3, [r2, r3]
 8002d00:	461a      	mov	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	40d3      	lsrs	r3, r2
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3708      	adds	r7, #8
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	08007628 	.word	0x08007628

08002d14 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002d1c:	f7ff ff18 	bl	8002b50 <LL_RCC_GetAPB1Prescaler>
 8002d20:	4603      	mov	r3, r0
 8002d22:	0a9b      	lsrs	r3, r3, #10
 8002d24:	4a04      	ldr	r2, [pc, #16]	; (8002d38 <RCC_GetPCLK1ClockFreq+0x24>)
 8002d26:	5cd3      	ldrb	r3, [r2, r3]
 8002d28:	461a      	mov	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	40d3      	lsrs	r3, r2
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	08007638 	.word	0x08007638

08002d3c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002d44:	f7ff ff12 	bl	8002b6c <LL_RCC_GetAPB2Prescaler>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	0b5b      	lsrs	r3, r3, #13
 8002d4c:	4a04      	ldr	r2, [pc, #16]	; (8002d60 <RCC_GetPCLK2ClockFreq+0x24>)
 8002d4e:	5cd3      	ldrb	r3, [r2, r3]
 8002d50:	461a      	mov	r2, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	40d3      	lsrs	r3, r2
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3708      	adds	r7, #8
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	08007638 	.word	0x08007638

08002d64 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8002d64:	b590      	push	{r4, r7, lr}
 8002d66:	b087      	sub	sp, #28
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	617b      	str	r3, [r7, #20]
 8002d70:	2300      	movs	r3, #0
 8002d72:	60fb      	str	r3, [r7, #12]
 8002d74:	2300      	movs	r3, #0
 8002d76:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002d78:	f7ff ff06 	bl	8002b88 <LL_RCC_PLL_GetMainSource>
 8002d7c:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d003      	beq.n	8002d8c <RCC_PLL_GetFreqDomain_SYS+0x28>
 8002d84:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d88:	d003      	beq.n	8002d92 <RCC_PLL_GetFreqDomain_SYS+0x2e>
 8002d8a:	e005      	b.n	8002d98 <RCC_PLL_GetFreqDomain_SYS+0x34>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002d8c:	4b1b      	ldr	r3, [pc, #108]	; (8002dfc <RCC_PLL_GetFreqDomain_SYS+0x98>)
 8002d8e:	617b      	str	r3, [r7, #20]
      break;
 8002d90:	e005      	b.n	8002d9e <RCC_PLL_GetFreqDomain_SYS+0x3a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002d92:	4b1b      	ldr	r3, [pc, #108]	; (8002e00 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8002d94:	617b      	str	r3, [r7, #20]
      break;
 8002d96:	e002      	b.n	8002d9e <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
      pllinputfreq = HSI_VALUE;
 8002d98:	4b18      	ldr	r3, [pc, #96]	; (8002dfc <RCC_PLL_GetFreqDomain_SYS+0x98>)
 8002d9a:	617b      	str	r3, [r7, #20]
      break;
 8002d9c:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2b08      	cmp	r3, #8
 8002da2:	d114      	bne.n	8002dce <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002da4:	f7ff ff28 	bl	8002bf8 <LL_RCC_PLL_GetDivider>
 8002da8:	4602      	mov	r2, r0
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	fbb3 f4f2 	udiv	r4, r3, r2
 8002db0:	f7ff fef8 	bl	8002ba4 <LL_RCC_PLL_GetN>
 8002db4:	4603      	mov	r3, r0
 8002db6:	fb03 f404 	mul.w	r4, r3, r4
 8002dba:	f7ff ff01 	bl	8002bc0 <LL_RCC_PLL_GetP>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	0c1b      	lsrs	r3, r3, #16
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	fbb4 f3f3 	udiv	r3, r4, r3
 8002dca:	613b      	str	r3, [r7, #16]
 8002dcc:	e011      	b.n	8002df2 <RCC_PLL_GetFreqDomain_SYS+0x8e>
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002dce:	f7ff ff13 	bl	8002bf8 <LL_RCC_PLL_GetDivider>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	fbb3 f4f2 	udiv	r4, r3, r2
 8002dda:	f7ff fee3 	bl	8002ba4 <LL_RCC_PLL_GetN>
 8002dde:	4603      	mov	r3, r0
 8002de0:	fb03 f404 	mul.w	r4, r3, r4
 8002de4:	f7ff fefa 	bl	8002bdc <LL_RCC_PLL_GetR>
 8002de8:	4603      	mov	r3, r0
 8002dea:	0f1b      	lsrs	r3, r3, #28
 8002dec:	fbb4 f3f3 	udiv	r3, r4, r3
 8002df0:	613b      	str	r3, [r7, #16]
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8002df2:	693b      	ldr	r3, [r7, #16]
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	371c      	adds	r7, #28
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd90      	pop	{r4, r7, pc}
 8002dfc:	00f42400 	.word	0x00f42400
 8002e00:	007a1200 	.word	0x007a1200

08002e04 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	683a      	ldr	r2, [r7, #0]
 8002e12:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e14:	bf00      	nop
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	683a      	ldr	r2, [r7, #0]
 8002e2e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002e30:	bf00      	nop
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
 8002e44:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	683a      	ldr	r2, [r7, #0]
 8002e4a:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002e4c:	bf00      	nop
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	683a      	ldr	r2, [r7, #0]
 8002e66:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	683a      	ldr	r2, [r7, #0]
 8002e82:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002e84:	bf00      	nop
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	683a      	ldr	r2, [r7, #0]
 8002e9e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002ea0:	bf00      	nop
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	683a      	ldr	r2, [r7, #0]
 8002eba:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	695b      	ldr	r3, [r3, #20]
 8002ed4:	f043 0201 	orr.w	r2, r3, #1
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	615a      	str	r2, [r3, #20]
}
 8002edc:	bf00      	nop
 8002ede:	370c      	adds	r7, #12
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a3d      	ldr	r2, [pc, #244]	; (8002ff0 <LL_TIM_Init+0x108>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d013      	beq.n	8002f28 <LL_TIM_Init+0x40>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f06:	d00f      	beq.n	8002f28 <LL_TIM_Init+0x40>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4a3a      	ldr	r2, [pc, #232]	; (8002ff4 <LL_TIM_Init+0x10c>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d00b      	beq.n	8002f28 <LL_TIM_Init+0x40>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a39      	ldr	r2, [pc, #228]	; (8002ff8 <LL_TIM_Init+0x110>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d007      	beq.n	8002f28 <LL_TIM_Init+0x40>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a38      	ldr	r2, [pc, #224]	; (8002ffc <LL_TIM_Init+0x114>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d003      	beq.n	8002f28 <LL_TIM_Init+0x40>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4a37      	ldr	r2, [pc, #220]	; (8003000 <LL_TIM_Init+0x118>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d106      	bne.n	8002f36 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a2d      	ldr	r2, [pc, #180]	; (8002ff0 <LL_TIM_Init+0x108>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d02b      	beq.n	8002f96 <LL_TIM_Init+0xae>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f44:	d027      	beq.n	8002f96 <LL_TIM_Init+0xae>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a2a      	ldr	r2, [pc, #168]	; (8002ff4 <LL_TIM_Init+0x10c>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d023      	beq.n	8002f96 <LL_TIM_Init+0xae>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a29      	ldr	r2, [pc, #164]	; (8002ff8 <LL_TIM_Init+0x110>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d01f      	beq.n	8002f96 <LL_TIM_Init+0xae>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a28      	ldr	r2, [pc, #160]	; (8002ffc <LL_TIM_Init+0x114>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d01b      	beq.n	8002f96 <LL_TIM_Init+0xae>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a27      	ldr	r2, [pc, #156]	; (8003000 <LL_TIM_Init+0x118>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d017      	beq.n	8002f96 <LL_TIM_Init+0xae>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a26      	ldr	r2, [pc, #152]	; (8003004 <LL_TIM_Init+0x11c>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d013      	beq.n	8002f96 <LL_TIM_Init+0xae>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a25      	ldr	r2, [pc, #148]	; (8003008 <LL_TIM_Init+0x120>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d00f      	beq.n	8002f96 <LL_TIM_Init+0xae>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a24      	ldr	r2, [pc, #144]	; (800300c <LL_TIM_Init+0x124>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d00b      	beq.n	8002f96 <LL_TIM_Init+0xae>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a23      	ldr	r2, [pc, #140]	; (8003010 <LL_TIM_Init+0x128>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d007      	beq.n	8002f96 <LL_TIM_Init+0xae>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a22      	ldr	r2, [pc, #136]	; (8003014 <LL_TIM_Init+0x12c>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d003      	beq.n	8002f96 <LL_TIM_Init+0xae>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a21      	ldr	r2, [pc, #132]	; (8003018 <LL_TIM_Init+0x130>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d106      	bne.n	8002fa4 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	68fa      	ldr	r2, [r7, #12]
 8002fa8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	4619      	mov	r1, r3
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f7ff ff35 	bl	8002e20 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	881b      	ldrh	r3, [r3, #0]
 8002fba:	4619      	mov	r1, r3
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	f7ff ff21 	bl	8002e04 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a0a      	ldr	r2, [pc, #40]	; (8002ff0 <LL_TIM_Init+0x108>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d003      	beq.n	8002fd2 <LL_TIM_Init+0xea>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	4a0c      	ldr	r2, [pc, #48]	; (8003000 <LL_TIM_Init+0x118>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d105      	bne.n	8002fde <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	7c1b      	ldrb	r3, [r3, #16]
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	f7ff ff2f 	bl	8002e3c <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f7ff ff72 	bl	8002ec8 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8002fe4:	2300      	movs	r3, #0
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	40010000 	.word	0x40010000
 8002ff4:	40000400 	.word	0x40000400
 8002ff8:	40000800 	.word	0x40000800
 8002ffc:	40000c00 	.word	0x40000c00
 8003000:	40010400 	.word	0x40010400
 8003004:	40014000 	.word	0x40014000
 8003008:	40014400 	.word	0x40014400
 800300c:	40014800 	.word	0x40014800
 8003010:	40001800 	.word	0x40001800
 8003014:	40001c00 	.word	0x40001c00
 8003018:	40002000 	.word	0x40002000

0800301c <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	2b10      	cmp	r3, #16
 8003030:	d012      	beq.n	8003058 <LL_TIM_OC_Init+0x3c>
 8003032:	2b10      	cmp	r3, #16
 8003034:	d802      	bhi.n	800303c <LL_TIM_OC_Init+0x20>
 8003036:	2b01      	cmp	r3, #1
 8003038:	d007      	beq.n	800304a <LL_TIM_OC_Init+0x2e>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800303a:	e022      	b.n	8003082 <LL_TIM_OC_Init+0x66>
  switch (Channel)
 800303c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003040:	d011      	beq.n	8003066 <LL_TIM_OC_Init+0x4a>
 8003042:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003046:	d015      	beq.n	8003074 <LL_TIM_OC_Init+0x58>
      break;
 8003048:	e01b      	b.n	8003082 <LL_TIM_OC_Init+0x66>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800304a:	6879      	ldr	r1, [r7, #4]
 800304c:	68f8      	ldr	r0, [r7, #12]
 800304e:	f000 f867 	bl	8003120 <OC1Config>
 8003052:	4603      	mov	r3, r0
 8003054:	75fb      	strb	r3, [r7, #23]
      break;
 8003056:	e014      	b.n	8003082 <LL_TIM_OC_Init+0x66>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8003058:	6879      	ldr	r1, [r7, #4]
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f000 f8cc 	bl	80031f8 <OC2Config>
 8003060:	4603      	mov	r3, r0
 8003062:	75fb      	strb	r3, [r7, #23]
      break;
 8003064:	e00d      	b.n	8003082 <LL_TIM_OC_Init+0x66>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8003066:	6879      	ldr	r1, [r7, #4]
 8003068:	68f8      	ldr	r0, [r7, #12]
 800306a:	f000 f935 	bl	80032d8 <OC3Config>
 800306e:	4603      	mov	r3, r0
 8003070:	75fb      	strb	r3, [r7, #23]
      break;
 8003072:	e006      	b.n	8003082 <LL_TIM_OC_Init+0x66>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8003074:	6879      	ldr	r1, [r7, #4]
 8003076:	68f8      	ldr	r0, [r7, #12]
 8003078:	f000 f99e 	bl	80033b8 <OC4Config>
 800307c:	4603      	mov	r3, r0
 800307e:	75fb      	strb	r3, [r7, #23]
      break;
 8003080:	bf00      	nop
  }

  return result;
 8003082:	7dfb      	ldrb	r3, [r7, #23]
}
 8003084:	4618      	mov	r0, r3
 8003086:	3718      	adds	r7, #24
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 800308c:	b480      	push	{r7}
 800308e:	b085      	sub	sp, #20
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8003096:	2300      	movs	r3, #0
 8003098:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80030a0:	683a      	ldr	r2, [r7, #0]
 80030a2:	7b12      	ldrb	r2, [r2, #12]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80030d8:	683a      	ldr	r2, [r7, #0]
 80030da:	89d2      	ldrh	r2, [r2, #14]
 80030dc:	4313      	orrs	r3, r2
 80030de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	691b      	ldr	r3, [r3, #16]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	695b      	ldr	r3, [r3, #20]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	4313      	orrs	r3, r2
 8003108:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	68fa      	ldr	r2, [r7, #12]
 800310e:	645a      	str	r2, [r3, #68]	; 0x44

  return SUCCESS;
 8003110:	2300      	movs	r3, #0
}
 8003112:	4618      	mov	r0, r3
 8003114:	3714      	adds	r7, #20
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr
	...

08003120 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6a1b      	ldr	r3, [r3, #32]
 800312e:	f023 0201 	bic.w	r2, r3, #1
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6a1b      	ldr	r3, [r3, #32]
 800313a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	699b      	ldr	r3, [r3, #24]
 8003146:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f023 0303 	bic.w	r3, r3, #3
 800314e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4313      	orrs	r3, r2
 800315c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	f023 0202 	bic.w	r2, r3, #2
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	691b      	ldr	r3, [r3, #16]
 8003168:	4313      	orrs	r3, r2
 800316a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	f023 0201 	bic.w	r2, r3, #1
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	4313      	orrs	r3, r2
 8003178:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4a1c      	ldr	r2, [pc, #112]	; (80031f0 <OC1Config+0xd0>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d003      	beq.n	800318a <OC1Config+0x6a>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	4a1b      	ldr	r2, [pc, #108]	; (80031f4 <OC1Config+0xd4>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d11e      	bne.n	80031c8 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	f023 0208 	bic.w	r2, r3, #8
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	695b      	ldr	r3, [r3, #20]
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	4313      	orrs	r3, r2
 8003198:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	f023 0204 	bic.w	r2, r3, #4
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	4313      	orrs	r3, r2
 80031a8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	699b      	ldr	r3, [r3, #24]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	69db      	ldr	r3, [r3, #28]
 80031c2:	005b      	lsls	r3, r3, #1
 80031c4:	4313      	orrs	r3, r2
 80031c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	693a      	ldr	r2, [r7, #16]
 80031cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	68fa      	ldr	r2, [r7, #12]
 80031d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	4619      	mov	r1, r3
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f7ff fe3c 	bl	8002e58 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	697a      	ldr	r2, [r7, #20]
 80031e4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3718      	adds	r7, #24
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	40010000 	.word	0x40010000
 80031f4:	40010400 	.word	0x40010400

080031f8 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b086      	sub	sp, #24
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6a1b      	ldr	r3, [r3, #32]
 8003206:	f023 0210 	bic.w	r2, r3, #16
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6a1b      	ldr	r3, [r3, #32]
 8003212:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	699b      	ldr	r3, [r3, #24]
 800321e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003226:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	021b      	lsls	r3, r3, #8
 8003234:	4313      	orrs	r3, r2
 8003236:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	f023 0220 	bic.w	r2, r3, #32
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	011b      	lsls	r3, r3, #4
 8003244:	4313      	orrs	r3, r2
 8003246:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	f023 0210 	bic.w	r2, r3, #16
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	011b      	lsls	r3, r3, #4
 8003254:	4313      	orrs	r3, r2
 8003256:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a1d      	ldr	r2, [pc, #116]	; (80032d0 <OC2Config+0xd8>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d003      	beq.n	8003268 <OC2Config+0x70>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	4a1c      	ldr	r2, [pc, #112]	; (80032d4 <OC2Config+0xdc>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d11f      	bne.n	80032a8 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	019b      	lsls	r3, r3, #6
 8003274:	4313      	orrs	r3, r2
 8003276:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	019b      	lsls	r3, r3, #6
 8003284:	4313      	orrs	r3, r2
 8003286:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	699b      	ldr	r3, [r3, #24]
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	4313      	orrs	r3, r2
 8003296:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	69db      	ldr	r3, [r3, #28]
 80032a2:	00db      	lsls	r3, r3, #3
 80032a4:	4313      	orrs	r3, r2
 80032a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	693a      	ldr	r2, [r7, #16]
 80032ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	68fa      	ldr	r2, [r7, #12]
 80032b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	4619      	mov	r1, r3
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f7ff fdda 	bl	8002e74 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	697a      	ldr	r2, [r7, #20]
 80032c4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80032c6:	2300      	movs	r3, #0
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3718      	adds	r7, #24
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	40010000 	.word	0x40010000
 80032d4:	40010400 	.word	0x40010400

080032d8 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b086      	sub	sp, #24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a1b      	ldr	r3, [r3, #32]
 80032e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a1b      	ldr	r3, [r3, #32]
 80032f2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	69db      	ldr	r3, [r3, #28]
 80032fe:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f023 0303 	bic.w	r3, r3, #3
 8003306:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4313      	orrs	r3, r2
 8003314:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	691b      	ldr	r3, [r3, #16]
 8003320:	021b      	lsls	r3, r3, #8
 8003322:	4313      	orrs	r3, r2
 8003324:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	021b      	lsls	r3, r3, #8
 8003332:	4313      	orrs	r3, r2
 8003334:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a1d      	ldr	r2, [pc, #116]	; (80033b0 <OC3Config+0xd8>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d003      	beq.n	8003346 <OC3Config+0x6e>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4a1c      	ldr	r2, [pc, #112]	; (80033b4 <OC3Config+0xdc>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d11f      	bne.n	8003386 <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	695b      	ldr	r3, [r3, #20]
 8003350:	029b      	lsls	r3, r3, #10
 8003352:	4313      	orrs	r3, r2
 8003354:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	029b      	lsls	r3, r3, #10
 8003362:	4313      	orrs	r3, r2
 8003364:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	011b      	lsls	r3, r3, #4
 8003372:	4313      	orrs	r3, r2
 8003374:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	69db      	ldr	r3, [r3, #28]
 8003380:	015b      	lsls	r3, r3, #5
 8003382:	4313      	orrs	r3, r2
 8003384:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	68fa      	ldr	r2, [r7, #12]
 8003390:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	4619      	mov	r1, r3
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f7ff fd79 	bl	8002e90 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	697a      	ldr	r2, [r7, #20]
 80033a2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3718      	adds	r7, #24
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	40010000 	.word	0x40010000
 80033b4:	40010400 	.word	0x40010400

080033b8 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b086      	sub	sp, #24
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a1b      	ldr	r3, [r3, #32]
 80033c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a1b      	ldr	r3, [r3, #32]
 80033d2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	69db      	ldr	r3, [r3, #28]
 80033de:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	021b      	lsls	r3, r3, #8
 80033f4:	4313      	orrs	r3, r2
 80033f6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	691b      	ldr	r3, [r3, #16]
 8003402:	031b      	lsls	r3, r3, #12
 8003404:	4313      	orrs	r3, r2
 8003406:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	031b      	lsls	r3, r3, #12
 8003414:	4313      	orrs	r3, r2
 8003416:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	4a11      	ldr	r2, [pc, #68]	; (8003460 <OC4Config+0xa8>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d003      	beq.n	8003428 <OC4Config+0x70>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	4a10      	ldr	r2, [pc, #64]	; (8003464 <OC4Config+0xac>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d107      	bne.n	8003438 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	699b      	ldr	r3, [r3, #24]
 8003432:	019b      	lsls	r3, r3, #6
 8003434:	4313      	orrs	r3, r2
 8003436:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	68fa      	ldr	r2, [r7, #12]
 8003442:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	4619      	mov	r1, r3
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f7ff fd2e 	bl	8002eac <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	693a      	ldr	r2, [r7, #16]
 8003454:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003456:	2300      	movs	r3, #0
}
 8003458:	4618      	mov	r0, r3
 800345a:	3718      	adds	r7, #24
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}
 8003460:	40010000 	.word	0x40010000
 8003464:	40010400 	.word	0x40010400

08003468 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003478:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800347c:	bf0c      	ite	eq
 800347e:	2301      	moveq	r3, #1
 8003480:	2300      	movne	r3, #0
 8003482:	b2db      	uxtb	r3, r3
}
 8003484:	4618      	mov	r0, r3
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	691b      	ldr	r3, [r3, #16]
 800349e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	431a      	orrs	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	611a      	str	r2, [r3, #16]
}
 80034aa:	bf00      	nop
 80034ac:	370c      	adds	r7, #12
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr

080034b6 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 80034b6:	b480      	push	{r7}
 80034b8:	b083      	sub	sp, #12
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
 80034be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	695b      	ldr	r3, [r3, #20]
 80034c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	431a      	orrs	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	615a      	str	r2, [r3, #20]
}
 80034d0:	bf00      	nop
 80034d2:	370c      	adds	r7, #12
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr

080034dc <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 80034dc:	b480      	push	{r7}
 80034de:	b085      	sub	sp, #20
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	607a      	str	r2, [r7, #4]
 80034e8:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034f0:	d152      	bne.n	8003598 <LL_USART_SetBaudRate+0xbc>
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80034f2:	68ba      	ldr	r2, [r7, #8]
 80034f4:	4613      	mov	r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	4413      	add	r3, r2
 80034fa:	009a      	lsls	r2, r3, #2
 80034fc:	441a      	add	r2, r3
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	005b      	lsls	r3, r3, #1
 8003502:	fbb2 f3f3 	udiv	r3, r2, r3
 8003506:	4a4f      	ldr	r2, [pc, #316]	; (8003644 <LL_USART_SetBaudRate+0x168>)
 8003508:	fba2 2303 	umull	r2, r3, r2, r3
 800350c:	095b      	lsrs	r3, r3, #5
 800350e:	b29b      	uxth	r3, r3
 8003510:	011b      	lsls	r3, r3, #4
 8003512:	b299      	uxth	r1, r3
 8003514:	68ba      	ldr	r2, [r7, #8]
 8003516:	4613      	mov	r3, r2
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	4413      	add	r3, r2
 800351c:	009a      	lsls	r2, r3, #2
 800351e:	441a      	add	r2, r3
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	005b      	lsls	r3, r3, #1
 8003524:	fbb2 f2f3 	udiv	r2, r2, r3
 8003528:	4b46      	ldr	r3, [pc, #280]	; (8003644 <LL_USART_SetBaudRate+0x168>)
 800352a:	fba3 0302 	umull	r0, r3, r3, r2
 800352e:	095b      	lsrs	r3, r3, #5
 8003530:	2064      	movs	r0, #100	; 0x64
 8003532:	fb00 f303 	mul.w	r3, r0, r3
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	00db      	lsls	r3, r3, #3
 800353a:	3332      	adds	r3, #50	; 0x32
 800353c:	4a41      	ldr	r2, [pc, #260]	; (8003644 <LL_USART_SetBaudRate+0x168>)
 800353e:	fba2 2303 	umull	r2, r3, r2, r3
 8003542:	095b      	lsrs	r3, r3, #5
 8003544:	b29b      	uxth	r3, r3
 8003546:	005b      	lsls	r3, r3, #1
 8003548:	b29b      	uxth	r3, r3
 800354a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800354e:	b29b      	uxth	r3, r3
 8003550:	440b      	add	r3, r1
 8003552:	b299      	uxth	r1, r3
 8003554:	68ba      	ldr	r2, [r7, #8]
 8003556:	4613      	mov	r3, r2
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	4413      	add	r3, r2
 800355c:	009a      	lsls	r2, r3, #2
 800355e:	441a      	add	r2, r3
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	fbb2 f2f3 	udiv	r2, r2, r3
 8003568:	4b36      	ldr	r3, [pc, #216]	; (8003644 <LL_USART_SetBaudRate+0x168>)
 800356a:	fba3 0302 	umull	r0, r3, r3, r2
 800356e:	095b      	lsrs	r3, r3, #5
 8003570:	2064      	movs	r0, #100	; 0x64
 8003572:	fb00 f303 	mul.w	r3, r0, r3
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	00db      	lsls	r3, r3, #3
 800357a:	3332      	adds	r3, #50	; 0x32
 800357c:	4a31      	ldr	r2, [pc, #196]	; (8003644 <LL_USART_SetBaudRate+0x168>)
 800357e:	fba2 2303 	umull	r2, r3, r2, r3
 8003582:	095b      	lsrs	r3, r3, #5
 8003584:	b29b      	uxth	r3, r3
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	b29b      	uxth	r3, r3
 800358c:	440b      	add	r3, r1
 800358e:	b29b      	uxth	r3, r3
 8003590:	461a      	mov	r2, r3
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	609a      	str	r2, [r3, #8]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 8003596:	e04f      	b.n	8003638 <LL_USART_SetBaudRate+0x15c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003598:	68ba      	ldr	r2, [r7, #8]
 800359a:	4613      	mov	r3, r2
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	4413      	add	r3, r2
 80035a0:	009a      	lsls	r2, r3, #2
 80035a2:	441a      	add	r2, r3
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ac:	4a25      	ldr	r2, [pc, #148]	; (8003644 <LL_USART_SetBaudRate+0x168>)
 80035ae:	fba2 2303 	umull	r2, r3, r2, r3
 80035b2:	095b      	lsrs	r3, r3, #5
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	011b      	lsls	r3, r3, #4
 80035b8:	b299      	uxth	r1, r3
 80035ba:	68ba      	ldr	r2, [r7, #8]
 80035bc:	4613      	mov	r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	4413      	add	r3, r2
 80035c2:	009a      	lsls	r2, r3, #2
 80035c4:	441a      	add	r2, r3
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	fbb2 f2f3 	udiv	r2, r2, r3
 80035ce:	4b1d      	ldr	r3, [pc, #116]	; (8003644 <LL_USART_SetBaudRate+0x168>)
 80035d0:	fba3 0302 	umull	r0, r3, r3, r2
 80035d4:	095b      	lsrs	r3, r3, #5
 80035d6:	2064      	movs	r0, #100	; 0x64
 80035d8:	fb00 f303 	mul.w	r3, r0, r3
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	011b      	lsls	r3, r3, #4
 80035e0:	3332      	adds	r3, #50	; 0x32
 80035e2:	4a18      	ldr	r2, [pc, #96]	; (8003644 <LL_USART_SetBaudRate+0x168>)
 80035e4:	fba2 2303 	umull	r2, r3, r2, r3
 80035e8:	095b      	lsrs	r3, r3, #5
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	440b      	add	r3, r1
 80035f4:	b299      	uxth	r1, r3
 80035f6:	68ba      	ldr	r2, [r7, #8]
 80035f8:	4613      	mov	r3, r2
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	4413      	add	r3, r2
 80035fe:	009a      	lsls	r2, r3, #2
 8003600:	441a      	add	r2, r3
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	fbb2 f2f3 	udiv	r2, r2, r3
 800360a:	4b0e      	ldr	r3, [pc, #56]	; (8003644 <LL_USART_SetBaudRate+0x168>)
 800360c:	fba3 0302 	umull	r0, r3, r3, r2
 8003610:	095b      	lsrs	r3, r3, #5
 8003612:	2064      	movs	r0, #100	; 0x64
 8003614:	fb00 f303 	mul.w	r3, r0, r3
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	011b      	lsls	r3, r3, #4
 800361c:	3332      	adds	r3, #50	; 0x32
 800361e:	4a09      	ldr	r2, [pc, #36]	; (8003644 <LL_USART_SetBaudRate+0x168>)
 8003620:	fba2 2303 	umull	r2, r3, r2, r3
 8003624:	095b      	lsrs	r3, r3, #5
 8003626:	b29b      	uxth	r3, r3
 8003628:	f003 030f 	and.w	r3, r3, #15
 800362c:	b29b      	uxth	r3, r3
 800362e:	440b      	add	r3, r1
 8003630:	b29b      	uxth	r3, r3
 8003632:	461a      	mov	r2, r3
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	609a      	str	r2, [r3, #8]
}
 8003638:	bf00      	nop
 800363a:	3714      	adds	r7, #20
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr
 8003644:	51eb851f 	.word	0x51eb851f

08003648 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b088      	sub	sp, #32
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003656:	2300      	movs	r3, #0
 8003658:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f7ff ff04 	bl	8003468 <LL_USART_IsEnabled>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d15e      	bne.n	8003724 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800366e:	f023 030c 	bic.w	r3, r3, #12
 8003672:	683a      	ldr	r2, [r7, #0]
 8003674:	6851      	ldr	r1, [r2, #4]
 8003676:	683a      	ldr	r2, [r7, #0]
 8003678:	68d2      	ldr	r2, [r2, #12]
 800367a:	4311      	orrs	r1, r2
 800367c:	683a      	ldr	r2, [r7, #0]
 800367e:	6912      	ldr	r2, [r2, #16]
 8003680:	4311      	orrs	r1, r2
 8003682:	683a      	ldr	r2, [r7, #0]
 8003684:	6992      	ldr	r2, [r2, #24]
 8003686:	430a      	orrs	r2, r1
 8003688:	431a      	orrs	r2, r3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	4619      	mov	r1, r3
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	f7ff fefb 	bl	8003490 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	4619      	mov	r1, r3
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	f7ff ff08 	bl	80034b6 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80036a6:	f107 0308 	add.w	r3, r7, #8
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7ff fab2 	bl	8002c14 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	4a1f      	ldr	r2, [pc, #124]	; (8003730 <LL_USART_Init+0xe8>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d102      	bne.n	80036be <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	61bb      	str	r3, [r7, #24]
 80036bc:	e021      	b.n	8003702 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a1c      	ldr	r2, [pc, #112]	; (8003734 <LL_USART_Init+0xec>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d102      	bne.n	80036cc <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	61bb      	str	r3, [r7, #24]
 80036ca:	e01a      	b.n	8003702 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	4a1a      	ldr	r2, [pc, #104]	; (8003738 <LL_USART_Init+0xf0>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d102      	bne.n	80036da <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	61bb      	str	r3, [r7, #24]
 80036d8:	e013      	b.n	8003702 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a17      	ldr	r2, [pc, #92]	; (800373c <LL_USART_Init+0xf4>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d102      	bne.n	80036e8 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	61bb      	str	r3, [r7, #24]
 80036e6:	e00c      	b.n	8003702 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	4a15      	ldr	r2, [pc, #84]	; (8003740 <LL_USART_Init+0xf8>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d102      	bne.n	80036f6 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	61bb      	str	r3, [r7, #24]
 80036f4:	e005      	b.n	8003702 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a12      	ldr	r2, [pc, #72]	; (8003744 <LL_USART_Init+0xfc>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d101      	bne.n	8003702 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d00d      	beq.n	8003724 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d009      	beq.n	8003724 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8003710:	2300      	movs	r3, #0
 8003712:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	699a      	ldr	r2, [r3, #24]
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	69b9      	ldr	r1, [r7, #24]
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f7ff fedc 	bl	80034dc <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003724:	7ffb      	ldrb	r3, [r7, #31]
}
 8003726:	4618      	mov	r0, r3
 8003728:	3720      	adds	r7, #32
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	40011000 	.word	0x40011000
 8003734:	40004400 	.word	0x40004400
 8003738:	40004800 	.word	0x40004800
 800373c:	40011400 	.word	0x40011400
 8003740:	40004c00 	.word	0x40004c00
 8003744:	40005000 	.word	0x40005000

08003748 <_ZN3PIDC1Ev>:
 * OutPut()FloatPID
 */

#include "PID.hpp"

PID::PID(){
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	4a04      	ldr	r2, [pc, #16]	; (8003764 <_ZN3PIDC1Ev+0x1c>)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	601a      	str	r2, [r3, #0]

}
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4618      	mov	r0, r3
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr
 8003764:	080075d0 	.word	0x080075d0

08003768 <_ZN3PIDD1Ev>:
	// TODO Auto-generated constructor stub

	mError.fill(0);
}

PID::~PID() {
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	4a04      	ldr	r2, [pc, #16]	; (8003784 <_ZN3PIDD1Ev+0x1c>)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4618      	mov	r0, r3
 800377a:	370c      	adds	r7, #12
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr
 8003784:	080075d0 	.word	0x080075d0

08003788 <_ZN3PIDD0Ev>:
PID::~PID() {
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
}
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	f7ff ffe9 	bl	8003768 <_ZN3PIDD1Ev>
 8003796:	2128      	movs	r1, #40	; 0x28
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f002 f957 	bl	8005a4c <_ZdlPvj>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4618      	mov	r0, r3
 80037a2:	3708      	adds	r7, #8
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <_ZN3PID8SetParamEfff>:

void PID::SetParam(float pGain_p, float pGain_i, float pGain_d){
 80037a8:	b480      	push	{r7}
 80037aa:	b085      	sub	sp, #20
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	ed87 0a02 	vstr	s0, [r7, #8]
 80037b4:	edc7 0a01 	vstr	s1, [r7, #4]
 80037b8:	ed87 1a00 	vstr	s2, [r7]
	mGain_p = pGain_p;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	68ba      	ldr	r2, [r7, #8]
 80037c0:	615a      	str	r2, [r3, #20]
	mGain_i = pGain_i;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	619a      	str	r2, [r3, #24]
	mGain_d = pGain_d;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	683a      	ldr	r2, [r7, #0]
 80037cc:	61da      	str	r2, [r3, #28]
}
 80037ce:	bf00      	nop
 80037d0:	3714      	adds	r7, #20
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
	...

080037dc <_ZN7ArgCtrlC1Ev>:
 *      Author: watashi
 */

#include "ArgCtrl.hpp"

ArgCtrl::ArgCtrl() {
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	4a0c      	ldr	r2, [pc, #48]	; (8003818 <_ZN7ArgCtrlC1Ev+0x3c>)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub
	mArg = 0;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f04f 0200 	mov.w	r2, #0
 80037f0:	605a      	str	r2, [r3, #4]
	mArgOld = 0;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f04f 0200 	mov.w	r2, #0
 80037f8:	609a      	str	r2, [r3, #8]
	mOmega = 0;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	f04f 0200 	mov.w	r2, #0
 8003800:	60da      	str	r2, [r3, #12]
	mArgErr = 0;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f04f 0200 	mov.w	r2, #0
 8003808:	611a      	str	r2, [r3, #16]
}
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4618      	mov	r0, r3
 800380e:	370c      	adds	r7, #12
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr
 8003818:	080075e0 	.word	0x080075e0

0800381c <_ZN7ArgCtrlD1Ev>:

ArgCtrl::~ArgCtrl() {
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	4a0c      	ldr	r2, [pc, #48]	; (8003858 <_ZN7ArgCtrlD1Ev+0x3c>)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
	mArg = 0;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f04f 0200 	mov.w	r2, #0
 8003830:	605a      	str	r2, [r3, #4]
	mArgOld = 0;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f04f 0200 	mov.w	r2, #0
 8003838:	609a      	str	r2, [r3, #8]
	mOmega = 0;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f04f 0200 	mov.w	r2, #0
 8003840:	60da      	str	r2, [r3, #12]
	mArgErr = 0;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f04f 0200 	mov.w	r2, #0
 8003848:	611a      	str	r2, [r3, #16]
}
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4618      	mov	r0, r3
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr
 8003858:	080075e0 	.word	0x080075e0

0800385c <_ZN7ArgCtrlD0Ev>:
ArgCtrl::~ArgCtrl() {
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
}
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f7ff ffd9 	bl	800381c <_ZN7ArgCtrlD1Ev>
 800386a:	211c      	movs	r1, #28
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f002 f8ed 	bl	8005a4c <_ZdlPvj>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4618      	mov	r0, r3
 8003876:	3708      	adds	r7, #8
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <_ZN7ArgCtrl4InitEv>:

void ArgCtrl::Init(void) {
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
	mArg = 0;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f04f 0200 	mov.w	r2, #0
 800388a:	605a      	str	r2, [r3, #4]
	mArgOld = 0;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f04f 0200 	mov.w	r2, #0
 8003892:	609a      	str	r2, [r3, #8]
	mOmega = 0;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	f04f 0200 	mov.w	r2, #0
 800389a:	60da      	str	r2, [r3, #12]
	mArgErr = 0;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f04f 0200 	mov.w	r2, #0
 80038a2:	611a      	str	r2, [r3, #16]
}
 80038a4:	bf00      	nop
 80038a6:	370c      	adds	r7, #12
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr

080038b0 <_ZN9DebugCtrlC1Ev>:
 *      Author: watashi
 */

#include "DebugCtrl.hpp"

DebugCtrl::DebugCtrl() {
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	4a0b      	ldr	r2, [pc, #44]	; (80038e8 <_ZN9DebugCtrlC1Ev+0x38>)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	601a      	str	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	3304      	adds	r3, #4
 80038c2:	4618      	mov	r0, r3
 80038c4:	f000 f918 	bl	8003af8 <_ZN9DebugInfoC1Ev>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	3314      	adds	r3, #20
 80038cc:	4618      	mov	r0, r3
 80038ce:	f000 f991 	bl	8003bf4 <_ZN13DebugInfoTinyC1Ev>
	// TODO Auto-generated constructor stub
	mDebugStatus = 0;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f503 5334 	add.w	r3, r3, #11520	; 0x2d00
 80038d8:	3320      	adds	r3, #32
 80038da:	2200      	movs	r2, #0
 80038dc:	601a      	str	r2, [r3, #0]
}
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4618      	mov	r0, r3
 80038e2:	3708      	adds	r7, #8
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	080075f0 	.word	0x080075f0

080038ec <_ZN9DebugCtrlD1Ev>:

DebugCtrl::~DebugCtrl() {
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b082      	sub	sp, #8
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	4a08      	ldr	r2, [pc, #32]	; (8003918 <_ZN9DebugCtrlD1Ev+0x2c>)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	601a      	str	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	3314      	adds	r3, #20
 80038fe:	4618      	mov	r0, r3
 8003900:	f000 f98c 	bl	8003c1c <_ZN13DebugInfoTinyD1Ev>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	3304      	adds	r3, #4
 8003908:	4618      	mov	r0, r3
 800390a:	f000 f909 	bl	8003b20 <_ZN9DebugInfoD1Ev>
	// TODO Auto-generated destructor stub
}
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4618      	mov	r0, r3
 8003912:	3708      	adds	r7, #8
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	080075f0 	.word	0x080075f0

0800391c <_ZN9DebugCtrlD0Ev>:
DebugCtrl::~DebugCtrl() {
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
}
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	f7ff ffe1 	bl	80038ec <_ZN9DebugCtrlD1Ev>
 800392a:	f642 5124 	movw	r1, #11556	; 0x2d24
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f002 f88c 	bl	8005a4c <_ZdlPvj>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4618      	mov	r0, r3
 8003938:	3708      	adds	r7, #8
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <_ZNSt6vectorIN9DebugInfo13SendMotorDataESaIS1_EED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 800393e:	b5b0      	push	{r4, r5, r7, lr}
 8003940:	b082      	sub	sp, #8
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681c      	ldr	r4, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator()); }
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4618      	mov	r0, r3
 8003952:	f000 f835 	bl	80039c0 <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE19_M_get_Tp_allocatorEv>
 8003956:	4603      	mov	r3, r0
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8003958:	461a      	mov	r2, r3
 800395a:	4629      	mov	r1, r5
 800395c:	4620      	mov	r0, r4
 800395e:	f000 f83a 	bl	80039d6 <_ZSt8_DestroyIPN9DebugInfo13SendMotorDataES1_EvT_S3_RSaIT0_E>
		      _M_get_Tp_allocator()); }
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4618      	mov	r0, r3
 8003966:	f000 f811 	bl	800398c <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EED1Ev>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4618      	mov	r0, r3
 800396e:	3708      	adds	r7, #8
 8003970:	46bd      	mov	sp, r7
 8003972:	bdb0      	pop	{r4, r5, r7, pc}

08003974 <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f000 f838 	bl	80039f2 <_ZNSaIN9DebugInfo13SendMotorDataEED1Ev>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4618      	mov	r0, r3
 8003986:	3708      	adds	r7, #8
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}

0800398c <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6819      	ldr	r1, [r3, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	689b      	ldr	r3, [r3, #8]
		      - this->_M_impl._M_start); }
 800399c:	461a      	mov	r2, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	1ad3      	subs	r3, r2, r3
 80039a4:	119b      	asrs	r3, r3, #6
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 80039a6:	461a      	mov	r2, r3
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f000 f82e 	bl	8003a0a <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE13_M_deallocateEPS1_j>
		      - this->_M_impl._M_start); }
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7ff ffdf 	bl	8003974 <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE12_Vector_implD1Ev>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4618      	mov	r0, r3
 80039ba:	3708      	adds	r7, #8
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp_alloc_type*>(&this->_M_impl); }
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	4618      	mov	r0, r3
 80039cc:	370c      	adds	r7, #12
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr

080039d6 <_ZSt8_DestroyIPN9DebugInfo13SendMotorDataES1_EvT_S3_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b084      	sub	sp, #16
 80039da:	af00      	add	r7, sp, #0
 80039dc:	60f8      	str	r0, [r7, #12]
 80039de:	60b9      	str	r1, [r7, #8]
 80039e0:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 80039e2:	68b9      	ldr	r1, [r7, #8]
 80039e4:	68f8      	ldr	r0, [r7, #12]
 80039e6:	f000 f823 	bl	8003a30 <_ZSt8_DestroyIPN9DebugInfo13SendMotorDataEEvT_S3_>
    }
 80039ea:	bf00      	nop
 80039ec:	3710      	adds	r7, #16
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}

080039f2 <_ZNSaIN9DebugInfo13SendMotorDataEED1Ev>:
      : __allocator_base<_Tp>(__a) { }

      template<typename _Tp1>
	allocator(const allocator<_Tp1>&) throw() { }

      ~allocator() throw() { }
 80039f2:	b580      	push	{r7, lr}
 80039f4:	b082      	sub	sp, #8
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	6078      	str	r0, [r7, #4]
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 f825 	bl	8003a4a <_ZN9__gnu_cxx13new_allocatorIN9DebugInfo13SendMotorDataEED1Ev>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	4618      	mov	r0, r3
 8003a04:	3708      	adds	r7, #8
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b084      	sub	sp, #16
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	60f8      	str	r0, [r7, #12]
 8003a12:	60b9      	str	r1, [r7, #8]
 8003a14:	607a      	str	r2, [r7, #4]
	if (__p)
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d005      	beq.n	8003a28 <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE13_M_deallocateEPS1_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	68b9      	ldr	r1, [r7, #8]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f000 f81c 	bl	8003a60 <_ZNSt16allocator_traitsISaIN9DebugInfo13SendMotorDataEEE10deallocateERS2_PS1_j>
      }
 8003a28:	bf00      	nop
 8003a2a:	3710      	adds	r7, #16
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <_ZSt8_DestroyIPN9DebugInfo13SendMotorDataEEvT_S3_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8003a3a:	6839      	ldr	r1, [r7, #0]
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f000 f829 	bl	8003a94 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN9DebugInfo13SendMotorDataEEEvT_S5_>
    }
 8003a42:	bf00      	nop
 8003a44:	3708      	adds	r7, #8
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <_ZN9__gnu_cxx13new_allocatorIN9DebugInfo13SendMotorDataEED1Ev>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }

      template<typename _Tp1>
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8003a4a:	b480      	push	{r7}
 8003a4c:	b083      	sub	sp, #12
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4618      	mov	r0, r3
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <_ZNSt16allocator_traitsISaIN9DebugInfo13SendMotorDataEEE10deallocateERS2_PS1_j>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	68b9      	ldr	r1, [r7, #8]
 8003a70:	68f8      	ldr	r0, [r7, #12]
 8003a72:	f000 f827 	bl	8003ac4 <_ZN9__gnu_cxx13new_allocatorIN9DebugInfo13SendMotorDataEE10deallocateEPS2_j>
 8003a76:	bf00      	nop
 8003a78:	3710      	adds	r7, #16
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <_ZSt11__addressofIN9DebugInfo13SendMotorDataEEPT_RS2_>:
   *  @brief Same as C++11 std::addressof
   *  @ingroup utilities
   */
  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR _Tp*
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8003a7e:	b480      	push	{r7}
 8003a80:	b083      	sub	sp, #12
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4618      	mov	r0, r3
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN9DebugInfo13SendMotorDataEEEvT_S5_>:
        __destroy(_ForwardIterator __first, _ForwardIterator __last)
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d00a      	beq.n	8003abc <_ZNSt12_Destroy_auxILb0EE9__destroyIPN9DebugInfo13SendMotorDataEEEvT_S5_+0x28>
	    std::_Destroy(std::__addressof(*__first));
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f7ff ffe9 	bl	8003a7e <_ZSt11__addressofIN9DebugInfo13SendMotorDataEEPT_RS2_>
 8003aac:	4603      	mov	r3, r0
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f000 f815 	bl	8003ade <_ZSt8_DestroyIN9DebugInfo13SendMotorDataEEvPT_>
	  for (; __first != __last; ++__first)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	3340      	adds	r3, #64	; 0x40
 8003ab8:	607b      	str	r3, [r7, #4]
 8003aba:	e7f0      	b.n	8003a9e <_ZNSt12_Destroy_auxILb0EE9__destroyIPN9DebugInfo13SendMotorDataEEEvT_S5_+0xa>
	}
 8003abc:	bf00      	nop
 8003abe:	3708      	adds	r7, #8
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <_ZN9__gnu_cxx13new_allocatorIN9DebugInfo13SendMotorDataEE10deallocateEPS2_j>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	607a      	str	r2, [r7, #4]
	  {
	    ::operator delete(__p, std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p);
 8003ad0:	68b8      	ldr	r0, [r7, #8]
 8003ad2:	f001 ffb9 	bl	8005a48 <_ZdlPv>
      }
 8003ad6:	bf00      	nop
 8003ad8:	3710      	adds	r7, #16
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}

08003ade <_ZSt8_DestroyIN9DebugInfo13SendMotorDataEEvPT_>:
    _Destroy(_Tp* __pointer)
 8003ade:	b580      	push	{r7, lr}
 8003ae0:	b082      	sub	sp, #8
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
    { __pointer->~_Tp(); }
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	4798      	blx	r3
 8003af0:	bf00      	nop
 8003af2:	3708      	adds	r7, #8
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}

08003af8 <_ZN9DebugInfoC1Ev>:

DebugInfo::SendMotorData::~SendMotorData(){
	//destructor
}

DebugInfo::DebugInfo() {
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	4a06      	ldr	r2, [pc, #24]	; (8003b1c <_ZN9DebugInfoC1Ev+0x24>)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	601a      	str	r2, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	3304      	adds	r3, #4
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f000 f82c 	bl	8003b68 <_ZNSt6vectorIN9DebugInfo13SendMotorDataESaIS1_EEC1Ev>
	// TODO Auto-generated constructor stub
}
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	4618      	mov	r0, r3
 8003b14:	3708      	adds	r7, #8
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	08007600 	.word	0x08007600

08003b20 <_ZN9DebugInfoD1Ev>:

DebugInfo::~DebugInfo() {
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	4a06      	ldr	r2, [pc, #24]	; (8003b44 <_ZN9DebugInfoD1Ev+0x24>)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	601a      	str	r2, [r3, #0]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	3304      	adds	r3, #4
 8003b32:	4618      	mov	r0, r3
 8003b34:	f7ff ff03 	bl	800393e <_ZNSt6vectorIN9DebugInfo13SendMotorDataESaIS1_EED1Ev>
	// TODO Auto-generated destructor stub
}
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3708      	adds	r7, #8
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	bf00      	nop
 8003b44:	08007600 	.word	0x08007600

08003b48 <_ZN9DebugInfoD0Ev>:
DebugInfo::~DebugInfo() {
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
}
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f7ff ffe5 	bl	8003b20 <_ZN9DebugInfoD1Ev>
 8003b56:	2110      	movs	r1, #16
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f001 ff77 	bl	8005a4c <_ZdlPvj>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4618      	mov	r0, r3
 8003b62:	3708      	adds	r7, #8
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <_ZNSt6vectorIN9DebugInfo13SendMotorDataESaIS1_EEC1Ev>:
      vector()
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f000 f805 	bl	8003b82 <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EEC1Ev>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3708      	adds	r7, #8
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}

08003b82 <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EEC1Ev>:
      _Vector_base()
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b082      	sub	sp, #8
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
      : _M_impl() { }
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f000 f805 	bl	8003b9c <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE12_Vector_implC1Ev>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	4618      	mov	r0, r3
 8003b96:	3708      	adds	r7, #8
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl()
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type(), _M_start(), _M_finish(), _M_end_of_storage()
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f000 f80e 	bl	8003bc6 <_ZNSaIN9DebugInfo13SendMotorDataEEC1Ev>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	601a      	str	r2, [r3, #0]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	605a      	str	r2, [r3, #4]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	609a      	str	r2, [r3, #8]
	{ }
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3708      	adds	r7, #8
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <_ZNSaIN9DebugInfo13SendMotorDataEEC1Ev>:
      allocator() throw() { }
 8003bc6:	b580      	push	{r7, lr}
 8003bc8:	b082      	sub	sp, #8
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 f805 	bl	8003bde <_ZN9__gnu_cxx13new_allocatorIN9DebugInfo13SendMotorDataEEC1Ev>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3708      	adds	r7, #8
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}

08003bde <_ZN9__gnu_cxx13new_allocatorIN9DebugInfo13SendMotorDataEEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8003bde:	b480      	push	{r7}
 8003be0:	b083      	sub	sp, #12
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4618      	mov	r0, r3
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <_ZN13DebugInfoTinyC1Ev>:
 * Vector(float)
 *(for())
 */
#include "DebugInfoTiny.hpp"

DebugInfoTiny::DebugInfoTiny() {
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	4a06      	ldr	r2, [pc, #24]	; (8003c18 <_ZN13DebugInfoTinyC1Ev+0x24>)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub
	mCNT = 0;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2200      	movs	r2, #0
 8003c06:	605a      	str	r2, [r3, #4]
}
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	370c      	adds	r7, #12
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	08007610 	.word	0x08007610

08003c1c <_ZN13DebugInfoTinyD1Ev>:

DebugInfoTiny::~DebugInfoTiny() {
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	4a04      	ldr	r2, [pc, #16]	; (8003c38 <_ZN13DebugInfoTinyD1Ev+0x1c>)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	370c      	adds	r7, #12
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr
 8003c38:	08007610 	.word	0x08007610

08003c3c <_ZN13DebugInfoTinyD0Ev>:
DebugInfoTiny::~DebugInfoTiny() {
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
}
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f7ff ffe9 	bl	8003c1c <_ZN13DebugInfoTinyD1Ev>
 8003c4a:	f642 5108 	movw	r1, #11528	; 0x2d08
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f001 fefc 	bl	8005a4c <_ZdlPvj>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	4618      	mov	r0, r3
 8003c58:	3708      	adds	r7, #8
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <LL_ADC_Enable>:
{
 8003c5e:	b480      	push	{r7}
 8003c60:	b083      	sub	sp, #12
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f043 0201 	orr.w	r2, r3, #1
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	609a      	str	r2, [r3, #8]
}
 8003c72:	bf00      	nop
 8003c74:	370c      	adds	r7, #12
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr

08003c7e <LL_ADC_ClearFlag_JEOS>:
  * @rmtoll SR       JEOC           LL_ADC_ClearFlag_JEOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_JEOS(ADC_TypeDef *ADCx)
{
 8003c7e:	b480      	push	{r7}
 8003c80:	b083      	sub	sp, #12
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	6078      	str	r0, [r7, #4]
  /* Note: on this STM32 serie, there is no flag ADC group injected          */
  /*       end of unitary conversion.                                         */
  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
  /*       in other STM32 families).                                          */
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	f06f 0204 	mvn.w	r2, #4
 8003c8c:	601a      	str	r2, [r3, #0]
}
 8003c8e:	bf00      	nop
 8003c90:	370c      	adds	r7, #12
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr

08003c9a <LL_ADC_EnableIT_JEOS>:
  * @rmtoll CR1      JEOCIE         LL_ADC_EnableIT_JEOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_JEOS(ADC_TypeDef *ADCx)
{
 8003c9a:	b480      	push	{r7}
 8003c9c:	b083      	sub	sp, #12
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
  /* Note: on this STM32 serie, there is no flag ADC group injected          */
  /*       end of unitary conversion.                                         */
  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
  /*       in other STM32 families).                                          */
  SET_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	605a      	str	r2, [r3, #4]
}
 8003cae:	bf00      	nop
 8003cb0:	370c      	adds	r7, #12
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr

08003cba <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8003cba:	b480      	push	{r7}
 8003cbc:	b083      	sub	sp, #12
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
 8003cc2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003cc4:	683a      	ldr	r2, [r7, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	619a      	str	r2, [r3, #24]
}
 8003cca:	bf00      	nop
 8003ccc:	370c      	adds	r7, #12
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr

08003cd6 <_ZN3PWMC1Ev>:

#include "STM32SystemPack.h"
#include "paramsetting.h"
//#include "stm32f4xx_ll_tim.h"//need

class PWM {
 8003cd6:	b480      	push	{r7}
 8003cd8:	b083      	sub	sp, #12
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	605a      	str	r2, [r3, #4]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	609a      	str	r2, [r3, #8]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4618      	mov	r0, r3
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr

08003cf8 <_ZN9MotorCtrlC1Ev>:
 *      Author: watashi
 */

#include "MotorCtrl.hpp"

MotorCtrl::MotorCtrl() {
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	4a1e      	ldr	r2, [pc, #120]	; (8003d7c <_ZN9MotorCtrlC1Ev+0x84>)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	601a      	str	r2, [r3, #0]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	3354      	adds	r3, #84	; 0x54
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f7ff ffe3 	bl	8003cd6 <_ZN3PWMC1Ev>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	3364      	adds	r3, #100	; 0x64
 8003d14:	4618      	mov	r0, r3
 8003d16:	f7ff ffde 	bl	8003cd6 <_ZN3PWMC1Ev>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	3374      	adds	r3, #116	; 0x74
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f7ff ffd9 	bl	8003cd6 <_ZN3PWMC1Ev>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	3384      	adds	r3, #132	; 0x84
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f7ff ffd4 	bl	8003cd6 <_ZN3PWMC1Ev>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	3394      	adds	r3, #148	; 0x94
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7ff fd08 	bl	8003748 <_ZN3PIDC1Ev>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	33bc      	adds	r3, #188	; 0xbc
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f7ff fd03 	bl	8003748 <_ZN3PIDC1Ev>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	33e4      	adds	r3, #228	; 0xe4
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7ff fcfe 	bl	8003748 <_ZN3PIDC1Ev>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8003d52:	4618      	mov	r0, r3
 8003d54:	f7ff fcf8 	bl	8003748 <_ZN3PIDC1Ev>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f503 739a 	add.w	r3, r3, #308	; 0x134
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7ff fd3c 	bl	80037dc <_ZN7ArgCtrlC1Ev>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7ff fda0 	bl	80038b0 <_ZN9DebugCtrlC1Ev>
	// TODO Auto-generated constructor stub

}
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	4618      	mov	r0, r3
 8003d74:	3708      	adds	r7, #8
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	08007620 	.word	0x08007620

08003d80 <_ZN9MotorCtrlD1Ev>:

MotorCtrl::~MotorCtrl() {
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b082      	sub	sp, #8
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	4a14      	ldr	r2, [pc, #80]	; (8003ddc <_ZN9MotorCtrlD1Ev+0x5c>)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	601a      	str	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7ff fda9 	bl	80038ec <_ZN9DebugCtrlD1Ev>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f503 739a 	add.w	r3, r3, #308	; 0x134
 8003da0:	4618      	mov	r0, r3
 8003da2:	f7ff fd3b 	bl	800381c <_ZN7ArgCtrlD1Ev>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8003dac:	4618      	mov	r0, r3
 8003dae:	f7ff fcdb 	bl	8003768 <_ZN3PIDD1Ev>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	33e4      	adds	r3, #228	; 0xe4
 8003db6:	4618      	mov	r0, r3
 8003db8:	f7ff fcd6 	bl	8003768 <_ZN3PIDD1Ev>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	33bc      	adds	r3, #188	; 0xbc
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f7ff fcd1 	bl	8003768 <_ZN3PIDD1Ev>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	3394      	adds	r3, #148	; 0x94
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f7ff fccc 	bl	8003768 <_ZN3PIDD1Ev>
	// TODO Auto-generated destructor stub
}
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3708      	adds	r7, #8
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	08007620 	.word	0x08007620

08003de0 <_ZN9MotorCtrlD0Ev>:
MotorCtrl::~MotorCtrl() {
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
}
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f7ff ffc9 	bl	8003d80 <_ZN9MotorCtrlD1Ev>
 8003dee:	f642 6178 	movw	r1, #11896	; 0x2e78
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f001 fe2a 	bl	8005a4c <_ZdlPvj>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3708      	adds	r7, #8
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}

08003e02 <_ZN9MotorCtrl10InitSystemEv>:

void MotorCtrl::InitSystem(void) {
 8003e02:	b580      	push	{r7, lr}
 8003e04:	b082      	sub	sp, #8
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	6078      	str	r0, [r7, #4]
	//CubeMX
	//mainMain
	GPIOInit::Init();
 8003e0a:	f001 f8ff 	bl	800500c <_ZN8GPIOInit4InitEv>
	USARTInit::Init();
 8003e0e:	f001 fdc5 	bl	800599c <_ZN9USARTInit4InitEv>
	ADCInit::Init();
 8003e12:	f000 fd2f 	bl	8004874 <_ZN7ADCInit4InitEv>
	TIMInit::Init();
 8003e16:	f001 fc37 	bl	8005688 <_ZN7TIMInit4InitEv>
}
 8003e1a:	bf00      	nop
 8003e1c:	3708      	adds	r7, #8
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
	...

08003e24 <_ZN9MotorCtrl7InitPWMEv>:

void MotorCtrl::InitPWM(void) {
 8003e24:	b590      	push	{r4, r7, lr}
 8003e26:	b093      	sub	sp, #76	; 0x4c
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
	PWM PWM_Object1; //PWMHWClass
 8003e2c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7ff ff50 	bl	8003cd6 <_ZN3PWMC1Ev>
	PWM PWM_Object2;
 8003e36:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f7ff ff4b 	bl	8003cd6 <_ZN3PWMC1Ev>
	PWM PWM_Object3;
 8003e40:	f107 0318 	add.w	r3, r7, #24
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7ff ff46 	bl	8003cd6 <_ZN3PWMC1Ev>
	PWM PWM_Object4;
 8003e4a:	f107 0308 	add.w	r3, r7, #8
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f7ff ff41 	bl	8003cd6 <_ZN3PWMC1Ev>

	//LL_TIM_DisableBRK(TIM1);//
	//LL_TIM_DisableIT_BRK(TIM1);//

	PWM_Object1.setTIM(TIM1);
 8003e54:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003e58:	4957      	ldr	r1, [pc, #348]	; (8003fb8 <_ZN9MotorCtrl7InitPWMEv+0x194>)
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f001 f997 	bl	800518e <_ZN3PWM6setTIMEP11TIM_TypeDef>
	PWM_Object2.setTIM(TIM1);
 8003e60:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e64:	4954      	ldr	r1, [pc, #336]	; (8003fb8 <_ZN9MotorCtrl7InitPWMEv+0x194>)
 8003e66:	4618      	mov	r0, r3
 8003e68:	f001 f991 	bl	800518e <_ZN3PWM6setTIMEP11TIM_TypeDef>
	PWM_Object3.setTIM(TIM1);
 8003e6c:	f107 0318 	add.w	r3, r7, #24
 8003e70:	4951      	ldr	r1, [pc, #324]	; (8003fb8 <_ZN9MotorCtrl7InitPWMEv+0x194>)
 8003e72:	4618      	mov	r0, r3
 8003e74:	f001 f98b 	bl	800518e <_ZN3PWM6setTIMEP11TIM_TypeDef>
	PWM_Object4.setTIM(TIM1);
 8003e78:	f107 0308 	add.w	r3, r7, #8
 8003e7c:	494e      	ldr	r1, [pc, #312]	; (8003fb8 <_ZN9MotorCtrl7InitPWMEv+0x194>)
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f001 f985 	bl	800518e <_ZN3PWM6setTIMEP11TIM_TypeDef>

	PWM_Object1.setCH(1);
 8003e84:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003e88:	2101      	movs	r1, #1
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f001 f98d 	bl	80051aa <_ZN3PWM5setCHEi>
	PWM_Object2.setCH(2);
 8003e90:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e94:	2102      	movs	r1, #2
 8003e96:	4618      	mov	r0, r3
 8003e98:	f001 f987 	bl	80051aa <_ZN3PWM5setCHEi>
	PWM_Object3.setCH(3);
 8003e9c:	f107 0318 	add.w	r3, r7, #24
 8003ea0:	2103      	movs	r1, #3
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f001 f981 	bl	80051aa <_ZN3PWM5setCHEi>
	PWM_Object4.setCH(4);
 8003ea8:	f107 0308 	add.w	r3, r7, #8
 8003eac:	2104      	movs	r1, #4
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f001 f97b 	bl	80051aa <_ZN3PWM5setCHEi>

	PWM_Object1.fInit(PWM_COUNT);
 8003eb4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003eb8:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f001 f982 	bl	80051c6 <_ZN3PWM5fInitEi>
	PWM_Object2.fInit(PWM_COUNT);
 8003ec2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ec6:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f001 f97b 	bl	80051c6 <_ZN3PWM5fInitEi>
	PWM_Object3.fInit(PWM_COUNT);
 8003ed0:	f107 0318 	add.w	r3, r7, #24
 8003ed4:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f001 f974 	bl	80051c6 <_ZN3PWM5fInitEi>
	PWM_Object4.fInit(PWM_COUNT);
 8003ede:	f107 0308 	add.w	r3, r7, #8
 8003ee2:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f001 f96d 	bl	80051c6 <_ZN3PWM5fInitEi>

	PWM_Object1.f2Duty(0);//50%duty
 8003eec:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003ef0:	ed9f 0a32 	vldr	s0, [pc, #200]	; 8003fbc <_ZN9MotorCtrl7InitPWMEv+0x198>
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f001 f9e4 	bl	80052c2 <_ZN3PWM6f2DutyEf>
	PWM_Object2.f2Duty(0);
 8003efa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003efe:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 8003fbc <_ZN9MotorCtrl7InitPWMEv+0x198>
 8003f02:	4618      	mov	r0, r3
 8003f04:	f001 f9dd 	bl	80052c2 <_ZN3PWM6f2DutyEf>
	PWM_Object3.f2Duty(0);
 8003f08:	f107 0318 	add.w	r3, r7, #24
 8003f0c:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8003fbc <_ZN9MotorCtrl7InitPWMEv+0x198>
 8003f10:	4618      	mov	r0, r3
 8003f12:	f001 f9d6 	bl	80052c2 <_ZN3PWM6f2DutyEf>
	PWM_Object4.f2Duty(0);
 8003f16:	f107 0308 	add.w	r3, r7, #8
 8003f1a:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8003fbc <_ZN9MotorCtrl7InitPWMEv+0x198>
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f001 f9cf 	bl	80052c2 <_ZN3PWM6f2DutyEf>

	LL_GPIO_SetOutputPin(GPIOC, GPIO_PIN_10);
 8003f24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003f28:	4825      	ldr	r0, [pc, #148]	; (8003fc0 <_ZN9MotorCtrl7InitPWMEv+0x19c>)
 8003f2a:	f7ff fec6 	bl	8003cba <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOC, GPIO_PIN_11);
 8003f2e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003f32:	4823      	ldr	r0, [pc, #140]	; (8003fc0 <_ZN9MotorCtrl7InitPWMEv+0x19c>)
 8003f34:	f7ff fec1 	bl	8003cba <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOC, GPIO_PIN_12);
 8003f38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f3c:	4820      	ldr	r0, [pc, #128]	; (8003fc0 <_ZN9MotorCtrl7InitPWMEv+0x19c>)
 8003f3e:	f7ff febc 	bl	8003cba <LL_GPIO_SetOutputPin>

	mPWMch1 = PWM_Object1;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f103 0454 	add.w	r4, r3, #84	; 0x54
 8003f48:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003f4c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f4e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	mPWMch2 = PWM_Object2;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f103 0464 	add.w	r4, r3, #100	; 0x64
 8003f58:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003f5c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f5e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	mPWMch3 = PWM_Object3;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	f103 0474 	add.w	r4, r3, #116	; 0x74
 8003f68:	f107 0318 	add.w	r3, r7, #24
 8003f6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	mPWMch4 = PWM_Object4;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f103 0484 	add.w	r4, r3, #132	; 0x84
 8003f78:	f107 0308 	add.w	r3, r7, #8
 8003f7c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f7e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    PWM_Object4.f2Duty(0.9);
 8003f82:	f107 0308 	add.w	r3, r7, #8
 8003f86:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8003fc4 <_ZN9MotorCtrl7InitPWMEv+0x1a0>
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f001 f999 	bl	80052c2 <_ZN3PWM6f2DutyEf>

    //ADC Start
    LL_ADC_Enable( ADC1 );
 8003f90:	480d      	ldr	r0, [pc, #52]	; (8003fc8 <_ZN9MotorCtrl7InitPWMEv+0x1a4>)
 8003f92:	f7ff fe64 	bl	8003c5e <LL_ADC_Enable>
    LL_ADC_Enable( ADC2 );
 8003f96:	480d      	ldr	r0, [pc, #52]	; (8003fcc <_ZN9MotorCtrl7InitPWMEv+0x1a8>)
 8003f98:	f7ff fe61 	bl	8003c5e <LL_ADC_Enable>
    LL_ADC_Enable( ADC3 );
 8003f9c:	480c      	ldr	r0, [pc, #48]	; (8003fd0 <_ZN9MotorCtrl7InitPWMEv+0x1ac>)
 8003f9e:	f7ff fe5e 	bl	8003c5e <LL_ADC_Enable>
    /* ADC1 Injected conversions end interrupt enabling */
    LL_ADC_ClearFlag_JEOS( ADC1 );
 8003fa2:	4809      	ldr	r0, [pc, #36]	; (8003fc8 <_ZN9MotorCtrl7InitPWMEv+0x1a4>)
 8003fa4:	f7ff fe6b 	bl	8003c7e <LL_ADC_ClearFlag_JEOS>
    LL_ADC_EnableIT_JEOS( ADC1 );
 8003fa8:	4807      	ldr	r0, [pc, #28]	; (8003fc8 <_ZN9MotorCtrl7InitPWMEv+0x1a4>)
 8003faa:	f7ff fe76 	bl	8003c9a <LL_ADC_EnableIT_JEOS>

}
 8003fae:	bf00      	nop
 8003fb0:	374c      	adds	r7, #76	; 0x4c
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd90      	pop	{r4, r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	40010000 	.word	0x40010000
 8003fbc:	00000000 	.word	0x00000000
 8003fc0:	40020800 	.word	0x40020800
 8003fc4:	3f666666 	.word	0x3f666666
 8003fc8:	40012000 	.word	0x40012000
 8003fcc:	40012100 	.word	0x40012100
 8003fd0:	40012200 	.word	0x40012200

08003fd4 <_ZN7ArgCtrlaSERKS_>:

#include "MotorLibDefPack.hpp"
#include "math.h"
#include "Observer.hpp"

class ArgCtrl {
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	6039      	str	r1, [r7, #0]
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	685a      	ldr	r2, [r3, #4]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	605a      	str	r2, [r3, #4]
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	689a      	ldr	r2, [r3, #8]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	609a      	str	r2, [r3, #8]
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	68da      	ldr	r2, [r3, #12]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	60da      	str	r2, [r3, #12]
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	691a      	ldr	r2, [r3, #16]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	611a      	str	r2, [r3, #16]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	683a      	ldr	r2, [r7, #0]
 8004002:	3314      	adds	r3, #20
 8004004:	3214      	adds	r2, #20
 8004006:	e892 0003 	ldmia.w	r2, {r0, r1}
 800400a:	e883 0003 	stmia.w	r3, {r0, r1}
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4618      	mov	r0, r3
 8004012:	370c      	adds	r7, #12
 8004014:	46bd      	mov	sp, r7
 8004016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401a:	4770      	bx	lr

0800401c <_ZN3PIDaSERKS_>:
#ifndef PID_HPP_
#define PID_HPP_

#include <array>

class PID {
 800401c:	b480      	push	{r7}
 800401e:	b083      	sub	sp, #12
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
 8004024:	6039      	str	r1, [r7, #0]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	683a      	ldr	r2, [r7, #0]
 800402a:	3304      	adds	r3, #4
 800402c:	3204      	adds	r2, #4
 800402e:	ca07      	ldmia	r2, {r0, r1, r2}
 8004030:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	691a      	ldr	r2, [r3, #16]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	611a      	str	r2, [r3, #16]
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	695a      	ldr	r2, [r3, #20]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	615a      	str	r2, [r3, #20]
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	699a      	ldr	r2, [r3, #24]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	619a      	str	r2, [r3, #24]
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	69da      	ldr	r2, [r3, #28]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	61da      	str	r2, [r3, #28]
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	6a1a      	ldr	r2, [r3, #32]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	621a      	str	r2, [r3, #32]
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	625a      	str	r2, [r3, #36]	; 0x24
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	4618      	mov	r0, r3
 8004068:	370c      	adds	r7, #12
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr
	...

08004074 <_ZN9MotorCtrl13InitMotorInfoEv>:

void MotorCtrl::InitMotorInfo(void) {
 8004074:	b580      	push	{r7, lr}
 8004076:	b09e      	sub	sp, #120	; 0x78
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]

	{
		ArgCtrl ArgCtrl; //class
 800407c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004080:	4618      	mov	r0, r3
 8004082:	f7ff fbab 	bl	80037dc <_ZN7ArgCtrlC1Ev>
		ArgCtrl.Init();
 8004086:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800408a:	4618      	mov	r0, r3
 800408c:	f7ff fbf6 	bl	800387c <_ZN7ArgCtrl4InitEv>
		mArgCtrl = ArgCtrl;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f503 739a 	add.w	r3, r3, #308	; 0x134
 8004096:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800409a:	4611      	mov	r1, r2
 800409c:	4618      	mov	r0, r3
 800409e:	f7ff ff99 	bl	8003fd4 <_ZN7ArgCtrlaSERKS_>
		ArgCtrl ArgCtrl; //class
 80040a2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80040a6:	4618      	mov	r0, r3
 80040a8:	f7ff fbb8 	bl	800381c <_ZN7ArgCtrlD1Ev>
//		TimInfo Tim_Info;//Class
//		Tim_Info.Init(TIM1);
//		mMotorInfo.setTimInfo(Tim_Info);
//	}
	{//PIDLib()
		PID IdPID;
 80040ac:	f107 030c 	add.w	r3, r7, #12
 80040b0:	4618      	mov	r0, r3
 80040b2:	f7ff fb49 	bl	8003748 <_ZN3PIDC1Ev>
		PID IqPID;
 80040b6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80040ba:	4618      	mov	r0, r3
 80040bc:	f7ff fb44 	bl	8003748 <_ZN3PIDC1Ev>
		IdPID.SetParam(PID_GAIN_ID_P, PID_GAIN_ID_I, PID_GAIN_ID_D);
 80040c0:	f107 030c 	add.w	r3, r7, #12
 80040c4:	ed9f 1a18 	vldr	s2, [pc, #96]	; 8004128 <_ZN9MotorCtrl13InitMotorInfoEv+0xb4>
 80040c8:	eddf 0a17 	vldr	s1, [pc, #92]	; 8004128 <_ZN9MotorCtrl13InitMotorInfoEv+0xb4>
 80040cc:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8004128 <_ZN9MotorCtrl13InitMotorInfoEv+0xb4>
 80040d0:	4618      	mov	r0, r3
 80040d2:	f7ff fb69 	bl	80037a8 <_ZN3PID8SetParamEfff>
		IqPID.SetParam(PID_GAIN_IQ_P, PID_GAIN_IQ_I, PID_GAIN_IQ_D);
 80040d6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80040da:	ed9f 1a13 	vldr	s2, [pc, #76]	; 8004128 <_ZN9MotorCtrl13InitMotorInfoEv+0xb4>
 80040de:	eddf 0a12 	vldr	s1, [pc, #72]	; 8004128 <_ZN9MotorCtrl13InitMotorInfoEv+0xb4>
 80040e2:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8004128 <_ZN9MotorCtrl13InitMotorInfoEv+0xb4>
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7ff fb5e 	bl	80037a8 <_ZN3PID8SetParamEfff>
		mIdPID = IdPID;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	3394      	adds	r3, #148	; 0x94
 80040f0:	f107 020c 	add.w	r2, r7, #12
 80040f4:	4611      	mov	r1, r2
 80040f6:	4618      	mov	r0, r3
 80040f8:	f7ff ff90 	bl	800401c <_ZN3PIDaSERKS_>
		mIqPID = IqPID;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	33bc      	adds	r3, #188	; 0xbc
 8004100:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004104:	4611      	mov	r1, r2
 8004106:	4618      	mov	r0, r3
 8004108:	f7ff ff88 	bl	800401c <_ZN3PIDaSERKS_>
		PID IqPID;
 800410c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004110:	4618      	mov	r0, r3
 8004112:	f7ff fb29 	bl	8003768 <_ZN3PIDD1Ev>
		PID IdPID;
 8004116:	f107 030c 	add.w	r3, r7, #12
 800411a:	4618      	mov	r0, r3
 800411c:	f7ff fb24 	bl	8003768 <_ZN3PIDD1Ev>
		//mMotorInfo.setIdqPIDLib(IdPID, IqPID);
		//mMotorInfo.setIganmadeltaPIDLib(IganmaPID, IdeltaPID);
	}
}
 8004120:	bf00      	nop
 8004122:	3778      	adds	r7, #120	; 0x78
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}
 8004128:	3dcccccd 	.word	0x3dcccccd

0800412c <HAL_ADC_MspInit>:
  }

}

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b08a      	sub	sp, #40	; 0x28
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004134:	f107 0314 	add.w	r3, r7, #20
 8004138:	2200      	movs	r2, #0
 800413a:	601a      	str	r2, [r3, #0]
 800413c:	605a      	str	r2, [r3, #4]
 800413e:	609a      	str	r2, [r3, #8]
 8004140:	60da      	str	r2, [r3, #12]
 8004142:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a1b      	ldr	r2, [pc, #108]	; (80041b8 <HAL_ADC_MspInit+0x8c>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d12f      	bne.n	80041ae <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 800414e:	2300      	movs	r3, #0
 8004150:	613b      	str	r3, [r7, #16]
 8004152:	4b1a      	ldr	r3, [pc, #104]	; (80041bc <HAL_ADC_MspInit+0x90>)
 8004154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004156:	4a19      	ldr	r2, [pc, #100]	; (80041bc <HAL_ADC_MspInit+0x90>)
 8004158:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800415c:	6453      	str	r3, [r2, #68]	; 0x44
 800415e:	4b17      	ldr	r3, [pc, #92]	; (80041bc <HAL_ADC_MspInit+0x90>)
 8004160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004162:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004166:	613b      	str	r3, [r7, #16]
 8004168:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800416a:	2300      	movs	r3, #0
 800416c:	60fb      	str	r3, [r7, #12]
 800416e:	4b13      	ldr	r3, [pc, #76]	; (80041bc <HAL_ADC_MspInit+0x90>)
 8004170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004172:	4a12      	ldr	r2, [pc, #72]	; (80041bc <HAL_ADC_MspInit+0x90>)
 8004174:	f043 0304 	orr.w	r3, r3, #4
 8004178:	6313      	str	r3, [r2, #48]	; 0x30
 800417a:	4b10      	ldr	r3, [pc, #64]	; (80041bc <HAL_ADC_MspInit+0x90>)
 800417c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800417e:	f003 0304 	and.w	r3, r3, #4
 8004182:	60fb      	str	r3, [r7, #12]
 8004184:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration    
    PC3     ------> ADC3_IN13 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004186:	2308      	movs	r3, #8
 8004188:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800418a:	2303      	movs	r3, #3
 800418c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800418e:	2300      	movs	r3, #0
 8004190:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004192:	f107 0314 	add.w	r3, r7, #20
 8004196:	4619      	mov	r1, r3
 8004198:	4809      	ldr	r0, [pc, #36]	; (80041c0 <HAL_ADC_MspInit+0x94>)
 800419a:	f7fd fa33 	bl	8001604 <HAL_GPIO_Init>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 2, 0);
 800419e:	2200      	movs	r2, #0
 80041a0:	2102      	movs	r1, #2
 80041a2:	2012      	movs	r0, #18
 80041a4:	f7fd f9f7 	bl	8001596 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80041a8:	2012      	movs	r0, #18
 80041aa:	f7fd fa10 	bl	80015ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80041ae:	bf00      	nop
 80041b0:	3728      	adds	r7, #40	; 0x28
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	40012200 	.word	0x40012200
 80041bc:	40023800 	.word	0x40023800
 80041c0:	40020800 	.word	0x40020800

080041c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80041c8:	f7fc fe3a 	bl	8000e40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80041cc:	f000 f804 	bl	80041d8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  cppwrapper();
 80041d0:	f000 f906 	bl	80043e0 <cppwrapper>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80041d4:	e7fe      	b.n	80041d4 <main+0x10>
	...

080041d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b094      	sub	sp, #80	; 0x50
 80041dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80041de:	f107 031c 	add.w	r3, r7, #28
 80041e2:	2234      	movs	r2, #52	; 0x34
 80041e4:	2100      	movs	r1, #0
 80041e6:	4618      	mov	r0, r3
 80041e8:	f001 fc77 	bl	8005ada <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80041ec:	f107 0308 	add.w	r3, r7, #8
 80041f0:	2200      	movs	r2, #0
 80041f2:	601a      	str	r2, [r3, #0]
 80041f4:	605a      	str	r2, [r3, #4]
 80041f6:	609a      	str	r2, [r3, #8]
 80041f8:	60da      	str	r2, [r3, #12]
 80041fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80041fc:	2300      	movs	r3, #0
 80041fe:	607b      	str	r3, [r7, #4]
 8004200:	4b2c      	ldr	r3, [pc, #176]	; (80042b4 <SystemClock_Config+0xdc>)
 8004202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004204:	4a2b      	ldr	r2, [pc, #172]	; (80042b4 <SystemClock_Config+0xdc>)
 8004206:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800420a:	6413      	str	r3, [r2, #64]	; 0x40
 800420c:	4b29      	ldr	r3, [pc, #164]	; (80042b4 <SystemClock_Config+0xdc>)
 800420e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004210:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004214:	607b      	str	r3, [r7, #4]
 8004216:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004218:	2300      	movs	r3, #0
 800421a:	603b      	str	r3, [r7, #0]
 800421c:	4b26      	ldr	r3, [pc, #152]	; (80042b8 <SystemClock_Config+0xe0>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a25      	ldr	r2, [pc, #148]	; (80042b8 <SystemClock_Config+0xe0>)
 8004222:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004226:	6013      	str	r3, [r2, #0]
 8004228:	4b23      	ldr	r3, [pc, #140]	; (80042b8 <SystemClock_Config+0xe0>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004230:	603b      	str	r3, [r7, #0]
 8004232:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004234:	2301      	movs	r3, #1
 8004236:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004238:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800423c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800423e:	2302      	movs	r3, #2
 8004240:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004242:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004246:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004248:	2304      	movs	r3, #4
 800424a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800424c:	23b4      	movs	r3, #180	; 0xb4
 800424e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004250:	2302      	movs	r3, #2
 8004252:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004254:	2302      	movs	r3, #2
 8004256:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004258:	2302      	movs	r3, #2
 800425a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800425c:	f107 031c 	add.w	r3, r7, #28
 8004260:	4618      	mov	r0, r3
 8004262:	f7fd fe33 	bl	8001ecc <HAL_RCC_OscConfig>
 8004266:	4603      	mov	r3, r0
 8004268:	2b00      	cmp	r3, #0
 800426a:	d001      	beq.n	8004270 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800426c:	f000 f826 	bl	80042bc <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8004270:	f7fd fb5a 	bl	8001928 <HAL_PWREx_EnableOverDrive>
 8004274:	4603      	mov	r3, r0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800427a:	f000 f81f 	bl	80042bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800427e:	230f      	movs	r3, #15
 8004280:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004282:	2302      	movs	r3, #2
 8004284:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004286:	2300      	movs	r3, #0
 8004288:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800428a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800428e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004290:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004294:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004296:	f107 0308 	add.w	r3, r7, #8
 800429a:	2105      	movs	r1, #5
 800429c:	4618      	mov	r0, r3
 800429e:	f7fd fb93 	bl	80019c8 <HAL_RCC_ClockConfig>
 80042a2:	4603      	mov	r3, r0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d001      	beq.n	80042ac <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80042a8:	f000 f808 	bl	80042bc <Error_Handler>
  }
}
 80042ac:	bf00      	nop
 80042ae:	3750      	adds	r7, #80	; 0x50
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	40023800 	.word	0x40023800
 80042b8:	40007000 	.word	0x40007000

080042bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80042bc:	b480      	push	{r7}
 80042be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80042c0:	bf00      	nop
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr
	...

080042cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042d2:	2300      	movs	r3, #0
 80042d4:	607b      	str	r3, [r7, #4]
 80042d6:	4b10      	ldr	r3, [pc, #64]	; (8004318 <HAL_MspInit+0x4c>)
 80042d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042da:	4a0f      	ldr	r2, [pc, #60]	; (8004318 <HAL_MspInit+0x4c>)
 80042dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042e0:	6453      	str	r3, [r2, #68]	; 0x44
 80042e2:	4b0d      	ldr	r3, [pc, #52]	; (8004318 <HAL_MspInit+0x4c>)
 80042e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042ea:	607b      	str	r3, [r7, #4]
 80042ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042ee:	2300      	movs	r3, #0
 80042f0:	603b      	str	r3, [r7, #0]
 80042f2:	4b09      	ldr	r3, [pc, #36]	; (8004318 <HAL_MspInit+0x4c>)
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	4a08      	ldr	r2, [pc, #32]	; (8004318 <HAL_MspInit+0x4c>)
 80042f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042fc:	6413      	str	r3, [r2, #64]	; 0x40
 80042fe:	4b06      	ldr	r3, [pc, #24]	; (8004318 <HAL_MspInit+0x4c>)
 8004300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004306:	603b      	str	r3, [r7, #0]
 8004308:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 800430a:	2004      	movs	r0, #4
 800430c:	f7fd f938 	bl	8001580 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004310:	bf00      	nop
 8004312:	3708      	adds	r7, #8
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	40023800 	.word	0x40023800

0800431c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004324:	4b11      	ldr	r3, [pc, #68]	; (800436c <_sbrk+0x50>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d102      	bne.n	8004332 <_sbrk+0x16>
		heap_end = &end;
 800432c:	4b0f      	ldr	r3, [pc, #60]	; (800436c <_sbrk+0x50>)
 800432e:	4a10      	ldr	r2, [pc, #64]	; (8004370 <_sbrk+0x54>)
 8004330:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004332:	4b0e      	ldr	r3, [pc, #56]	; (800436c <_sbrk+0x50>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004338:	4b0c      	ldr	r3, [pc, #48]	; (800436c <_sbrk+0x50>)
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	4413      	add	r3, r2
 8004340:	466a      	mov	r2, sp
 8004342:	4293      	cmp	r3, r2
 8004344:	d907      	bls.n	8004356 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004346:	f001 fb83 	bl	8005a50 <__errno>
 800434a:	4602      	mov	r2, r0
 800434c:	230c      	movs	r3, #12
 800434e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004350:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004354:	e006      	b.n	8004364 <_sbrk+0x48>
	}

	heap_end += incr;
 8004356:	4b05      	ldr	r3, [pc, #20]	; (800436c <_sbrk+0x50>)
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4413      	add	r3, r2
 800435e:	4a03      	ldr	r2, [pc, #12]	; (800436c <_sbrk+0x50>)
 8004360:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8004362:	68fb      	ldr	r3, [r7, #12]
}
 8004364:	4618      	mov	r0, r3
 8004366:	3710      	adds	r7, #16
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}
 800436c:	200001f8 	.word	0x200001f8
 8004370:	200030d0 	.word	0x200030d0

08004374 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004374:	b480      	push	{r7}
 8004376:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004378:	4b16      	ldr	r3, [pc, #88]	; (80043d4 <SystemInit+0x60>)
 800437a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800437e:	4a15      	ldr	r2, [pc, #84]	; (80043d4 <SystemInit+0x60>)
 8004380:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004384:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004388:	4b13      	ldr	r3, [pc, #76]	; (80043d8 <SystemInit+0x64>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a12      	ldr	r2, [pc, #72]	; (80043d8 <SystemInit+0x64>)
 800438e:	f043 0301 	orr.w	r3, r3, #1
 8004392:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004394:	4b10      	ldr	r3, [pc, #64]	; (80043d8 <SystemInit+0x64>)
 8004396:	2200      	movs	r2, #0
 8004398:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800439a:	4b0f      	ldr	r3, [pc, #60]	; (80043d8 <SystemInit+0x64>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a0e      	ldr	r2, [pc, #56]	; (80043d8 <SystemInit+0x64>)
 80043a0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80043a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043a8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80043aa:	4b0b      	ldr	r3, [pc, #44]	; (80043d8 <SystemInit+0x64>)
 80043ac:	4a0b      	ldr	r2, [pc, #44]	; (80043dc <SystemInit+0x68>)
 80043ae:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80043b0:	4b09      	ldr	r3, [pc, #36]	; (80043d8 <SystemInit+0x64>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a08      	ldr	r2, [pc, #32]	; (80043d8 <SystemInit+0x64>)
 80043b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043ba:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80043bc:	4b06      	ldr	r3, [pc, #24]	; (80043d8 <SystemInit+0x64>)
 80043be:	2200      	movs	r2, #0
 80043c0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80043c2:	4b04      	ldr	r3, [pc, #16]	; (80043d4 <SystemInit+0x60>)
 80043c4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80043c8:	609a      	str	r2, [r3, #8]
#endif
}
 80043ca:	bf00      	nop
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr
 80043d4:	e000ed00 	.word	0xe000ed00
 80043d8:	40023800 	.word	0x40023800
 80043dc:	24003010 	.word	0x24003010

080043e0 <cppwrapper>:
//unsigned int debugCount = DEBUG_COUNT;

MotorCtrl M_Ctrl;


void cppwrapper(void){
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0

	M_Ctrl.InitSystem();
 80043e4:	4804      	ldr	r0, [pc, #16]	; (80043f8 <cppwrapper+0x18>)
 80043e6:	f7ff fd0c 	bl	8003e02 <_ZN9MotorCtrl10InitSystemEv>
//	DbgStr.append("testnum:");
//	DbgStr.append(std::to_string(Dbgint));
//	DbgStr.append("\r\n");
//	M_Ctrl.DbgUart(DbgStr);

	M_Ctrl.InitMotorInfo();
 80043ea:	4803      	ldr	r0, [pc, #12]	; (80043f8 <cppwrapper+0x18>)
 80043ec:	f7ff fe42 	bl	8004074 <_ZN9MotorCtrl13InitMotorInfoEv>
	M_Ctrl.InitPWM();
 80043f0:	4801      	ldr	r0, [pc, #4]	; (80043f8 <cppwrapper+0x18>)
 80043f2:	f7ff fd17 	bl	8003e24 <_ZN9MotorCtrl7InitPWMEv>

	while(1){}
 80043f6:	e7fe      	b.n	80043f6 <cppwrapper+0x16>
 80043f8:	200001fc 	.word	0x200001fc

080043fc <_Z41__static_initialization_and_destruction_0ii>:
}


void BtnAct(void) { //
	M_Ctrl.BtnAct();
}
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b082      	sub	sp, #8
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2b01      	cmp	r3, #1
 800440a:	d107      	bne.n	800441c <_Z41__static_initialization_and_destruction_0ii+0x20>
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004412:	4293      	cmp	r3, r2
 8004414:	d102      	bne.n	800441c <_Z41__static_initialization_and_destruction_0ii+0x20>
MotorCtrl M_Ctrl;
 8004416:	4809      	ldr	r0, [pc, #36]	; (800443c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8004418:	f7ff fc6e 	bl	8003cf8 <_ZN9MotorCtrlC1Ev>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d107      	bne.n	8004432 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004428:	4293      	cmp	r3, r2
 800442a:	d102      	bne.n	8004432 <_Z41__static_initialization_and_destruction_0ii+0x36>
 800442c:	4803      	ldr	r0, [pc, #12]	; (800443c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800442e:	f7ff fca7 	bl	8003d80 <_ZN9MotorCtrlD1Ev>
}
 8004432:	bf00      	nop
 8004434:	3708      	adds	r7, #8
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	200001fc 	.word	0x200001fc

08004440 <_GLOBAL__sub_I_M_Ctrl>:
 8004440:	b580      	push	{r7, lr}
 8004442:	af00      	add	r7, sp, #0
 8004444:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004448:	2001      	movs	r0, #1
 800444a:	f7ff ffd7 	bl	80043fc <_Z41__static_initialization_and_destruction_0ii>
 800444e:	bd80      	pop	{r7, pc}

08004450 <_GLOBAL__sub_D_M_Ctrl>:
 8004450:	b580      	push	{r7, lr}
 8004452:	af00      	add	r7, sp, #0
 8004454:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004458:	2000      	movs	r0, #0
 800445a:	f7ff ffcf 	bl	80043fc <_Z41__static_initialization_and_destruction_0ii>
 800445e:	bd80      	pop	{r7, pc}

08004460 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004460:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004498 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004464:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004466:	e003      	b.n	8004470 <LoopCopyDataInit>

08004468 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004468:	4b0c      	ldr	r3, [pc, #48]	; (800449c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800446a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800446c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800446e:	3104      	adds	r1, #4

08004470 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004470:	480b      	ldr	r0, [pc, #44]	; (80044a0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004472:	4b0c      	ldr	r3, [pc, #48]	; (80044a4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004474:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004476:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004478:	d3f6      	bcc.n	8004468 <CopyDataInit>
  ldr  r2, =_sbss
 800447a:	4a0b      	ldr	r2, [pc, #44]	; (80044a8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800447c:	e002      	b.n	8004484 <LoopFillZerobss>

0800447e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800447e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004480:	f842 3b04 	str.w	r3, [r2], #4

08004484 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004484:	4b09      	ldr	r3, [pc, #36]	; (80044ac <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004486:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004488:	d3f9      	bcc.n	800447e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800448a:	f7ff ff73 	bl	8004374 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800448e:	f001 fae5 	bl	8005a5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004492:	f7ff fe97 	bl	80041c4 <main>
  bx  lr    
 8004496:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004498:	2001ffff 	.word	0x2001ffff
  ldr  r3, =_sidata
 800449c:	08007890 	.word	0x08007890
  ldr  r0, =_sdata
 80044a0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80044a4:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 80044a8:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 80044ac:	200030cc 	.word	0x200030cc

080044b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80044b0:	e7fe      	b.n	80044b0 <ADC_IRQHandler>
	...

080044b4 <__NVIC_GetPriorityGrouping>:
{
 80044b4:	b480      	push	{r7}
 80044b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044b8:	4b04      	ldr	r3, [pc, #16]	; (80044cc <__NVIC_GetPriorityGrouping+0x18>)
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	0a1b      	lsrs	r3, r3, #8
 80044be:	f003 0307 	and.w	r3, r3, #7
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr
 80044cc:	e000ed00 	.word	0xe000ed00

080044d0 <__NVIC_EnableIRQ>:
{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	4603      	mov	r3, r0
 80044d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	db0d      	blt.n	80044fe <__NVIC_EnableIRQ+0x2e>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	f003 021f 	and.w	r2, r3, #31
 80044ec:	4907      	ldr	r1, [pc, #28]	; (800450c <__NVIC_EnableIRQ+0x3c>)
 80044ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044f2:	095b      	lsrs	r3, r3, #5
 80044f4:	2001      	movs	r0, #1
 80044f6:	fa00 f202 	lsl.w	r2, r0, r2
 80044fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80044fe:	bf00      	nop
 8004500:	370c      	adds	r7, #12
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	e000e100 	.word	0xe000e100

08004510 <__NVIC_SetPriority>:
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	4603      	mov	r3, r0
 8004518:	6039      	str	r1, [r7, #0]
 800451a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800451c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004520:	2b00      	cmp	r3, #0
 8004522:	db0c      	blt.n	800453e <__NVIC_SetPriority+0x2e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	b2db      	uxtb	r3, r3
 8004528:	4a0e      	ldr	r2, [pc, #56]	; (8004564 <__NVIC_SetPriority+0x54>)
 800452a:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800452e:	4608      	mov	r0, r1
 8004530:	011b      	lsls	r3, r3, #4
 8004532:	b2d9      	uxtb	r1, r3
 8004534:	1813      	adds	r3, r2, r0
 8004536:	460a      	mov	r2, r1
 8004538:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800453c:	e00c      	b.n	8004558 <__NVIC_SetPriority+0x48>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	b2da      	uxtb	r2, r3
 8004542:	4909      	ldr	r1, [pc, #36]	; (8004568 <__NVIC_SetPriority+0x58>)
 8004544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004548:	b2db      	uxtb	r3, r3
 800454a:	f003 030f 	and.w	r3, r3, #15
 800454e:	3b04      	subs	r3, #4
 8004550:	0112      	lsls	r2, r2, #4
 8004552:	b2d2      	uxtb	r2, r2
 8004554:	440b      	add	r3, r1
 8004556:	761a      	strb	r2, [r3, #24]
}
 8004558:	bf00      	nop
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr
 8004564:	e000e100 	.word	0xe000e100
 8004568:	e000ed00 	.word	0xe000ed00

0800456c <NVIC_EncodePriority>:
{
 800456c:	b480      	push	{r7}
 800456e:	b089      	sub	sp, #36	; 0x24
 8004570:	af00      	add	r7, sp, #0
 8004572:	60f8      	str	r0, [r7, #12]
 8004574:	60b9      	str	r1, [r7, #8]
 8004576:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f003 0307 	and.w	r3, r3, #7
 800457e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	f1c3 0307 	rsb	r3, r3, #7
 8004586:	2b04      	cmp	r3, #4
 8004588:	bf28      	it	cs
 800458a:	2304      	movcs	r3, #4
 800458c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	3304      	adds	r3, #4
 8004592:	2b06      	cmp	r3, #6
 8004594:	d902      	bls.n	800459c <NVIC_EncodePriority+0x30>
 8004596:	69fb      	ldr	r3, [r7, #28]
 8004598:	3b03      	subs	r3, #3
 800459a:	e000      	b.n	800459e <NVIC_EncodePriority+0x32>
 800459c:	2300      	movs	r3, #0
 800459e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	2201      	movs	r2, #1
 80045a4:	fa02 f303 	lsl.w	r3, r2, r3
 80045a8:	1e5a      	subs	r2, r3, #1
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	401a      	ands	r2, r3
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	2101      	movs	r1, #1
 80045b6:	fa01 f303 	lsl.w	r3, r1, r3
 80045ba:	1e59      	subs	r1, r3, #1
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	400b      	ands	r3, r1
         );
 80045c0:	4313      	orrs	r3, r2
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3724      	adds	r7, #36	; 0x24
 80045c6:	46bd      	mov	sp, r7
 80045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045cc:	4770      	bx	lr

080045ce <LL_ADC_REG_SetSequencerRanks>:
{
 80045ce:	b490      	push	{r4, r7}
 80045d0:	b086      	sub	sp, #24
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	60f8      	str	r0, [r7, #12]
 80045d6:	60b9      	str	r1, [r7, #8]
 80045d8:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	332c      	adds	r3, #44	; 0x2c
 80045de:	4619      	mov	r1, r3
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045e6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80045ea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ec:	697a      	ldr	r2, [r7, #20]
 80045ee:	fa92 f2a2 	rbit	r2, r2
 80045f2:	613a      	str	r2, [r7, #16]
  return result;
 80045f4:	693a      	ldr	r2, [r7, #16]
 80045f6:	fab2 f282 	clz	r2, r2
 80045fa:	b2d2      	uxtb	r2, r2
 80045fc:	40d3      	lsrs	r3, r2
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	440b      	add	r3, r1
 8004602:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 8004604:	6822      	ldr	r2, [r4, #0]
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	f003 031f 	and.w	r3, r3, #31
 800460c:	211f      	movs	r1, #31
 800460e:	fa01 f303 	lsl.w	r3, r1, r3
 8004612:	43db      	mvns	r3, r3
 8004614:	401a      	ands	r2, r3
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f003 011f 	and.w	r1, r3, #31
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	f003 031f 	and.w	r3, r3, #31
 8004622:	fa01 f303 	lsl.w	r3, r1, r3
 8004626:	4313      	orrs	r3, r2
 8004628:	6023      	str	r3, [r4, #0]
}
 800462a:	bf00      	nop
 800462c:	3718      	adds	r7, #24
 800462e:	46bd      	mov	sp, r7
 8004630:	bc90      	pop	{r4, r7}
 8004632:	4770      	bx	lr

08004634 <LL_ADC_REG_SetFlagEndOfConversion>:
{
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	431a      	orrs	r2, r3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	609a      	str	r2, [r3, #8]
}
 800464e:	bf00      	nop
 8004650:	370c      	adds	r7, #12
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr

0800465a <LL_ADC_INJ_SetSequencerRanks>:
{
 800465a:	b480      	push	{r7}
 800465c:	b087      	sub	sp, #28
 800465e:	af00      	add	r7, sp, #0
 8004660:	60f8      	str	r0, [r7, #12]
 8004662:	60b9      	str	r1, [r7, #8]
 8004664:	607a      	str	r2, [r7, #4]
  register uint32_t tmpreg1 = (READ_BIT(ADCx->JSQR, ADC_JSQR_JL) >> ADC_JSQR_JL_Pos) + 1U;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800466a:	0d1b      	lsrs	r3, r3, #20
 800466c:	f003 0303 	and.w	r3, r3, #3
 8004670:	3301      	adds	r3, #1
 8004672:	617b      	str	r3, [r7, #20]
  MODIFY_REG(ADCx->JSQR,
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	b2d9      	uxtb	r1, r3
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	b2db      	uxtb	r3, r3
 8004680:	1acb      	subs	r3, r1, r3
 8004682:	b2db      	uxtb	r3, r3
 8004684:	3303      	adds	r3, #3
 8004686:	b2db      	uxtb	r3, r3
 8004688:	4619      	mov	r1, r3
 800468a:	460b      	mov	r3, r1
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	440b      	add	r3, r1
 8004690:	211f      	movs	r1, #31
 8004692:	fa01 f303 	lsl.w	r3, r1, r3
 8004696:	43db      	mvns	r3, r3
 8004698:	401a      	ands	r2, r3
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f003 011f 	and.w	r1, r3, #31
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	b2d8      	uxtb	r0, r3
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	1ac3      	subs	r3, r0, r3
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	3303      	adds	r3, #3
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	4618      	mov	r0, r3
 80046b2:	4603      	mov	r3, r0
 80046b4:	009b      	lsls	r3, r3, #2
 80046b6:	4403      	add	r3, r0
 80046b8:	fa01 f303 	lsl.w	r3, r1, r3
 80046bc:	431a      	orrs	r2, r3
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80046c2:	bf00      	nop
 80046c4:	371c      	adds	r7, #28
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr

080046ce <LL_ADC_INJ_SetOffset>:
{
 80046ce:	b490      	push	{r4, r7}
 80046d0:	b086      	sub	sp, #24
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	60f8      	str	r0, [r7, #12]
 80046d6:	60b9      	str	r1, [r7, #8]
 80046d8:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JOFR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JOFRX_REGOFFSET_MASK));
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	3314      	adds	r3, #20
 80046de:	4619      	mov	r1, r3
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80046e6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80046ea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ec:	697a      	ldr	r2, [r7, #20]
 80046ee:	fa92 f2a2 	rbit	r2, r2
 80046f2:	613a      	str	r2, [r7, #16]
  return result;
 80046f4:	693a      	ldr	r2, [r7, #16]
 80046f6:	fab2 f282 	clz	r2, r2
 80046fa:	b2d2      	uxtb	r2, r2
 80046fc:	40d3      	lsrs	r3, r2
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	440b      	add	r3, r1
 8004702:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 8004704:	6823      	ldr	r3, [r4, #0]
 8004706:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800470a:	f023 030f 	bic.w	r3, r3, #15
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	4313      	orrs	r3, r2
 8004712:	6023      	str	r3, [r4, #0]
}
 8004714:	bf00      	nop
 8004716:	3718      	adds	r7, #24
 8004718:	46bd      	mov	sp, r7
 800471a:	bc90      	pop	{r4, r7}
 800471c:	4770      	bx	lr

0800471e <LL_ADC_SetChannelSamplingTime>:
{
 800471e:	b490      	push	{r4, r7}
 8004720:	b08a      	sub	sp, #40	; 0x28
 8004722:	af00      	add	r7, sp, #0
 8004724:	60f8      	str	r0, [r7, #12]
 8004726:	60b9      	str	r1, [r7, #8]
 8004728:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	330c      	adds	r3, #12
 800472e:	4619      	mov	r1, r3
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004736:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800473a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800473c:	697a      	ldr	r2, [r7, #20]
 800473e:	fa92 f2a2 	rbit	r2, r2
 8004742:	613a      	str	r2, [r7, #16]
  return result;
 8004744:	693a      	ldr	r2, [r7, #16]
 8004746:	fab2 f282 	clz	r2, r2
 800474a:	b2d2      	uxtb	r2, r2
 800474c:	40d3      	lsrs	r3, r2
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	440b      	add	r3, r1
 8004752:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 8004754:	6822      	ldr	r2, [r4, #0]
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 800475c:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 8004760:	61f9      	str	r1, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004762:	69f9      	ldr	r1, [r7, #28]
 8004764:	fa91 f1a1 	rbit	r1, r1
 8004768:	61b9      	str	r1, [r7, #24]
  return result;
 800476a:	69b9      	ldr	r1, [r7, #24]
 800476c:	fab1 f181 	clz	r1, r1
 8004770:	b2c9      	uxtb	r1, r1
 8004772:	40cb      	lsrs	r3, r1
 8004774:	2107      	movs	r1, #7
 8004776:	fa01 f303 	lsl.w	r3, r1, r3
 800477a:	43db      	mvns	r3, r3
 800477c:	401a      	ands	r2, r3
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8004784:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 8004788:	6279      	str	r1, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800478a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800478c:	fa91 f1a1 	rbit	r1, r1
 8004790:	6239      	str	r1, [r7, #32]
  return result;
 8004792:	6a39      	ldr	r1, [r7, #32]
 8004794:	fab1 f181 	clz	r1, r1
 8004798:	b2c9      	uxtb	r1, r1
 800479a:	40cb      	lsrs	r3, r1
 800479c:	6879      	ldr	r1, [r7, #4]
 800479e:	fa01 f303 	lsl.w	r3, r1, r3
 80047a2:	4313      	orrs	r3, r2
 80047a4:	6023      	str	r3, [r4, #0]
}
 80047a6:	bf00      	nop
 80047a8:	3728      	adds	r7, #40	; 0x28
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bc90      	pop	{r4, r7}
 80047ae:	4770      	bx	lr

080047b0 <LL_ADC_INJ_StartConversionExtTrig>:
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	6039      	str	r1, [r7, #0]
  SET_BIT(ADCx->CR2, ExternalTriggerEdge);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	689a      	ldr	r2, [r3, #8]
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	431a      	orrs	r2, r3
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	609a      	str	r2, [r3, #8]
}
 80047c6:	bf00      	nop
 80047c8:	370c      	adds	r7, #12
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr

080047d2 <LL_ADC_DisableIT_EOCS>:
  * @rmtoll CR1      EOCIE          LL_ADC_DisableIT_EOCS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOCS(ADC_TypeDef *ADCx)
{
 80047d2:	b480      	push	{r7}
 80047d4:	b083      	sub	sp, #12
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	f023 0220 	bic.w	r2, r3, #32
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	605a      	str	r2, [r3, #4]
}
 80047e6:	bf00      	nop
 80047e8:	370c      	adds	r7, #12
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr

080047f2 <LL_ADC_DisableIT_JEOS>:
  * @rmtoll CR1      JEOCIE         LL_ADC_EnableIT_JEOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOS(ADC_TypeDef *ADCx)
{
 80047f2:	b480      	push	{r7}
 80047f4:	b083      	sub	sp, #12
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]
  /* Note: on this STM32 serie, there is no flag ADC group injected          */
  /*       end of unitary conversion.                                         */
  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
  /*       in other STM32 families).                                          */
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	605a      	str	r2, [r3, #4]
}
 8004806:	bf00      	nop
 8004808:	370c      	adds	r7, #12
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr
	...

08004814 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8004814:	b480      	push	{r7}
 8004816:	b085      	sub	sp, #20
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800481c:	4b08      	ldr	r3, [pc, #32]	; (8004840 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800481e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4907      	ldr	r1, [pc, #28]	; (8004840 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004824:	4313      	orrs	r3, r2
 8004826:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8004828:	4b05      	ldr	r3, [pc, #20]	; (8004840 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800482a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4013      	ands	r3, r2
 8004830:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004832:	68fb      	ldr	r3, [r7, #12]
}
 8004834:	bf00      	nop
 8004836:	3714      	adds	r7, #20
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr
 8004840:	40023800 	.word	0x40023800

08004844 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8004844:	b480      	push	{r7}
 8004846:	b085      	sub	sp, #20
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800484c:	4b08      	ldr	r3, [pc, #32]	; (8004870 <LL_APB2_GRP1_EnableClock+0x2c>)
 800484e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	4907      	ldr	r1, [pc, #28]	; (8004870 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004854:	4313      	orrs	r3, r2
 8004856:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004858:	4b05      	ldr	r3, [pc, #20]	; (8004870 <LL_APB2_GRP1_EnableClock+0x2c>)
 800485a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	4013      	ands	r3, r2
 8004860:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004862:	68fb      	ldr	r3, [r7, #12]
}
 8004864:	bf00      	nop
 8004866:	3714      	adds	r7, #20
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr
 8004870:	40023800 	.word	0x40023800

08004874 <_ZN7ADCInit4InitEv>:
void MX_ADC3_Init(void);
ADC_HandleTypeDef hadc3;
//void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle);
//void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle);

void ADCInit::Init() {
 8004874:	b580      	push	{r7, lr}
 8004876:	af00      	add	r7, sp, #0
	MX_ADC1_Init();
 8004878:	f000 f806 	bl	8004888 <_Z12MX_ADC1_Initv>
	MX_ADC2_Init();
 800487c:	f000 f91e 	bl	8004abc <_Z12MX_ADC2_Initv>
	MX_ADC3_Init();
 8004880:	f000 fa22 	bl	8004cc8 <_Z12MX_ADC3_Initv>
}
 8004884:	bf00      	nop
 8004886:	bd80      	pop	{r7, pc}

08004888 <_Z12MX_ADC1_Initv>:



/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b096      	sub	sp, #88	; 0x58
 800488c:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 800488e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004892:	2200      	movs	r2, #0
 8004894:	601a      	str	r2, [r3, #0]
 8004896:	605a      	str	r2, [r3, #4]
 8004898:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800489a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800489e:	2200      	movs	r2, #0
 80048a0:	601a      	str	r2, [r3, #0]
 80048a2:	605a      	str	r2, [r3, #4]
 80048a4:	609a      	str	r2, [r3, #8]
 80048a6:	60da      	str	r2, [r3, #12]
 80048a8:	611a      	str	r2, [r3, #16]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80048aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80048ae:	2200      	movs	r2, #0
 80048b0:	601a      	str	r2, [r3, #0]
 80048b2:	605a      	str	r2, [r3, #4]
 80048b4:	609a      	str	r2, [r3, #8]
 80048b6:	60da      	str	r2, [r3, #12]
  LL_ADC_INJ_InitTypeDef ADC_INJ_InitStruct = {0};
 80048b8:	f107 0318 	add.w	r3, r7, #24
 80048bc:	2200      	movs	r2, #0
 80048be:	601a      	str	r2, [r3, #0]
 80048c0:	605a      	str	r2, [r3, #4]
 80048c2:	609a      	str	r2, [r3, #8]
 80048c4:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048c6:	463b      	mov	r3, r7
 80048c8:	2200      	movs	r2, #0
 80048ca:	601a      	str	r2, [r3, #0]
 80048cc:	605a      	str	r2, [r3, #4]
 80048ce:	609a      	str	r2, [r3, #8]
 80048d0:	60da      	str	r2, [r3, #12]
 80048d2:	611a      	str	r2, [r3, #16]
 80048d4:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 80048d6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80048da:	f7ff ffb3 	bl	8004844 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80048de:	2004      	movs	r0, #4
 80048e0:	f7ff ff98 	bl	8004814 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80048e4:	2001      	movs	r0, #1
 80048e6:	f7ff ff95 	bl	8004814 <LL_AHB1_GRP1_EnableClock>
  PC1   ------> ADC1_IN11
  PC2   ------> ADC1_IN12
  PA0-WKUP   ------> ADC1_IN0
  PA1   ------> ADC1_IN1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2;
 80048ea:	2307      	movs	r3, #7
 80048ec:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80048ee:	2303      	movs	r3, #3
 80048f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80048f2:	2300      	movs	r3, #0
 80048f4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80048f6:	463b      	mov	r3, r7
 80048f8:	4619      	mov	r1, r3
 80048fa:	4869      	ldr	r0, [pc, #420]	; (8004aa0 <_Z12MX_ADC1_Initv+0x218>)
 80048fc:	f7fe f88f 	bl	8002a1e <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 8004900:	2303      	movs	r3, #3
 8004902:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8004904:	2303      	movs	r3, #3
 8004906:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004908:	2300      	movs	r3, #0
 800490a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800490c:	463b      	mov	r3, r7
 800490e:	4619      	mov	r1, r3
 8004910:	4864      	ldr	r0, [pc, #400]	; (8004aa4 <_Z12MX_ADC1_Initv+0x21c>)
 8004912:	f7fe f884 	bl	8002a1e <LL_GPIO_Init>

  /* ADC1 interrupt Init */
  NVIC_SetPriority(ADC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 0));
 8004916:	f7ff fdcd 	bl	80044b4 <__NVIC_GetPriorityGrouping>
 800491a:	4603      	mov	r3, r0
 800491c:	2200      	movs	r2, #0
 800491e:	2102      	movs	r1, #2
 8004920:	4618      	mov	r0, r3
 8004922:	f7ff fe23 	bl	800456c <NVIC_EncodePriority>
 8004926:	4603      	mov	r3, r0
 8004928:	4619      	mov	r1, r3
 800492a:	2012      	movs	r0, #18
 800492c:	f7ff fdf0 	bl	8004510 <__NVIC_SetPriority>
  NVIC_EnableIRQ(ADC_IRQn);
 8004930:	2012      	movs	r0, #18
 8004932:	f7ff fdcd 	bl	80044d0 <__NVIC_EnableIRQ>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8004936:	2300      	movs	r3, #0
 8004938:	64fb      	str	r3, [r7, #76]	; 0x4c
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 800493a:	2300      	movs	r3, #0
 800493c:	653b      	str	r3, [r7, #80]	; 0x50
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_ENABLE;
 800493e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004942:	657b      	str	r3, [r7, #84]	; 0x54
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8004944:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004948:	4619      	mov	r1, r3
 800494a:	4857      	ldr	r0, [pc, #348]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 800494c:	f7fd fd9a 	bl	8002484 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8004950:	2300      	movs	r3, #0
 8004952:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 8004954:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004958:	63fb      	str	r3, [r7, #60]	; 0x3c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 800495a:	2300      	movs	r3, #0
 800495c:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 800495e:	2300      	movs	r3, #0
 8004960:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 8004962:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004966:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8004968:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800496c:	4619      	mov	r1, r3
 800496e:	484e      	ldr	r0, [pc, #312]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 8004970:	f7fd fdb4 	bl	80024dc <LL_ADC_REG_Init>
  LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_UNITARY_CONV);
 8004974:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004978:	484b      	ldr	r0, [pc, #300]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 800497a:	f7ff fe5b 	bl	8004634 <LL_ADC_REG_SetFlagEndOfConversion>
  LL_ADC_DisableIT_EOCS(ADC1);
 800497e:	484a      	ldr	r0, [pc, #296]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 8004980:	f7ff ff27 	bl	80047d2 <LL_ADC_DisableIT_EOCS>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;
 8004984:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004988:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 800498a:	2300      	movs	r3, #0
 800498c:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 800498e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004992:	4619      	mov	r1, r3
 8004994:	4845      	ldr	r0, [pc, #276]	; (8004aac <_Z12MX_ADC1_Initv+0x224>)
 8004996:	f7fd fd2d 	bl	80023f4 <LL_ADC_CommonInit>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 800499a:	4a45      	ldr	r2, [pc, #276]	; (8004ab0 <_Z12MX_ADC1_Initv+0x228>)
 800499c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80049a0:	4841      	ldr	r0, [pc, #260]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 80049a2:	f7ff fe14 	bl	80045ce <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_28CYCLES);
 80049a6:	2202      	movs	r2, #2
 80049a8:	4941      	ldr	r1, [pc, #260]	; (8004ab0 <_Z12MX_ADC1_Initv+0x228>)
 80049aa:	483f      	ldr	r0, [pc, #252]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 80049ac:	f7ff feb7 	bl	800471e <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_12);
 80049b0:	4a40      	ldr	r2, [pc, #256]	; (8004ab4 <_Z12MX_ADC1_Initv+0x22c>)
 80049b2:	f240 2105 	movw	r1, #517	; 0x205
 80049b6:	483c      	ldr	r0, [pc, #240]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 80049b8:	f7ff fe09 	bl	80045ce <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_12, LL_ADC_SAMPLINGTIME_28CYCLES);
 80049bc:	2202      	movs	r2, #2
 80049be:	493d      	ldr	r1, [pc, #244]	; (8004ab4 <_Z12MX_ADC1_Initv+0x22c>)
 80049c0:	4839      	ldr	r0, [pc, #228]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 80049c2:	f7ff feac 	bl	800471e <LL_ADC_SetChannelSamplingTime>
  /** Configure Injected Channel
  */
  ADC_INJ_InitStruct.TriggerSource = LL_ADC_INJ_TRIG_EXT_TIM1_CH4;
 80049c6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80049ca:	61bb      	str	r3, [r7, #24]
  ADC_INJ_InitStruct.SequencerLength = LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS;
 80049cc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80049d0:	61fb      	str	r3, [r7, #28]
  ADC_INJ_InitStruct.SequencerDiscont = LL_ADC_INJ_SEQ_DISCONT_1RANK;
 80049d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80049d6:	623b      	str	r3, [r7, #32]
  ADC_INJ_InitStruct.TrigAuto = LL_ADC_INJ_TRIG_INDEPENDENT;
 80049d8:	2300      	movs	r3, #0
 80049da:	627b      	str	r3, [r7, #36]	; 0x24
  LL_ADC_INJ_Init(ADC1, &ADC_INJ_InitStruct);
 80049dc:	f107 0318 	add.w	r3, r7, #24
 80049e0:	4619      	mov	r1, r3
 80049e2:	4831      	ldr	r0, [pc, #196]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 80049e4:	f7fd fdc2 	bl	800256c <LL_ADC_INJ_Init>
  LL_ADC_DisableIT_JEOS(ADC1);
 80049e8:	482f      	ldr	r0, [pc, #188]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 80049ea:	f7ff ff02 	bl	80047f2 <LL_ADC_DisableIT_JEOS>
  LL_ADC_INJ_SetSequencerRanks(ADC1, LL_ADC_INJ_RANK_1, LL_ADC_CHANNEL_0);
 80049ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80049f2:	2101      	movs	r1, #1
 80049f4:	482c      	ldr	r0, [pc, #176]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 80049f6:	f7ff fe30 	bl	800465a <LL_ADC_INJ_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_3CYCLES);
 80049fa:	2200      	movs	r2, #0
 80049fc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004a00:	4829      	ldr	r0, [pc, #164]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 8004a02:	f7ff fe8c 	bl	800471e <LL_ADC_SetChannelSamplingTime>
  LL_ADC_INJ_SetOffset(ADC1, LL_ADC_INJ_RANK_1, 0);
 8004a06:	2200      	movs	r2, #0
 8004a08:	2101      	movs	r1, #1
 8004a0a:	4827      	ldr	r0, [pc, #156]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 8004a0c:	f7ff fe5f 	bl	80046ce <LL_ADC_INJ_SetOffset>
  LL_ADC_INJ_StartConversionExtTrig(ADC1, LL_ADC_INJ_TRIG_EXT_RISING);
 8004a10:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 8004a14:	4824      	ldr	r0, [pc, #144]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 8004a16:	f7ff fecb 	bl	80047b0 <LL_ADC_INJ_StartConversionExtTrig>
  /** Configure Injected Channel
  */
  LL_ADC_INJ_Init(ADC1, &ADC_INJ_InitStruct);
 8004a1a:	f107 0318 	add.w	r3, r7, #24
 8004a1e:	4619      	mov	r1, r3
 8004a20:	4821      	ldr	r0, [pc, #132]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 8004a22:	f7fd fda3 	bl	800256c <LL_ADC_INJ_Init>
  LL_ADC_DisableIT_JEOS(ADC1);
 8004a26:	4820      	ldr	r0, [pc, #128]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 8004a28:	f7ff fee3 	bl	80047f2 <LL_ADC_DisableIT_JEOS>
  LL_ADC_INJ_SetSequencerRanks(ADC1, LL_ADC_INJ_RANK_2, LL_ADC_CHANNEL_11);
 8004a2c:	4a22      	ldr	r2, [pc, #136]	; (8004ab8 <_Z12MX_ADC1_Initv+0x230>)
 8004a2e:	f241 1102 	movw	r1, #4354	; 0x1102
 8004a32:	481d      	ldr	r0, [pc, #116]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 8004a34:	f7ff fe11 	bl	800465a <LL_ADC_INJ_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_3CYCLES);
 8004a38:	2200      	movs	r2, #0
 8004a3a:	491f      	ldr	r1, [pc, #124]	; (8004ab8 <_Z12MX_ADC1_Initv+0x230>)
 8004a3c:	481a      	ldr	r0, [pc, #104]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 8004a3e:	f7ff fe6e 	bl	800471e <LL_ADC_SetChannelSamplingTime>
  LL_ADC_INJ_SetOffset(ADC1, LL_ADC_INJ_RANK_2, 0);
 8004a42:	2200      	movs	r2, #0
 8004a44:	f241 1102 	movw	r1, #4354	; 0x1102
 8004a48:	4817      	ldr	r0, [pc, #92]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 8004a4a:	f7ff fe40 	bl	80046ce <LL_ADC_INJ_SetOffset>
  LL_ADC_INJ_StartConversionExtTrig(ADC1, LL_ADC_INJ_TRIG_EXT_RISING);
 8004a4e:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 8004a52:	4815      	ldr	r0, [pc, #84]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 8004a54:	f7ff feac 	bl	80047b0 <LL_ADC_INJ_StartConversionExtTrig>
  /** Configure Injected Channel
  */
  LL_ADC_INJ_Init(ADC1, &ADC_INJ_InitStruct);
 8004a58:	f107 0318 	add.w	r3, r7, #24
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	4812      	ldr	r0, [pc, #72]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 8004a60:	f7fd fd84 	bl	800256c <LL_ADC_INJ_Init>
  LL_ADC_DisableIT_JEOS(ADC1);
 8004a64:	4810      	ldr	r0, [pc, #64]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 8004a66:	f7ff fec4 	bl	80047f2 <LL_ADC_DisableIT_JEOS>
  LL_ADC_INJ_SetSequencerRanks(ADC1, LL_ADC_INJ_RANK_3, LL_ADC_CHANNEL_10);
 8004a6a:	220a      	movs	r2, #10
 8004a6c:	f242 2103 	movw	r1, #8707	; 0x2203
 8004a70:	480d      	ldr	r0, [pc, #52]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 8004a72:	f7ff fdf2 	bl	800465a <LL_ADC_INJ_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_10, LL_ADC_SAMPLINGTIME_3CYCLES);
 8004a76:	2200      	movs	r2, #0
 8004a78:	210a      	movs	r1, #10
 8004a7a:	480b      	ldr	r0, [pc, #44]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 8004a7c:	f7ff fe4f 	bl	800471e <LL_ADC_SetChannelSamplingTime>
  LL_ADC_INJ_SetOffset(ADC1, LL_ADC_INJ_RANK_3, 0);
 8004a80:	2200      	movs	r2, #0
 8004a82:	f242 2103 	movw	r1, #8707	; 0x2203
 8004a86:	4808      	ldr	r0, [pc, #32]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 8004a88:	f7ff fe21 	bl	80046ce <LL_ADC_INJ_SetOffset>
  LL_ADC_INJ_StartConversionExtTrig(ADC1, LL_ADC_INJ_TRIG_EXT_RISING);
 8004a8c:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 8004a90:	4805      	ldr	r0, [pc, #20]	; (8004aa8 <_Z12MX_ADC1_Initv+0x220>)
 8004a92:	f7ff fe8d 	bl	80047b0 <LL_ADC_INJ_StartConversionExtTrig>

}
 8004a96:	bf00      	nop
 8004a98:	3758      	adds	r7, #88	; 0x58
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	40020800 	.word	0x40020800
 8004aa4:	40020000 	.word	0x40020000
 8004aa8:	40012000 	.word	0x40012000
 8004aac:	40012300 	.word	0x40012300
 8004ab0:	02300001 	.word	0x02300001
 8004ab4:	0060000c 	.word	0x0060000c
 8004ab8:	0030000b 	.word	0x0030000b

08004abc <_Z12MX_ADC2_Initv>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b092      	sub	sp, #72	; 0x48
 8004ac0:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8004ac2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	601a      	str	r2, [r3, #0]
 8004aca:	605a      	str	r2, [r3, #4]
 8004acc:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8004ace:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	601a      	str	r2, [r3, #0]
 8004ad6:	605a      	str	r2, [r3, #4]
 8004ad8:	609a      	str	r2, [r3, #8]
 8004ada:	60da      	str	r2, [r3, #12]
 8004adc:	611a      	str	r2, [r3, #16]
  LL_ADC_INJ_InitTypeDef ADC_INJ_InitStruct = {0};
 8004ade:	f107 0318 	add.w	r3, r7, #24
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	601a      	str	r2, [r3, #0]
 8004ae6:	605a      	str	r2, [r3, #4]
 8004ae8:	609a      	str	r2, [r3, #8]
 8004aea:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004aec:	463b      	mov	r3, r7
 8004aee:	2200      	movs	r2, #0
 8004af0:	601a      	str	r2, [r3, #0]
 8004af2:	605a      	str	r2, [r3, #4]
 8004af4:	609a      	str	r2, [r3, #8]
 8004af6:	60da      	str	r2, [r3, #12]
 8004af8:	611a      	str	r2, [r3, #16]
 8004afa:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC2);
 8004afc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004b00:	f7ff fea0 	bl	8004844 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8004b04:	2004      	movs	r0, #4
 8004b06:	f7ff fe85 	bl	8004814 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8004b0a:	2001      	movs	r0, #1
 8004b0c:	f7ff fe82 	bl	8004814 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8004b10:	2002      	movs	r0, #2
 8004b12:	f7ff fe7f 	bl	8004814 <LL_AHB1_GRP1_EnableClock>
  PC0   ------> ADC2_IN10
  PC1   ------> ADC2_IN11
  PA0-WKUP   ------> ADC2_IN0
  PB1   ------> ADC2_IN9
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 8004b16:	2303      	movs	r3, #3
 8004b18:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b22:	463b      	mov	r3, r7
 8004b24:	4619      	mov	r1, r3
 8004b26:	4863      	ldr	r0, [pc, #396]	; (8004cb4 <_Z12MX_ADC2_Initv+0x1f8>)
 8004b28:	f7fd ff79 	bl	8002a1e <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8004b30:	2303      	movs	r3, #3
 8004b32:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004b34:	2300      	movs	r3, #0
 8004b36:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b38:	463b      	mov	r3, r7
 8004b3a:	4619      	mov	r1, r3
 8004b3c:	485e      	ldr	r0, [pc, #376]	; (8004cb8 <_Z12MX_ADC2_Initv+0x1fc>)
 8004b3e:	f7fd ff6e 	bl	8002a1e <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8004b42:	2302      	movs	r3, #2
 8004b44:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8004b46:	2303      	movs	r3, #3
 8004b48:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b4e:	463b      	mov	r3, r7
 8004b50:	4619      	mov	r1, r3
 8004b52:	485a      	ldr	r0, [pc, #360]	; (8004cbc <_Z12MX_ADC2_Initv+0x200>)
 8004b54:	f7fd ff63 	bl	8002a1e <LL_GPIO_Init>

  /* ADC2 interrupt Init */
  NVIC_SetPriority(ADC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 0));
 8004b58:	f7ff fcac 	bl	80044b4 <__NVIC_GetPriorityGrouping>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	2200      	movs	r2, #0
 8004b60:	2102      	movs	r1, #2
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7ff fd02 	bl	800456c <NVIC_EncodePriority>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	2012      	movs	r0, #18
 8004b6e:	f7ff fccf 	bl	8004510 <__NVIC_SetPriority>
  NVIC_EnableIRQ(ADC_IRQn);
 8004b72:	2012      	movs	r0, #18
 8004b74:	f7ff fcac 	bl	80044d0 <__NVIC_EnableIRQ>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_ENABLE;
 8004b80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b84:	647b      	str	r3, [r7, #68]	; 0x44
  LL_ADC_Init(ADC2, &ADC_InitStruct);
 8004b86:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	484c      	ldr	r0, [pc, #304]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004b8e:	f7fd fc79 	bl	8002484 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8004b92:	2300      	movs	r3, #0
 8004b94:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8004b96:	2300      	movs	r3, #0
 8004b98:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 8004ba2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ba6:	63bb      	str	r3, [r7, #56]	; 0x38
  LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 8004ba8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004bac:	4619      	mov	r1, r3
 8004bae:	4844      	ldr	r0, [pc, #272]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004bb0:	f7fd fc94 	bl	80024dc <LL_ADC_REG_Init>
  LL_ADC_REG_SetFlagEndOfConversion(ADC2, LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV);
 8004bb4:	2100      	movs	r1, #0
 8004bb6:	4842      	ldr	r0, [pc, #264]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004bb8:	f7ff fd3c 	bl	8004634 <LL_ADC_REG_SetFlagEndOfConversion>
  LL_ADC_DisableIT_EOCS(ADC2);
 8004bbc:	4840      	ldr	r0, [pc, #256]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004bbe:	f7ff fe08 	bl	80047d2 <LL_ADC_DisableIT_EOCS>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_0);
 8004bc2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004bc6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004bca:	483d      	ldr	r0, [pc, #244]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004bcc:	f7ff fcff 	bl	80045ce <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_3CYCLES);
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004bd6:	483a      	ldr	r0, [pc, #232]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004bd8:	f7ff fda1 	bl	800471e <LL_ADC_SetChannelSamplingTime>
  /** Configure Injected Channel
  */
  ADC_INJ_InitStruct.TriggerSource = LL_ADC_INJ_TRIG_EXT_TIM1_CH4;
 8004bdc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004be0:	61bb      	str	r3, [r7, #24]
  ADC_INJ_InitStruct.SequencerLength = LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS;
 8004be2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004be6:	61fb      	str	r3, [r7, #28]
  ADC_INJ_InitStruct.SequencerDiscont = LL_ADC_INJ_SEQ_DISCONT_1RANK;
 8004be8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004bec:	623b      	str	r3, [r7, #32]
  ADC_INJ_InitStruct.TrigAuto = LL_ADC_INJ_TRIG_INDEPENDENT;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	627b      	str	r3, [r7, #36]	; 0x24
  LL_ADC_INJ_Init(ADC2, &ADC_INJ_InitStruct);
 8004bf2:	f107 0318 	add.w	r3, r7, #24
 8004bf6:	4619      	mov	r1, r3
 8004bf8:	4831      	ldr	r0, [pc, #196]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004bfa:	f7fd fcb7 	bl	800256c <LL_ADC_INJ_Init>
  LL_ADC_DisableIT_JEOS(ADC2);
 8004bfe:	4830      	ldr	r0, [pc, #192]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004c00:	f7ff fdf7 	bl	80047f2 <LL_ADC_DisableIT_JEOS>
  LL_ADC_INJ_SetSequencerRanks(ADC2, LL_ADC_INJ_RANK_1, LL_ADC_CHANNEL_0);
 8004c04:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004c08:	2101      	movs	r1, #1
 8004c0a:	482d      	ldr	r0, [pc, #180]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004c0c:	f7ff fd25 	bl	800465a <LL_ADC_INJ_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_3CYCLES);
 8004c10:	2200      	movs	r2, #0
 8004c12:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004c16:	482a      	ldr	r0, [pc, #168]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004c18:	f7ff fd81 	bl	800471e <LL_ADC_SetChannelSamplingTime>
  LL_ADC_INJ_SetOffset(ADC2, LL_ADC_INJ_RANK_1, 0);
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	2101      	movs	r1, #1
 8004c20:	4827      	ldr	r0, [pc, #156]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004c22:	f7ff fd54 	bl	80046ce <LL_ADC_INJ_SetOffset>
  LL_ADC_INJ_StartConversionExtTrig(ADC2, LL_ADC_INJ_TRIG_EXT_RISING);
 8004c26:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 8004c2a:	4825      	ldr	r0, [pc, #148]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004c2c:	f7ff fdc0 	bl	80047b0 <LL_ADC_INJ_StartConversionExtTrig>
  /** Configure Injected Channel
  */
  LL_ADC_INJ_Init(ADC2, &ADC_INJ_InitStruct);
 8004c30:	f107 0318 	add.w	r3, r7, #24
 8004c34:	4619      	mov	r1, r3
 8004c36:	4822      	ldr	r0, [pc, #136]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004c38:	f7fd fc98 	bl	800256c <LL_ADC_INJ_Init>
  LL_ADC_DisableIT_JEOS(ADC2);
 8004c3c:	4820      	ldr	r0, [pc, #128]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004c3e:	f7ff fdd8 	bl	80047f2 <LL_ADC_DisableIT_JEOS>
  LL_ADC_INJ_SetSequencerRanks(ADC2, LL_ADC_INJ_RANK_2, LL_ADC_CHANNEL_11);
 8004c42:	4a20      	ldr	r2, [pc, #128]	; (8004cc4 <_Z12MX_ADC2_Initv+0x208>)
 8004c44:	f241 1102 	movw	r1, #4354	; 0x1102
 8004c48:	481d      	ldr	r0, [pc, #116]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004c4a:	f7ff fd06 	bl	800465a <LL_ADC_INJ_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_3CYCLES);
 8004c4e:	2200      	movs	r2, #0
 8004c50:	491c      	ldr	r1, [pc, #112]	; (8004cc4 <_Z12MX_ADC2_Initv+0x208>)
 8004c52:	481b      	ldr	r0, [pc, #108]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004c54:	f7ff fd63 	bl	800471e <LL_ADC_SetChannelSamplingTime>
  LL_ADC_INJ_SetOffset(ADC2, LL_ADC_INJ_RANK_2, 0);
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f241 1102 	movw	r1, #4354	; 0x1102
 8004c5e:	4818      	ldr	r0, [pc, #96]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004c60:	f7ff fd35 	bl	80046ce <LL_ADC_INJ_SetOffset>
  LL_ADC_INJ_StartConversionExtTrig(ADC2, LL_ADC_INJ_TRIG_EXT_RISING);
 8004c64:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 8004c68:	4815      	ldr	r0, [pc, #84]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004c6a:	f7ff fda1 	bl	80047b0 <LL_ADC_INJ_StartConversionExtTrig>
  /** Configure Injected Channel
  */
  LL_ADC_INJ_Init(ADC2, &ADC_INJ_InitStruct);
 8004c6e:	f107 0318 	add.w	r3, r7, #24
 8004c72:	4619      	mov	r1, r3
 8004c74:	4812      	ldr	r0, [pc, #72]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004c76:	f7fd fc79 	bl	800256c <LL_ADC_INJ_Init>
  LL_ADC_DisableIT_JEOS(ADC2);
 8004c7a:	4811      	ldr	r0, [pc, #68]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004c7c:	f7ff fdb9 	bl	80047f2 <LL_ADC_DisableIT_JEOS>
  LL_ADC_INJ_SetSequencerRanks(ADC2, LL_ADC_INJ_RANK_3, LL_ADC_CHANNEL_10);
 8004c80:	220a      	movs	r2, #10
 8004c82:	f242 2103 	movw	r1, #8707	; 0x2203
 8004c86:	480e      	ldr	r0, [pc, #56]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004c88:	f7ff fce7 	bl	800465a <LL_ADC_INJ_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_10, LL_ADC_SAMPLINGTIME_3CYCLES);
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	210a      	movs	r1, #10
 8004c90:	480b      	ldr	r0, [pc, #44]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004c92:	f7ff fd44 	bl	800471e <LL_ADC_SetChannelSamplingTime>
  LL_ADC_INJ_SetOffset(ADC2, LL_ADC_INJ_RANK_3, 0);
 8004c96:	2200      	movs	r2, #0
 8004c98:	f242 2103 	movw	r1, #8707	; 0x2203
 8004c9c:	4808      	ldr	r0, [pc, #32]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004c9e:	f7ff fd16 	bl	80046ce <LL_ADC_INJ_SetOffset>
  LL_ADC_INJ_StartConversionExtTrig(ADC2, LL_ADC_INJ_TRIG_EXT_RISING);
 8004ca2:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 8004ca6:	4806      	ldr	r0, [pc, #24]	; (8004cc0 <_Z12MX_ADC2_Initv+0x204>)
 8004ca8:	f7ff fd82 	bl	80047b0 <LL_ADC_INJ_StartConversionExtTrig>

}
 8004cac:	bf00      	nop
 8004cae:	3748      	adds	r7, #72	; 0x48
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	40020800 	.word	0x40020800
 8004cb8:	40020000 	.word	0x40020000
 8004cbc:	40020400 	.word	0x40020400
 8004cc0:	40012100 	.word	0x40012100
 8004cc4:	0030000b 	.word	0x0030000b

08004cc8 <_Z12MX_ADC3_Initv>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b084      	sub	sp, #16
 8004ccc:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8004cce:	463b      	mov	r3, r7
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	601a      	str	r2, [r3, #0]
 8004cd4:	605a      	str	r2, [r3, #4]
 8004cd6:	609a      	str	r2, [r3, #8]
 8004cd8:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8004cda:	4b26      	ldr	r3, [pc, #152]	; (8004d74 <_Z12MX_ADC3_Initv+0xac>)
 8004cdc:	4a26      	ldr	r2, [pc, #152]	; (8004d78 <_Z12MX_ADC3_Initv+0xb0>)
 8004cde:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004ce0:	4b24      	ldr	r3, [pc, #144]	; (8004d74 <_Z12MX_ADC3_Initv+0xac>)
 8004ce2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004ce6:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8004ce8:	4b22      	ldr	r3, [pc, #136]	; (8004d74 <_Z12MX_ADC3_Initv+0xac>)
 8004cea:	2200      	movs	r2, #0
 8004cec:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ENABLE;
 8004cee:	4b21      	ldr	r3, [pc, #132]	; (8004d74 <_Z12MX_ADC3_Initv+0xac>)
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8004cf4:	4b1f      	ldr	r3, [pc, #124]	; (8004d74 <_Z12MX_ADC3_Initv+0xac>)
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8004cfa:	4b1e      	ldr	r3, [pc, #120]	; (8004d74 <_Z12MX_ADC3_Initv+0xac>)
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004d02:	4b1c      	ldr	r3, [pc, #112]	; (8004d74 <_Z12MX_ADC3_Initv+0xac>)
 8004d04:	2200      	movs	r2, #0
 8004d06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004d08:	4b1a      	ldr	r3, [pc, #104]	; (8004d74 <_Z12MX_ADC3_Initv+0xac>)
 8004d0a:	4a1c      	ldr	r2, [pc, #112]	; (8004d7c <_Z12MX_ADC3_Initv+0xb4>)
 8004d0c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004d0e:	4b19      	ldr	r3, [pc, #100]	; (8004d74 <_Z12MX_ADC3_Initv+0xac>)
 8004d10:	2200      	movs	r2, #0
 8004d12:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8004d14:	4b17      	ldr	r3, [pc, #92]	; (8004d74 <_Z12MX_ADC3_Initv+0xac>)
 8004d16:	2201      	movs	r2, #1
 8004d18:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8004d1a:	4b16      	ldr	r3, [pc, #88]	; (8004d74 <_Z12MX_ADC3_Initv+0xac>)
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004d22:	4b14      	ldr	r3, [pc, #80]	; (8004d74 <_Z12MX_ADC3_Initv+0xac>)
 8004d24:	2201      	movs	r2, #1
 8004d26:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8004d28:	4812      	ldr	r0, [pc, #72]	; (8004d74 <_Z12MX_ADC3_Initv+0xac>)
 8004d2a:	f7fc f8e7 	bl	8000efc <HAL_ADC_Init>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	bf14      	ite	ne
 8004d34:	2301      	movne	r3, #1
 8004d36:	2300      	moveq	r3, #0
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d001      	beq.n	8004d42 <_Z12MX_ADC3_Initv+0x7a>
  {
	  ErrorHandler::ADC_Error_Handler();
 8004d3e:	f000 f81f 	bl	8004d80 <_ZN12ErrorHandler17ADC_Error_HandlerEv>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8004d42:	230d      	movs	r3, #13
 8004d44:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004d46:	2301      	movs	r3, #1
 8004d48:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8004d4e:	463b      	mov	r3, r7
 8004d50:	4619      	mov	r1, r3
 8004d52:	4808      	ldr	r0, [pc, #32]	; (8004d74 <_Z12MX_ADC3_Initv+0xac>)
 8004d54:	f7fc f916 	bl	8000f84 <HAL_ADC_ConfigChannel>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	bf14      	ite	ne
 8004d5e:	2301      	movne	r3, #1
 8004d60:	2300      	moveq	r3, #0
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d001      	beq.n	8004d6c <_Z12MX_ADC3_Initv+0xa4>
  {
	  ErrorHandler::ADC_Error_Handler();
 8004d68:	f000 f80a 	bl	8004d80 <_ZN12ErrorHandler17ADC_Error_HandlerEv>
  }

}
 8004d6c:	bf00      	nop
 8004d6e:	3710      	adds	r7, #16
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}
 8004d74:	20003074 	.word	0x20003074
 8004d78:	40012200 	.word	0x40012200
 8004d7c:	0f000001 	.word	0x0f000001

08004d80 <_ZN12ErrorHandler17ADC_Error_HandlerEv>:

ErrorHandler::~ErrorHandler() {
	// TODO Auto-generated destructor stub
}

void ErrorHandler::ADC_Error_Handler(){
 8004d80:	b480      	push	{r7}
 8004d82:	af00      	add	r7, sp, #0
	//ADC Error Handler
	  /* USER CODE BEGIN Error_Handler_Debug */
	while(1){}
 8004d84:	e7fe      	b.n	8004d84 <_ZN12ErrorHandler17ADC_Error_HandlerEv+0x4>
	...

08004d88 <__NVIC_GetPriorityGrouping>:
{
 8004d88:	b480      	push	{r7}
 8004d8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d8c:	4b04      	ldr	r3, [pc, #16]	; (8004da0 <__NVIC_GetPriorityGrouping+0x18>)
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	0a1b      	lsrs	r3, r3, #8
 8004d92:	f003 0307 	and.w	r3, r3, #7
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr
 8004da0:	e000ed00 	.word	0xe000ed00

08004da4 <__NVIC_EnableIRQ>:
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	4603      	mov	r3, r0
 8004dac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	db0d      	blt.n	8004dd2 <__NVIC_EnableIRQ+0x2e>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	f003 021f 	and.w	r2, r3, #31
 8004dc0:	4907      	ldr	r1, [pc, #28]	; (8004de0 <__NVIC_EnableIRQ+0x3c>)
 8004dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dc6:	095b      	lsrs	r3, r3, #5
 8004dc8:	2001      	movs	r0, #1
 8004dca:	fa00 f202 	lsl.w	r2, r0, r2
 8004dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004dd2:	bf00      	nop
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr
 8004dde:	bf00      	nop
 8004de0:	e000e100 	.word	0xe000e100

08004de4 <__NVIC_SetPriority>:
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	4603      	mov	r3, r0
 8004dec:	6039      	str	r1, [r7, #0]
 8004dee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004df0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	db0c      	blt.n	8004e12 <__NVIC_SetPriority+0x2e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	4a0e      	ldr	r2, [pc, #56]	; (8004e38 <__NVIC_SetPriority+0x54>)
 8004dfe:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8004e02:	4608      	mov	r0, r1
 8004e04:	011b      	lsls	r3, r3, #4
 8004e06:	b2d9      	uxtb	r1, r3
 8004e08:	1813      	adds	r3, r2, r0
 8004e0a:	460a      	mov	r2, r1
 8004e0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004e10:	e00c      	b.n	8004e2c <__NVIC_SetPriority+0x48>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	b2da      	uxtb	r2, r3
 8004e16:	4909      	ldr	r1, [pc, #36]	; (8004e3c <__NVIC_SetPriority+0x58>)
 8004e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	f003 030f 	and.w	r3, r3, #15
 8004e22:	3b04      	subs	r3, #4
 8004e24:	0112      	lsls	r2, r2, #4
 8004e26:	b2d2      	uxtb	r2, r2
 8004e28:	440b      	add	r3, r1
 8004e2a:	761a      	strb	r2, [r3, #24]
}
 8004e2c:	bf00      	nop
 8004e2e:	370c      	adds	r7, #12
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr
 8004e38:	e000e100 	.word	0xe000e100
 8004e3c:	e000ed00 	.word	0xe000ed00

08004e40 <NVIC_EncodePriority>:
{
 8004e40:	b480      	push	{r7}
 8004e42:	b089      	sub	sp, #36	; 0x24
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f003 0307 	and.w	r3, r3, #7
 8004e52:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e54:	69fb      	ldr	r3, [r7, #28]
 8004e56:	f1c3 0307 	rsb	r3, r3, #7
 8004e5a:	2b04      	cmp	r3, #4
 8004e5c:	bf28      	it	cs
 8004e5e:	2304      	movcs	r3, #4
 8004e60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e62:	69fb      	ldr	r3, [r7, #28]
 8004e64:	3304      	adds	r3, #4
 8004e66:	2b06      	cmp	r3, #6
 8004e68:	d902      	bls.n	8004e70 <NVIC_EncodePriority+0x30>
 8004e6a:	69fb      	ldr	r3, [r7, #28]
 8004e6c:	3b03      	subs	r3, #3
 8004e6e:	e000      	b.n	8004e72 <NVIC_EncodePriority+0x32>
 8004e70:	2300      	movs	r3, #0
 8004e72:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e74:	69bb      	ldr	r3, [r7, #24]
 8004e76:	2201      	movs	r2, #1
 8004e78:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7c:	1e5a      	subs	r2, r3, #1
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	401a      	ands	r2, r3
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	2101      	movs	r1, #1
 8004e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e8e:	1e59      	subs	r1, r3, #1
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	400b      	ands	r3, r1
         );
 8004e94:	4313      	orrs	r3, r2
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3724      	adds	r7, #36	; 0x24
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr
	...

08004ea4 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b085      	sub	sp, #20
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8004eae:	4a13      	ldr	r2, [pc, #76]	; (8004efc <LL_SYSCFG_SetEXTISource+0x58>)
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	3302      	adds	r3, #2
 8004eb6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	0c1b      	lsrs	r3, r3, #16
 8004ebe:	43db      	mvns	r3, r3
 8004ec0:	ea02 0103 	and.w	r1, r2, r3
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	0c1b      	lsrs	r3, r3, #16
 8004ec8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	fa93 f3a3 	rbit	r3, r3
 8004ed0:	60bb      	str	r3, [r7, #8]
  return result;
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	fab3 f383 	clz	r3, r3
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	461a      	mov	r2, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	fa03 f202 	lsl.w	r2, r3, r2
 8004ee2:	4806      	ldr	r0, [pc, #24]	; (8004efc <LL_SYSCFG_SetEXTISource+0x58>)
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	430a      	orrs	r2, r1
 8004eea:	3302      	adds	r3, #2
 8004eec:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8004ef0:	bf00      	nop
 8004ef2:	3714      	adds	r7, #20
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr
 8004efc:	40013800 	.word	0x40013800

08004f00 <LL_GPIO_SetPinMode>:
{
 8004f00:	b480      	push	{r7}
 8004f02:	b089      	sub	sp, #36	; 0x24
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	fa93 f3a3 	rbit	r3, r3
 8004f1a:	613b      	str	r3, [r7, #16]
  return result;
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	fab3 f383 	clz	r3, r3
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	005b      	lsls	r3, r3, #1
 8004f26:	2103      	movs	r1, #3
 8004f28:	fa01 f303 	lsl.w	r3, r1, r3
 8004f2c:	43db      	mvns	r3, r3
 8004f2e:	401a      	ands	r2, r3
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f34:	69fb      	ldr	r3, [r7, #28]
 8004f36:	fa93 f3a3 	rbit	r3, r3
 8004f3a:	61bb      	str	r3, [r7, #24]
  return result;
 8004f3c:	69bb      	ldr	r3, [r7, #24]
 8004f3e:	fab3 f383 	clz	r3, r3
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	005b      	lsls	r3, r3, #1
 8004f46:	6879      	ldr	r1, [r7, #4]
 8004f48:	fa01 f303 	lsl.w	r3, r1, r3
 8004f4c:	431a      	orrs	r2, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	601a      	str	r2, [r3, #0]
}
 8004f52:	bf00      	nop
 8004f54:	3724      	adds	r7, #36	; 0x24
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr

08004f5e <LL_GPIO_SetPinPull>:
{
 8004f5e:	b480      	push	{r7}
 8004f60:	b089      	sub	sp, #36	; 0x24
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	60f8      	str	r0, [r7, #12]
 8004f66:	60b9      	str	r1, [r7, #8]
 8004f68:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	68da      	ldr	r2, [r3, #12]
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	fa93 f3a3 	rbit	r3, r3
 8004f78:	613b      	str	r3, [r7, #16]
  return result;
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	fab3 f383 	clz	r3, r3
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	005b      	lsls	r3, r3, #1
 8004f84:	2103      	movs	r1, #3
 8004f86:	fa01 f303 	lsl.w	r3, r1, r3
 8004f8a:	43db      	mvns	r3, r3
 8004f8c:	401a      	ands	r2, r3
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	fa93 f3a3 	rbit	r3, r3
 8004f98:	61bb      	str	r3, [r7, #24]
  return result;
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	fab3 f383 	clz	r3, r3
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	005b      	lsls	r3, r3, #1
 8004fa4:	6879      	ldr	r1, [r7, #4]
 8004fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8004faa:	431a      	orrs	r2, r3
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	60da      	str	r2, [r3, #12]
}
 8004fb0:	bf00      	nop
 8004fb2:	3724      	adds	r7, #36	; 0x24
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	041a      	lsls	r2, r3, #16
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	619a      	str	r2, [r3, #24]
}
 8004fce:	bf00      	nop
 8004fd0:	370c      	adds	r7, #12
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr
	...

08004fdc <LL_AHB1_GRP1_EnableClock>:
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b085      	sub	sp, #20
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8004fe4:	4b08      	ldr	r3, [pc, #32]	; (8005008 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004fe6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4907      	ldr	r1, [pc, #28]	; (8005008 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004fec:	4313      	orrs	r3, r2
 8004fee:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8004ff0:	4b05      	ldr	r3, [pc, #20]	; (8005008 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004ff2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
}
 8004ffc:	bf00      	nop
 8004ffe:	3714      	adds	r7, #20
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr
 8005008:	40023800 	.word	0x40023800

0800500c <_ZN8GPIOInit4InitEv>:
	// TODO Auto-generated destructor stub
}

void MX_GPIO_Init(void);

void GPIOInit::Init() {
 800500c:	b580      	push	{r7, lr}
 800500e:	af00      	add	r7, sp, #0
	MX_GPIO_Init();
 8005010:	f000 f802 	bl	8005018 <_Z12MX_GPIO_Initv>
}
 8005014:	bf00      	nop
 8005016:	bd80      	pop	{r7, pc}

08005018 <_Z12MX_GPIO_Initv>:

void MX_GPIO_Init(void)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b088      	sub	sp, #32
 800501c:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 800501e:	f107 0318 	add.w	r3, r7, #24
 8005022:	2200      	movs	r2, #0
 8005024:	601a      	str	r2, [r3, #0]
 8005026:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005028:	463b      	mov	r3, r7
 800502a:	2200      	movs	r2, #0
 800502c:	601a      	str	r2, [r3, #0]
 800502e:	605a      	str	r2, [r3, #4]
 8005030:	609a      	str	r2, [r3, #8]
 8005032:	60da      	str	r2, [r3, #12]
 8005034:	611a      	str	r2, [r3, #16]
 8005036:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8005038:	2004      	movs	r0, #4
 800503a:	f7ff ffcf 	bl	8004fdc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 800503e:	2080      	movs	r0, #128	; 0x80
 8005040:	f7ff ffcc 	bl	8004fdc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8005044:	2001      	movs	r0, #1
 8005046:	f7ff ffc9 	bl	8004fdc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800504a:	2002      	movs	r0, #2
 800504c:	f7ff ffc6 	bl	8004fdc <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8005050:	2120      	movs	r1, #32
 8005052:	482c      	ldr	r0, [pc, #176]	; (8005104 <_Z12MX_GPIO_Initv+0xec>)
 8005054:	f7ff ffb2 	bl	8004fbc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_10|LL_GPIO_PIN_11|LL_GPIO_PIN_12);
 8005058:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 800505c:	482a      	ldr	r0, [pc, #168]	; (8005108 <_Z12MX_GPIO_Initv+0xf0>)
 800505e:	f7ff ffad 	bl	8004fbc <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8005062:	492a      	ldr	r1, [pc, #168]	; (800510c <_Z12MX_GPIO_Initv+0xf4>)
 8005064:	2002      	movs	r0, #2
 8005066:	f7ff ff1d 	bl	8004ea4 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 800506a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800506e:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8005070:	2301      	movs	r3, #1
 8005072:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8005074:	2300      	movs	r3, #0
 8005076:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8005078:	2302      	movs	r3, #2
 800507a:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 800507c:	f107 0318 	add.w	r3, r7, #24
 8005080:	4618      	mov	r0, r3
 8005082:	f7fd fb4b 	bl	800271c <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8005086:	2200      	movs	r2, #0
 8005088:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800508c:	481e      	ldr	r0, [pc, #120]	; (8005108 <_Z12MX_GPIO_Initv+0xf0>)
 800508e:	f7ff ff66 	bl	8004f5e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8005092:	2200      	movs	r2, #0
 8005094:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005098:	481b      	ldr	r0, [pc, #108]	; (8005108 <_Z12MX_GPIO_Initv+0xf0>)
 800509a:	f7ff ff31 	bl	8004f00 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 800509e:	2320      	movs	r3, #32
 80050a0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80050a2:	2301      	movs	r3, #1
 80050a4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80050a6:	2300      	movs	r3, #0
 80050a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80050aa:	2300      	movs	r3, #0
 80050ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80050ae:	2300      	movs	r3, #0
 80050b0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80050b2:	463b      	mov	r3, r7
 80050b4:	4619      	mov	r1, r3
 80050b6:	4813      	ldr	r0, [pc, #76]	; (8005104 <_Z12MX_GPIO_Initv+0xec>)
 80050b8:	f7fd fcb1 	bl	8002a1e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 80050bc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80050c0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80050c2:	2301      	movs	r3, #1
 80050c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80050c6:	2300      	movs	r3, #0
 80050c8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80050ca:	2300      	movs	r3, #0
 80050cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80050ce:	2300      	movs	r3, #0
 80050d0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050d2:	463b      	mov	r3, r7
 80050d4:	4619      	mov	r1, r3
 80050d6:	480c      	ldr	r0, [pc, #48]	; (8005108 <_Z12MX_GPIO_Initv+0xf0>)
 80050d8:	f7fd fca1 	bl	8002a1e <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80050dc:	f7ff fe54 	bl	8004d88 <__NVIC_GetPriorityGrouping>
 80050e0:	4603      	mov	r3, r0
 80050e2:	2200      	movs	r2, #0
 80050e4:	2100      	movs	r1, #0
 80050e6:	4618      	mov	r0, r3
 80050e8:	f7ff feaa 	bl	8004e40 <NVIC_EncodePriority>
 80050ec:	4603      	mov	r3, r0
 80050ee:	4619      	mov	r1, r3
 80050f0:	2028      	movs	r0, #40	; 0x28
 80050f2:	f7ff fe77 	bl	8004de4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 80050f6:	2028      	movs	r0, #40	; 0x28
 80050f8:	f7ff fe54 	bl	8004da4 <__NVIC_EnableIRQ>

}
 80050fc:	bf00      	nop
 80050fe:	3720      	adds	r7, #32
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}
 8005104:	40020000 	.word	0x40020000
 8005108:	40020800 	.word	0x40020800
 800510c:	00f00003 	.word	0x00f00003

08005110 <LL_TIM_EnableCounter>:
{
 8005110:	b480      	push	{r7}
 8005112:	b083      	sub	sp, #12
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f043 0201 	orr.w	r2, r3, #1
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	601a      	str	r2, [r3, #0]
}
 8005124:	bf00      	nop
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr

08005130 <LL_TIM_SetAutoReload>:
{
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800513a:	683a      	ldr	r2, [r7, #0]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005140:	bf00      	nop
 8005142:	370c      	adds	r7, #12
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr

0800514c <LL_TIM_CC_EnableChannel>:
{
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
 8005154:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6a1a      	ldr	r2, [r3, #32]
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	431a      	orrs	r2, r3
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	621a      	str	r2, [r3, #32]
}
 8005162:	bf00      	nop
 8005164:	370c      	adds	r7, #12
 8005166:	46bd      	mov	sp, r7
 8005168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516c:	4770      	bx	lr

0800516e <LL_TIM_EnableAllOutputs>:
{
 800516e:	b480      	push	{r7}
 8005170:	b083      	sub	sp, #12
 8005172:	af00      	add	r7, sp, #0
 8005174:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800517a:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	645a      	str	r2, [r3, #68]	; 0x44
}
 8005182:	bf00      	nop
 8005184:	370c      	adds	r7, #12
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr

0800518e <_ZN3PWM6setTIMEP11TIM_TypeDef>:


#include "PWM.hpp"


void PWM::setTIM(TIM_TypeDef* pTIMx){
 800518e:	b480      	push	{r7}
 8005190:	b083      	sub	sp, #12
 8005192:	af00      	add	r7, sp, #0
 8005194:	6078      	str	r0, [r7, #4]
 8005196:	6039      	str	r1, [r7, #0]
	mTIMx = pTIMx;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	683a      	ldr	r2, [r7, #0]
 800519c:	601a      	str	r2, [r3, #0]
}
 800519e:	bf00      	nop
 80051a0:	370c      	adds	r7, #12
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr

080051aa <_ZN3PWM5setCHEi>:

//void PWM::setCH(__IO uint32_t pCCR);

void PWM::setCH(int pCH){
 80051aa:	b480      	push	{r7}
 80051ac:	b083      	sub	sp, #12
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	6078      	str	r0, [r7, #4]
 80051b2:	6039      	str	r1, [r7, #0]
	mCH = pCH;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	683a      	ldr	r2, [r7, #0]
 80051b8:	605a      	str	r2, [r3, #4]
}
 80051ba:	bf00      	nop
 80051bc:	370c      	adds	r7, #12
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr

080051c6 <_ZN3PWM5fInitEi>:
	LL_TIM_EnableAllOutputs(mTIMx);// need
	//PWM TIM Init end

}

void PWM::fInit(int pTimReload){
 80051c6:	b580      	push	{r7, lr}
 80051c8:	b082      	sub	sp, #8
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	6078      	str	r0, [r7, #4]
 80051ce:	6039      	str	r1, [r7, #0]

	mTimReload = pTimReload;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	683a      	ldr	r2, [r7, #0]
 80051d4:	609a      	str	r2, [r3, #8]

	if(mCH==0){//error check
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d100      	bne.n	80051e0 <_ZN3PWM5fInitEi+0x1a>
		while(1){}
 80051de:	e7fe      	b.n	80051de <_ZN3PWM5fInitEi+0x18>
	}

	//mREG Init
	if (mCH == 1){
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d105      	bne.n	80051f4 <_ZN3PWM5fInitEi+0x2e>
		mREG=&(mTIMx->CCR1);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	60da      	str	r2, [r3, #12]
	}
	if (mCH == 2){
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	2b02      	cmp	r3, #2
 80051fa:	d105      	bne.n	8005208 <_ZN3PWM5fInitEi+0x42>
		mREG=&(mTIMx->CCR2);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	60da      	str	r2, [r3, #12]
	}
	if (mCH == 3){
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	2b03      	cmp	r3, #3
 800520e:	d105      	bne.n	800521c <_ZN3PWM5fInitEi+0x56>
		mREG=&(mTIMx->CCR3);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	60da      	str	r2, [r3, #12]
	}
	if (mCH == 4){
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	2b04      	cmp	r3, #4
 8005222:	d105      	bne.n	8005230 <_ZN3PWM5fInitEi+0x6a>
		mREG=&(mTIMx->CCR4);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f103 0240 	add.w	r2, r3, #64	; 0x40
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	60da      	str	r2, [r3, #12]
	}

	if(mREG==NULL){//error check
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d100      	bne.n	800523a <_ZN3PWM5fInitEi+0x74>
		while(1){}
 8005238:	e7fe      	b.n	8005238 <_ZN3PWM5fInitEi+0x72>
	}
	//mREG Init end

	//PWM Channel Init
	if(mTIMx==NULL){//error check
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d100      	bne.n	8005244 <_ZN3PWM5fInitEi+0x7e>
		while(1){}
 8005242:	e7fe      	b.n	8005242 <_ZN3PWM5fInitEi+0x7c>
	}
	if (mCH == 1){
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	2b01      	cmp	r3, #1
 800524a:	d105      	bne.n	8005258 <_ZN3PWM5fInitEi+0x92>
		LL_TIM_CC_EnableChannel(mTIMx, LL_TIM_CHANNEL_CH1);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2101      	movs	r1, #1
 8005252:	4618      	mov	r0, r3
 8005254:	f7ff ff7a 	bl	800514c <LL_TIM_CC_EnableChannel>
	}
	if (mCH == 2){
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	2b02      	cmp	r3, #2
 800525e:	d105      	bne.n	800526c <_ZN3PWM5fInitEi+0xa6>
		LL_TIM_CC_EnableChannel(mTIMx, LL_TIM_CHANNEL_CH2);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	2110      	movs	r1, #16
 8005266:	4618      	mov	r0, r3
 8005268:	f7ff ff70 	bl	800514c <LL_TIM_CC_EnableChannel>
	}
	if (mCH == 3){
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	2b03      	cmp	r3, #3
 8005272:	d106      	bne.n	8005282 <_ZN3PWM5fInitEi+0xbc>
		LL_TIM_CC_EnableChannel(mTIMx, LL_TIM_CHANNEL_CH3);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f44f 7180 	mov.w	r1, #256	; 0x100
 800527c:	4618      	mov	r0, r3
 800527e:	f7ff ff65 	bl	800514c <LL_TIM_CC_EnableChannel>
	}
	if (mCH == 4){
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	2b04      	cmp	r3, #4
 8005288:	d106      	bne.n	8005298 <_ZN3PWM5fInitEi+0xd2>
		LL_TIM_CC_EnableChannel(mTIMx, LL_TIM_CHANNEL_CH4);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005292:	4618      	mov	r0, r3
 8005294:	f7ff ff5a 	bl	800514c <LL_TIM_CC_EnableChannel>
	}
	//PWM Channel Init end

	//PWM TIM Init
	LL_TIM_EnableCounter(mTIMx);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4618      	mov	r0, r3
 800529e:	f7ff ff37 	bl	8005110 <LL_TIM_EnableCounter>

	//auto reload Init
	LL_TIM_SetAutoReload(mTIMx, pTimReload);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	683a      	ldr	r2, [r7, #0]
 80052a8:	4611      	mov	r1, r2
 80052aa:	4618      	mov	r0, r3
 80052ac:	f7ff ff40 	bl	8005130 <LL_TIM_SetAutoReload>

	//LL_TIM_GenerateEvent_UPDATE(TIM1);//
	LL_TIM_EnableAllOutputs(mTIMx);// need
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4618      	mov	r0, r3
 80052b6:	f7ff ff5a 	bl	800516e <LL_TIM_EnableAllOutputs>
	//PWM TIM Init end

}
 80052ba:	bf00      	nop
 80052bc:	3708      	adds	r7, #8
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}

080052c2 <_ZN3PWM6f2DutyEf>:
void PWM::fDuty(float pfDuty){
	int pDuty = pfDuty * (float)mTimReload;
	WRITE_REG(*mREG, pDuty);
}

void PWM::f2Duty(float pfDuty){
 80052c2:	b480      	push	{r7}
 80052c4:	b085      	sub	sp, #20
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	6078      	str	r0, [r7, #4]
 80052ca:	ed87 0a00 	vstr	s0, [r7]
	int pDuty = (pfDuty + 1)/2 * (float)mTimReload;
 80052ce:	edd7 7a00 	vldr	s15, [r7]
 80052d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80052d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80052da:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80052de:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	ee07 3a90 	vmov	s15, r3
 80052ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80052ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80052f6:	ee17 3a90 	vmov	r3, s15
 80052fa:	60fb      	str	r3, [r7, #12]
	WRITE_REG(*mREG, pDuty);
 80052fc:	68fa      	ldr	r2, [r7, #12]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	601a      	str	r2, [r3, #0]
}
 8005304:	bf00      	nop
 8005306:	3714      	adds	r7, #20
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr

08005310 <__NVIC_GetPriorityGrouping>:
{
 8005310:	b480      	push	{r7}
 8005312:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005314:	4b04      	ldr	r3, [pc, #16]	; (8005328 <__NVIC_GetPriorityGrouping+0x18>)
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	0a1b      	lsrs	r3, r3, #8
 800531a:	f003 0307 	and.w	r3, r3, #7
}
 800531e:	4618      	mov	r0, r3
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr
 8005328:	e000ed00 	.word	0xe000ed00

0800532c <__NVIC_EnableIRQ>:
{
 800532c:	b480      	push	{r7}
 800532e:	b083      	sub	sp, #12
 8005330:	af00      	add	r7, sp, #0
 8005332:	4603      	mov	r3, r0
 8005334:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800533a:	2b00      	cmp	r3, #0
 800533c:	db0d      	blt.n	800535a <__NVIC_EnableIRQ+0x2e>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800533e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005342:	b2db      	uxtb	r3, r3
 8005344:	f003 021f 	and.w	r2, r3, #31
 8005348:	4907      	ldr	r1, [pc, #28]	; (8005368 <__NVIC_EnableIRQ+0x3c>)
 800534a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800534e:	095b      	lsrs	r3, r3, #5
 8005350:	2001      	movs	r0, #1
 8005352:	fa00 f202 	lsl.w	r2, r0, r2
 8005356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800535a:	bf00      	nop
 800535c:	370c      	adds	r7, #12
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr
 8005366:	bf00      	nop
 8005368:	e000e100 	.word	0xe000e100

0800536c <__NVIC_SetPriority>:
{
 800536c:	b480      	push	{r7}
 800536e:	b083      	sub	sp, #12
 8005370:	af00      	add	r7, sp, #0
 8005372:	4603      	mov	r3, r0
 8005374:	6039      	str	r1, [r7, #0]
 8005376:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800537c:	2b00      	cmp	r3, #0
 800537e:	db0c      	blt.n	800539a <__NVIC_SetPriority+0x2e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	b2db      	uxtb	r3, r3
 8005384:	4a0e      	ldr	r2, [pc, #56]	; (80053c0 <__NVIC_SetPriority+0x54>)
 8005386:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800538a:	4608      	mov	r0, r1
 800538c:	011b      	lsls	r3, r3, #4
 800538e:	b2d9      	uxtb	r1, r3
 8005390:	1813      	adds	r3, r2, r0
 8005392:	460a      	mov	r2, r1
 8005394:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005398:	e00c      	b.n	80053b4 <__NVIC_SetPriority+0x48>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	b2da      	uxtb	r2, r3
 800539e:	4909      	ldr	r1, [pc, #36]	; (80053c4 <__NVIC_SetPriority+0x58>)
 80053a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	f003 030f 	and.w	r3, r3, #15
 80053aa:	3b04      	subs	r3, #4
 80053ac:	0112      	lsls	r2, r2, #4
 80053ae:	b2d2      	uxtb	r2, r2
 80053b0:	440b      	add	r3, r1
 80053b2:	761a      	strb	r2, [r3, #24]
}
 80053b4:	bf00      	nop
 80053b6:	370c      	adds	r7, #12
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr
 80053c0:	e000e100 	.word	0xe000e100
 80053c4:	e000ed00 	.word	0xe000ed00

080053c8 <NVIC_EncodePriority>:
{
 80053c8:	b480      	push	{r7}
 80053ca:	b089      	sub	sp, #36	; 0x24
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f003 0307 	and.w	r3, r3, #7
 80053da:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	f1c3 0307 	rsb	r3, r3, #7
 80053e2:	2b04      	cmp	r3, #4
 80053e4:	bf28      	it	cs
 80053e6:	2304      	movcs	r3, #4
 80053e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	3304      	adds	r3, #4
 80053ee:	2b06      	cmp	r3, #6
 80053f0:	d902      	bls.n	80053f8 <NVIC_EncodePriority+0x30>
 80053f2:	69fb      	ldr	r3, [r7, #28]
 80053f4:	3b03      	subs	r3, #3
 80053f6:	e000      	b.n	80053fa <NVIC_EncodePriority+0x32>
 80053f8:	2300      	movs	r3, #0
 80053fa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	2201      	movs	r2, #1
 8005400:	fa02 f303 	lsl.w	r3, r2, r3
 8005404:	1e5a      	subs	r2, r3, #1
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	401a      	ands	r2, r3
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	2101      	movs	r1, #1
 8005412:	fa01 f303 	lsl.w	r3, r1, r3
 8005416:	1e59      	subs	r1, r3, #1
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	400b      	ands	r3, r1
         );
 800541c:	4313      	orrs	r3, r2
}
 800541e:	4618      	mov	r0, r3
 8005420:	3724      	adds	r7, #36	; 0x24
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr

0800542a <LL_TIM_DisableARRPreload>:
{
 800542a:	b480      	push	{r7}
 800542c:	b083      	sub	sp, #12
 800542e:	af00      	add	r7, sp, #0
 8005430:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1,TIM_CR1_ARPE);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	601a      	str	r2, [r3, #0]
}
 800543e:	bf00      	nop
 8005440:	370c      	adds	r7, #12
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr
	...

0800544c <LL_TIM_OC_DisableFast>:
{
 800544c:	b4b0      	push	{r4, r5, r7}
 800544e:	b083      	sub	sp, #12
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
 8005454:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	2b01      	cmp	r3, #1
 800545a:	d01c      	beq.n	8005496 <LL_TIM_OC_DisableFast+0x4a>
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	2b04      	cmp	r3, #4
 8005460:	d017      	beq.n	8005492 <LL_TIM_OC_DisableFast+0x46>
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	2b10      	cmp	r3, #16
 8005466:	d012      	beq.n	800548e <LL_TIM_OC_DisableFast+0x42>
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	2b40      	cmp	r3, #64	; 0x40
 800546c:	d00d      	beq.n	800548a <LL_TIM_OC_DisableFast+0x3e>
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005474:	d007      	beq.n	8005486 <LL_TIM_OC_DisableFast+0x3a>
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800547c:	d101      	bne.n	8005482 <LL_TIM_OC_DisableFast+0x36>
 800547e:	2305      	movs	r3, #5
 8005480:	e00a      	b.n	8005498 <LL_TIM_OC_DisableFast+0x4c>
 8005482:	2306      	movs	r3, #6
 8005484:	e008      	b.n	8005498 <LL_TIM_OC_DisableFast+0x4c>
 8005486:	2304      	movs	r3, #4
 8005488:	e006      	b.n	8005498 <LL_TIM_OC_DisableFast+0x4c>
 800548a:	2303      	movs	r3, #3
 800548c:	e004      	b.n	8005498 <LL_TIM_OC_DisableFast+0x4c>
 800548e:	2302      	movs	r3, #2
 8005490:	e002      	b.n	8005498 <LL_TIM_OC_DisableFast+0x4c>
 8005492:	2301      	movs	r3, #1
 8005494:	e000      	b.n	8005498 <LL_TIM_OC_DisableFast+0x4c>
 8005496:	2300      	movs	r3, #0
 8005498:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	3318      	adds	r3, #24
 800549e:	461a      	mov	r2, r3
 80054a0:	4629      	mov	r1, r5
 80054a2:	4b09      	ldr	r3, [pc, #36]	; (80054c8 <LL_TIM_OC_DisableFast+0x7c>)
 80054a4:	5c5b      	ldrb	r3, [r3, r1]
 80054a6:	4413      	add	r3, r2
 80054a8:	461c      	mov	r4, r3
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80054aa:	6822      	ldr	r2, [r4, #0]
 80054ac:	4629      	mov	r1, r5
 80054ae:	4b07      	ldr	r3, [pc, #28]	; (80054cc <LL_TIM_OC_DisableFast+0x80>)
 80054b0:	5c5b      	ldrb	r3, [r3, r1]
 80054b2:	4619      	mov	r1, r3
 80054b4:	2304      	movs	r3, #4
 80054b6:	408b      	lsls	r3, r1
 80054b8:	43db      	mvns	r3, r3
 80054ba:	4013      	ands	r3, r2
 80054bc:	6023      	str	r3, [r4, #0]
}
 80054be:	bf00      	nop
 80054c0:	370c      	adds	r7, #12
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bcb0      	pop	{r4, r5, r7}
 80054c6:	4770      	bx	lr
 80054c8:	08007640 	.word	0x08007640
 80054cc:	08007648 	.word	0x08007648

080054d0 <LL_TIM_OC_EnablePreload>:
{
 80054d0:	b4b0      	push	{r4, r5, r7}
 80054d2:	b083      	sub	sp, #12
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d01c      	beq.n	800551a <LL_TIM_OC_EnablePreload+0x4a>
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	2b04      	cmp	r3, #4
 80054e4:	d017      	beq.n	8005516 <LL_TIM_OC_EnablePreload+0x46>
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	2b10      	cmp	r3, #16
 80054ea:	d012      	beq.n	8005512 <LL_TIM_OC_EnablePreload+0x42>
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	2b40      	cmp	r3, #64	; 0x40
 80054f0:	d00d      	beq.n	800550e <LL_TIM_OC_EnablePreload+0x3e>
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054f8:	d007      	beq.n	800550a <LL_TIM_OC_EnablePreload+0x3a>
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005500:	d101      	bne.n	8005506 <LL_TIM_OC_EnablePreload+0x36>
 8005502:	2305      	movs	r3, #5
 8005504:	e00a      	b.n	800551c <LL_TIM_OC_EnablePreload+0x4c>
 8005506:	2306      	movs	r3, #6
 8005508:	e008      	b.n	800551c <LL_TIM_OC_EnablePreload+0x4c>
 800550a:	2304      	movs	r3, #4
 800550c:	e006      	b.n	800551c <LL_TIM_OC_EnablePreload+0x4c>
 800550e:	2303      	movs	r3, #3
 8005510:	e004      	b.n	800551c <LL_TIM_OC_EnablePreload+0x4c>
 8005512:	2302      	movs	r3, #2
 8005514:	e002      	b.n	800551c <LL_TIM_OC_EnablePreload+0x4c>
 8005516:	2301      	movs	r3, #1
 8005518:	e000      	b.n	800551c <LL_TIM_OC_EnablePreload+0x4c>
 800551a:	2300      	movs	r3, #0
 800551c:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	3318      	adds	r3, #24
 8005522:	461a      	mov	r2, r3
 8005524:	4629      	mov	r1, r5
 8005526:	4b09      	ldr	r3, [pc, #36]	; (800554c <LL_TIM_OC_EnablePreload+0x7c>)
 8005528:	5c5b      	ldrb	r3, [r3, r1]
 800552a:	4413      	add	r3, r2
 800552c:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800552e:	6822      	ldr	r2, [r4, #0]
 8005530:	4629      	mov	r1, r5
 8005532:	4b07      	ldr	r3, [pc, #28]	; (8005550 <LL_TIM_OC_EnablePreload+0x80>)
 8005534:	5c5b      	ldrb	r3, [r3, r1]
 8005536:	4619      	mov	r1, r3
 8005538:	2308      	movs	r3, #8
 800553a:	408b      	lsls	r3, r1
 800553c:	4313      	orrs	r3, r2
 800553e:	6023      	str	r3, [r4, #0]
}
 8005540:	bf00      	nop
 8005542:	370c      	adds	r7, #12
 8005544:	46bd      	mov	sp, r7
 8005546:	bcb0      	pop	{r4, r5, r7}
 8005548:	4770      	bx	lr
 800554a:	bf00      	nop
 800554c:	08007640 	.word	0x08007640
 8005550:	08007648 	.word	0x08007648

08005554 <LL_TIM_SetTriggerOutput>:
{
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	431a      	orrs	r2, r3
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	605a      	str	r2, [r3, #4]
}
 800556e:	bf00      	nop
 8005570:	370c      	adds	r7, #12
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr

0800557a <LL_TIM_SetSlaveMode>:
{
 800557a:	b480      	push	{r7}
 800557c:	b083      	sub	sp, #12
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
 8005582:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	f023 0207 	bic.w	r2, r3, #7
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	431a      	orrs	r2, r3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	609a      	str	r2, [r3, #8]
}
 8005594:	bf00      	nop
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <LL_TIM_SetTriggerInput>:
{
 80055a0:	b480      	push	{r7}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	431a      	orrs	r2, r3
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	609a      	str	r2, [r3, #8]
}
 80055ba:	bf00      	nop
 80055bc:	370c      	adds	r7, #12
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr

080055c6 <LL_TIM_DisableMasterSlaveMode>:
{
 80055c6:	b480      	push	{r7}
 80055c8:	b083      	sub	sp, #12
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	609a      	str	r2, [r3, #8]
}
 80055da:	bf00      	nop
 80055dc:	370c      	adds	r7, #12
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr

080055e6 <LL_TIM_DisableIT_TRIG>:
{
 80055e6:	b480      	push	{r7}
 80055e8:	b083      	sub	sp, #12
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	68db      	ldr	r3, [r3, #12]
 80055f2:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	60da      	str	r2, [r3, #12]
}
 80055fa:	bf00      	nop
 80055fc:	370c      	adds	r7, #12
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr

08005606 <LL_TIM_DisableDMAReq_TRIG>:
{
 8005606:	b480      	push	{r7}
 8005608:	b083      	sub	sp, #12
 800560a:	af00      	add	r7, sp, #0
 800560c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	68db      	ldr	r3, [r3, #12]
 8005612:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	60da      	str	r2, [r3, #12]
}
 800561a:	bf00      	nop
 800561c:	370c      	adds	r7, #12
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr
	...

08005628 <LL_AHB1_GRP1_EnableClock>:
{
 8005628:	b480      	push	{r7}
 800562a:	b085      	sub	sp, #20
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8005630:	4b08      	ldr	r3, [pc, #32]	; (8005654 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8005632:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	4907      	ldr	r1, [pc, #28]	; (8005654 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8005638:	4313      	orrs	r3, r2
 800563a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800563c:	4b05      	ldr	r3, [pc, #20]	; (8005654 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800563e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4013      	ands	r3, r2
 8005644:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005646:	68fb      	ldr	r3, [r7, #12]
}
 8005648:	bf00      	nop
 800564a:	3714      	adds	r7, #20
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr
 8005654:	40023800 	.word	0x40023800

08005658 <LL_APB2_GRP1_EnableClock>:
{
 8005658:	b480      	push	{r7}
 800565a:	b085      	sub	sp, #20
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8005660:	4b08      	ldr	r3, [pc, #32]	; (8005684 <LL_APB2_GRP1_EnableClock+0x2c>)
 8005662:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	4907      	ldr	r1, [pc, #28]	; (8005684 <LL_APB2_GRP1_EnableClock+0x2c>)
 8005668:	4313      	orrs	r3, r2
 800566a:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800566c:	4b05      	ldr	r3, [pc, #20]	; (8005684 <LL_APB2_GRP1_EnableClock+0x2c>)
 800566e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	4013      	ands	r3, r2
 8005674:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005676:	68fb      	ldr	r3, [r7, #12]
}
 8005678:	bf00      	nop
 800567a:	3714      	adds	r7, #20
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr
 8005684:	40023800 	.word	0x40023800

08005688 <_ZN7TIMInit4InitEv>:
}

void MX_TIM1_Init(void);


void TIMInit::Init() {
 8005688:	b580      	push	{r7, lr}
 800568a:	af00      	add	r7, sp, #0
	MX_TIM1_Init();
 800568c:	f000 f802 	bl	8005694 <_Z12MX_TIM1_Initv>
}
 8005690:	bf00      	nop
 8005692:	bd80      	pop	{r7, pc}

08005694 <_Z12MX_TIM1_Initv>:

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b09a      	sub	sp, #104	; 0x68
 8005698:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800569a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800569e:	2200      	movs	r2, #0
 80056a0:	601a      	str	r2, [r3, #0]
 80056a2:	605a      	str	r2, [r3, #4]
 80056a4:	609a      	str	r2, [r3, #8]
 80056a6:	60da      	str	r2, [r3, #12]
 80056a8:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80056aa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80056ae:	2220      	movs	r2, #32
 80056b0:	2100      	movs	r1, #0
 80056b2:	4618      	mov	r0, r3
 80056b4:	f000 fa11 	bl	8005ada <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 80056b8:	f107 031c 	add.w	r3, r7, #28
 80056bc:	2200      	movs	r2, #0
 80056be:	601a      	str	r2, [r3, #0]
 80056c0:	605a      	str	r2, [r3, #4]
 80056c2:	609a      	str	r2, [r3, #8]
 80056c4:	60da      	str	r2, [r3, #12]
 80056c6:	611a      	str	r2, [r3, #16]
 80056c8:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056ca:	1d3b      	adds	r3, r7, #4
 80056cc:	2200      	movs	r2, #0
 80056ce:	601a      	str	r2, [r3, #0]
 80056d0:	605a      	str	r2, [r3, #4]
 80056d2:	609a      	str	r2, [r3, #8]
 80056d4:	60da      	str	r2, [r3, #12]
 80056d6:	611a      	str	r2, [r3, #16]
 80056d8:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 80056da:	2001      	movs	r0, #1
 80056dc:	f7ff ffbc 	bl	8005658 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80056e0:	2001      	movs	r0, #1
 80056e2:	f7ff ffa1 	bl	8005628 <LL_AHB1_GRP1_EnableClock>
  /**TIM1 GPIO Configuration
  PA6   ------> TIM1_BKIN
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80056e6:	2340      	movs	r3, #64	; 0x40
 80056e8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80056ea:	2302      	movs	r3, #2
 80056ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80056ee:	2300      	movs	r3, #0
 80056f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80056f2:	2300      	movs	r3, #0
 80056f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80056f6:	2302      	movs	r3, #2
 80056f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80056fa:	2301      	movs	r3, #1
 80056fc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056fe:	1d3b      	adds	r3, r7, #4
 8005700:	4619      	mov	r1, r3
 8005702:	4879      	ldr	r0, [pc, #484]	; (80058e8 <_Z12MX_TIM1_Initv+0x254>)
 8005704:	f7fd f98b 	bl	8002a1e <LL_GPIO_Init>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),4, 1));
 8005708:	f7ff fe02 	bl	8005310 <__NVIC_GetPriorityGrouping>
 800570c:	4603      	mov	r3, r0
 800570e:	2201      	movs	r2, #1
 8005710:	2104      	movs	r1, #4
 8005712:	4618      	mov	r0, r3
 8005714:	f7ff fe58 	bl	80053c8 <NVIC_EncodePriority>
 8005718:	4603      	mov	r3, r0
 800571a:	4619      	mov	r1, r3
 800571c:	2018      	movs	r0, #24
 800571e:	f7ff fe25 	bl	800536c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8005722:	2018      	movs	r0, #24
 8005724:	f7ff fe02 	bl	800532c <__NVIC_EnableIRQ>
  NVIC_SetPriority(TIM1_UP_TIM10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8005728:	f7ff fdf2 	bl	8005310 <__NVIC_GetPriorityGrouping>
 800572c:	4603      	mov	r3, r0
 800572e:	2200      	movs	r2, #0
 8005730:	2100      	movs	r1, #0
 8005732:	4618      	mov	r0, r3
 8005734:	f7ff fe48 	bl	80053c8 <NVIC_EncodePriority>
 8005738:	4603      	mov	r3, r0
 800573a:	4619      	mov	r1, r3
 800573c:	2019      	movs	r0, #25
 800573e:	f7ff fe15 	bl	800536c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8005742:	2019      	movs	r0, #25
 8005744:	f7ff fdf2 	bl	800532c <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 0;
 8005748:	2300      	movs	r3, #0
 800574a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_CENTER_UP;
 800574e:	2320      	movs	r3, #32
 8005750:	65bb      	str	r3, [r7, #88]	; 0x58
  TIM_InitStruct.Autoreload = PWM_COUNT;
 8005752:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8005756:	65fb      	str	r3, [r7, #92]	; 0x5c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV2;
 8005758:	f44f 7380 	mov.w	r3, #256	; 0x100
 800575c:	663b      	str	r3, [r7, #96]	; 0x60
  TIM_InitStruct.RepetitionCounter = 0;
 800575e:	2300      	movs	r3, #0
 8005760:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8005764:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005768:	4619      	mov	r1, r3
 800576a:	4860      	ldr	r0, [pc, #384]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 800576c:	f7fd fbbc 	bl	8002ee8 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 8005770:	485e      	ldr	r0, [pc, #376]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 8005772:	f7ff fe5a 	bl	800542a <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);
 8005776:	2101      	movs	r1, #1
 8005778:	485c      	ldr	r0, [pc, #368]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 800577a:	f7ff fea9 	bl	80054d0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 800577e:	2360      	movs	r3, #96	; 0x60
 8005780:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8005782:	2300      	movs	r3, #0
 8005784:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8005786:	2300      	movs	r3, #0
 8005788:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_OC_InitStruct.CompareValue = 0;
 800578a:	2300      	movs	r3, #0
 800578c:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800578e:	2300      	movs	r3, #0
 8005790:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8005792:	2300      	movs	r3, #0
 8005794:	64bb      	str	r3, [r7, #72]	; 0x48
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8005796:	2300      	movs	r3, #0
 8005798:	64fb      	str	r3, [r7, #76]	; 0x4c
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 800579a:	2300      	movs	r3, #0
 800579c:	653b      	str	r3, [r7, #80]	; 0x50
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 800579e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80057a2:	461a      	mov	r2, r3
 80057a4:	2101      	movs	r1, #1
 80057a6:	4851      	ldr	r0, [pc, #324]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 80057a8:	f7fd fc38 	bl	800301c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH1);
 80057ac:	2101      	movs	r1, #1
 80057ae:	484f      	ldr	r0, [pc, #316]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 80057b0:	f7ff fe4c 	bl	800544c <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH2);
 80057b4:	2110      	movs	r1, #16
 80057b6:	484d      	ldr	r0, [pc, #308]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 80057b8:	f7ff fe8a 	bl	80054d0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80057bc:	2300      	movs	r3, #0
 80057be:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80057c0:	2300      	movs	r3, #0
 80057c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 80057c4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80057c8:	461a      	mov	r2, r3
 80057ca:	2110      	movs	r1, #16
 80057cc:	4847      	ldr	r0, [pc, #284]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 80057ce:	f7fd fc25 	bl	800301c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH2);
 80057d2:	2110      	movs	r1, #16
 80057d4:	4845      	ldr	r0, [pc, #276]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 80057d6:	f7ff fe39 	bl	800544c <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH3);
 80057da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80057de:	4843      	ldr	r0, [pc, #268]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 80057e0:	f7ff fe76 	bl	80054d0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80057e4:	2300      	movs	r3, #0
 80057e6:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80057e8:	2300      	movs	r3, #0
 80057ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 80057ec:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80057f0:	461a      	mov	r2, r3
 80057f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80057f6:	483d      	ldr	r0, [pc, #244]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 80057f8:	f7fd fc10 	bl	800301c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH3);
 80057fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005800:	483a      	ldr	r0, [pc, #232]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 8005802:	f7ff fe23 	bl	800544c <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH4);
 8005806:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800580a:	4838      	ldr	r0, [pc, #224]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 800580c:	f7ff fe60 	bl	80054d0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM2;
 8005810:	2370      	movs	r3, #112	; 0x70
 8005812:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8005814:	2300      	movs	r3, #0
 8005816:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8005818:	2300      	movs	r3, #0
 800581a:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 800581c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005820:	461a      	mov	r2, r3
 8005822:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005826:	4831      	ldr	r0, [pc, #196]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 8005828:	f7fd fbf8 	bl	800301c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH4);
 800582c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005830:	482e      	ldr	r0, [pc, #184]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 8005832:	f7ff fe0b 	bl	800544c <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerInput(TIM1, LL_TIM_TS_ITR1);
 8005836:	2110      	movs	r1, #16
 8005838:	482c      	ldr	r0, [pc, #176]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 800583a:	f7ff feb1 	bl	80055a0 <LL_TIM_SetTriggerInput>
  LL_TIM_SetSlaveMode(TIM1, LL_TIM_SLAVEMODE_TRIGGER);
 800583e:	2106      	movs	r1, #6
 8005840:	482a      	ldr	r0, [pc, #168]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 8005842:	f7ff fe9a 	bl	800557a <LL_TIM_SetSlaveMode>
  LL_TIM_DisableIT_TRIG(TIM1);
 8005846:	4829      	ldr	r0, [pc, #164]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 8005848:	f7ff fecd 	bl	80055e6 <LL_TIM_DisableIT_TRIG>
  LL_TIM_DisableDMAReq_TRIG(TIM1);
 800584c:	4827      	ldr	r0, [pc, #156]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 800584e:	f7ff feda 	bl	8005606 <LL_TIM_DisableDMAReq_TRIG>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 8005852:	2100      	movs	r1, #0
 8005854:	4825      	ldr	r0, [pc, #148]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 8005856:	f7ff fe7d 	bl	8005554 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 800585a:	4824      	ldr	r0, [pc, #144]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 800585c:	f7ff feb3 	bl	80055c6 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_ENABLE;
 8005860:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005864:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_ENABLE;
 8005866:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800586a:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_1;
 800586c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005870:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_BDTRInitStruct.DeadTime = 0;
 8005872:	2300      	movs	r3, #0
 8005874:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8005878:	2300      	movs	r3, #0
 800587a:	857b      	strh	r3, [r7, #42]	; 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 800587c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005880:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8005882:	2300      	movs	r3, #0
 8005884:	633b      	str	r3, [r7, #48]	; 0x30
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8005886:	f107 031c 	add.w	r3, r7, #28
 800588a:	4619      	mov	r1, r3
 800588c:	4817      	ldr	r0, [pc, #92]	; (80058ec <_Z12MX_TIM1_Initv+0x258>)
 800588e:	f7fd fbfd 	bl	800308c <LL_TIM_BDTR_Init>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8005892:	2001      	movs	r0, #1
 8005894:	f7ff fec8 	bl	8005628 <LL_AHB1_GRP1_EnableClock>
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9|LL_GPIO_PIN_10;
 8005898:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800589c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800589e:	2302      	movs	r3, #2
 80058a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80058a2:	2302      	movs	r3, #2
 80058a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80058a6:	2300      	movs	r3, #0
 80058a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80058aa:	2302      	movs	r3, #2
 80058ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80058ae:	2301      	movs	r3, #1
 80058b0:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058b2:	1d3b      	adds	r3, r7, #4
 80058b4:	4619      	mov	r1, r3
 80058b6:	480c      	ldr	r0, [pc, #48]	; (80058e8 <_Z12MX_TIM1_Initv+0x254>)
 80058b8:	f7fd f8b1 	bl	8002a1e <LL_GPIO_Init>

  //ch4 Init
  GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 80058bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80058c0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80058c2:	2302      	movs	r3, #2
 80058c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80058c6:	2302      	movs	r3, #2
 80058c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80058ca:	2300      	movs	r3, #0
 80058cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80058ce:	2300      	movs	r3, #0
 80058d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80058d2:	2301      	movs	r3, #1
 80058d4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058d6:	1d3b      	adds	r3, r7, #4
 80058d8:	4619      	mov	r1, r3
 80058da:	4803      	ldr	r0, [pc, #12]	; (80058e8 <_Z12MX_TIM1_Initv+0x254>)
 80058dc:	f7fd f89f 	bl	8002a1e <LL_GPIO_Init>

}
 80058e0:	bf00      	nop
 80058e2:	3768      	adds	r7, #104	; 0x68
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	40020000 	.word	0x40020000
 80058ec:	40010000 	.word	0x40010000

080058f0 <LL_USART_Enable>:
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	60da      	str	r2, [r3, #12]
}
 8005904:	bf00      	nop
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	695b      	ldr	r3, [r3, #20]
 8005928:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	615a      	str	r2, [r3, #20]
}
 8005930:	bf00      	nop
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <LL_AHB1_GRP1_EnableClock>:
{
 800593c:	b480      	push	{r7}
 800593e:	b085      	sub	sp, #20
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8005944:	4b08      	ldr	r3, [pc, #32]	; (8005968 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8005946:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4907      	ldr	r1, [pc, #28]	; (8005968 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800594c:	4313      	orrs	r3, r2
 800594e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8005950:	4b05      	ldr	r3, [pc, #20]	; (8005968 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8005952:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	4013      	ands	r3, r2
 8005958:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800595a:	68fb      	ldr	r3, [r7, #12]
}
 800595c:	bf00      	nop
 800595e:	3714      	adds	r7, #20
 8005960:	46bd      	mov	sp, r7
 8005962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005966:	4770      	bx	lr
 8005968:	40023800 	.word	0x40023800

0800596c <LL_APB1_GRP1_EnableClock>:
{
 800596c:	b480      	push	{r7}
 800596e:	b085      	sub	sp, #20
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8005974:	4b08      	ldr	r3, [pc, #32]	; (8005998 <LL_APB1_GRP1_EnableClock+0x2c>)
 8005976:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	4907      	ldr	r1, [pc, #28]	; (8005998 <LL_APB1_GRP1_EnableClock+0x2c>)
 800597c:	4313      	orrs	r3, r2
 800597e:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8005980:	4b05      	ldr	r3, [pc, #20]	; (8005998 <LL_APB1_GRP1_EnableClock+0x2c>)
 8005982:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4013      	ands	r3, r2
 8005988:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800598a:	68fb      	ldr	r3, [r7, #12]
}
 800598c:	bf00      	nop
 800598e:	3714      	adds	r7, #20
 8005990:	46bd      	mov	sp, r7
 8005992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005996:	4770      	bx	lr
 8005998:	40023800 	.word	0x40023800

0800599c <_ZN9USARTInit4InitEv>:
//UART_HandleTypeDef huart2;
//void MX_USART2_HAL_UART_Init(void);
//void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle);


void USARTInit::Init() {
 800599c:	b580      	push	{r7, lr}
 800599e:	af00      	add	r7, sp, #0
	MX_USART2_LL_UART_Init();
 80059a0:	f000 f802 	bl	80059a8 <_Z22MX_USART2_LL_UART_Initv>
	//MX_USART2_HAL_UART_Init();
}
 80059a4:	bf00      	nop
 80059a6:	bd80      	pop	{r7, pc}

080059a8 <_Z22MX_USART2_LL_UART_Initv>:

void MX_USART2_LL_UART_Init(void)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b08e      	sub	sp, #56	; 0x38
 80059ac:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80059ae:	f107 031c 	add.w	r3, r7, #28
 80059b2:	2200      	movs	r2, #0
 80059b4:	601a      	str	r2, [r3, #0]
 80059b6:	605a      	str	r2, [r3, #4]
 80059b8:	609a      	str	r2, [r3, #8]
 80059ba:	60da      	str	r2, [r3, #12]
 80059bc:	611a      	str	r2, [r3, #16]
 80059be:	615a      	str	r2, [r3, #20]
 80059c0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059c2:	1d3b      	adds	r3, r7, #4
 80059c4:	2200      	movs	r2, #0
 80059c6:	601a      	str	r2, [r3, #0]
 80059c8:	605a      	str	r2, [r3, #4]
 80059ca:	609a      	str	r2, [r3, #8]
 80059cc:	60da      	str	r2, [r3, #12]
 80059ce:	611a      	str	r2, [r3, #16]
 80059d0:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80059d2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80059d6:	f7ff ffc9 	bl	800596c <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80059da:	2001      	movs	r0, #1
 80059dc:	f7ff ffae 	bl	800593c <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80059e0:	230c      	movs	r3, #12
 80059e2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80059e4:	2302      	movs	r3, #2
 80059e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80059e8:	2303      	movs	r3, #3
 80059ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80059ec:	2300      	movs	r3, #0
 80059ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80059f0:	2301      	movs	r3, #1
 80059f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80059f4:	2307      	movs	r3, #7
 80059f6:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80059f8:	1d3b      	adds	r3, r7, #4
 80059fa:	4619      	mov	r1, r3
 80059fc:	4810      	ldr	r0, [pc, #64]	; (8005a40 <_Z22MX_USART2_LL_UART_Initv+0x98>)
 80059fe:	f7fd f80e 	bl	8002a1e <LL_GPIO_Init>

  USART_InitStruct.BaudRate = 115200;
 8005a02:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8005a06:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8005a10:	2300      	movs	r3, #0
 8005a12:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8005a14:	230c      	movs	r3, #12
 8005a16:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8005a20:	f107 031c 	add.w	r3, r7, #28
 8005a24:	4619      	mov	r1, r3
 8005a26:	4807      	ldr	r0, [pc, #28]	; (8005a44 <_Z22MX_USART2_LL_UART_Initv+0x9c>)
 8005a28:	f7fd fe0e 	bl	8003648 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8005a2c:	4805      	ldr	r0, [pc, #20]	; (8005a44 <_Z22MX_USART2_LL_UART_Initv+0x9c>)
 8005a2e:	f7ff ff6f 	bl	8005910 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8005a32:	4804      	ldr	r0, [pc, #16]	; (8005a44 <_Z22MX_USART2_LL_UART_Initv+0x9c>)
 8005a34:	f7ff ff5c 	bl	80058f0 <LL_USART_Enable>

}
 8005a38:	bf00      	nop
 8005a3a:	3738      	adds	r7, #56	; 0x38
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}
 8005a40:	40020000 	.word	0x40020000
 8005a44:	40004400 	.word	0x40004400

08005a48 <_ZdlPv>:
 8005a48:	f000 b834 	b.w	8005ab4 <free>

08005a4c <_ZdlPvj>:
 8005a4c:	f7ff bffc 	b.w	8005a48 <_ZdlPv>

08005a50 <__errno>:
 8005a50:	4b01      	ldr	r3, [pc, #4]	; (8005a58 <__errno+0x8>)
 8005a52:	6818      	ldr	r0, [r3, #0]
 8005a54:	4770      	bx	lr
 8005a56:	bf00      	nop
 8005a58:	2000000c 	.word	0x2000000c

08005a5c <__libc_init_array>:
 8005a5c:	b570      	push	{r4, r5, r6, lr}
 8005a5e:	4e0d      	ldr	r6, [pc, #52]	; (8005a94 <__libc_init_array+0x38>)
 8005a60:	4c0d      	ldr	r4, [pc, #52]	; (8005a98 <__libc_init_array+0x3c>)
 8005a62:	1ba4      	subs	r4, r4, r6
 8005a64:	10a4      	asrs	r4, r4, #2
 8005a66:	2500      	movs	r5, #0
 8005a68:	42a5      	cmp	r5, r4
 8005a6a:	d109      	bne.n	8005a80 <__libc_init_array+0x24>
 8005a6c:	4e0b      	ldr	r6, [pc, #44]	; (8005a9c <__libc_init_array+0x40>)
 8005a6e:	4c0c      	ldr	r4, [pc, #48]	; (8005aa0 <__libc_init_array+0x44>)
 8005a70:	f001 fd9c 	bl	80075ac <_init>
 8005a74:	1ba4      	subs	r4, r4, r6
 8005a76:	10a4      	asrs	r4, r4, #2
 8005a78:	2500      	movs	r5, #0
 8005a7a:	42a5      	cmp	r5, r4
 8005a7c:	d105      	bne.n	8005a8a <__libc_init_array+0x2e>
 8005a7e:	bd70      	pop	{r4, r5, r6, pc}
 8005a80:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005a84:	4798      	blx	r3
 8005a86:	3501      	adds	r5, #1
 8005a88:	e7ee      	b.n	8005a68 <__libc_init_array+0xc>
 8005a8a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005a8e:	4798      	blx	r3
 8005a90:	3501      	adds	r5, #1
 8005a92:	e7f2      	b.n	8005a7a <__libc_init_array+0x1e>
 8005a94:	08007880 	.word	0x08007880
 8005a98:	08007880 	.word	0x08007880
 8005a9c:	08007880 	.word	0x08007880
 8005aa0:	08007888 	.word	0x08007888

08005aa4 <malloc>:
 8005aa4:	4b02      	ldr	r3, [pc, #8]	; (8005ab0 <malloc+0xc>)
 8005aa6:	4601      	mov	r1, r0
 8005aa8:	6818      	ldr	r0, [r3, #0]
 8005aaa:	f000 b86d 	b.w	8005b88 <_malloc_r>
 8005aae:	bf00      	nop
 8005ab0:	2000000c 	.word	0x2000000c

08005ab4 <free>:
 8005ab4:	4b02      	ldr	r3, [pc, #8]	; (8005ac0 <free+0xc>)
 8005ab6:	4601      	mov	r1, r0
 8005ab8:	6818      	ldr	r0, [r3, #0]
 8005aba:	f000 b817 	b.w	8005aec <_free_r>
 8005abe:	bf00      	nop
 8005ac0:	2000000c 	.word	0x2000000c

08005ac4 <memcpy>:
 8005ac4:	b510      	push	{r4, lr}
 8005ac6:	1e43      	subs	r3, r0, #1
 8005ac8:	440a      	add	r2, r1
 8005aca:	4291      	cmp	r1, r2
 8005acc:	d100      	bne.n	8005ad0 <memcpy+0xc>
 8005ace:	bd10      	pop	{r4, pc}
 8005ad0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ad4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ad8:	e7f7      	b.n	8005aca <memcpy+0x6>

08005ada <memset>:
 8005ada:	4402      	add	r2, r0
 8005adc:	4603      	mov	r3, r0
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d100      	bne.n	8005ae4 <memset+0xa>
 8005ae2:	4770      	bx	lr
 8005ae4:	f803 1b01 	strb.w	r1, [r3], #1
 8005ae8:	e7f9      	b.n	8005ade <memset+0x4>
	...

08005aec <_free_r>:
 8005aec:	b538      	push	{r3, r4, r5, lr}
 8005aee:	4605      	mov	r5, r0
 8005af0:	2900      	cmp	r1, #0
 8005af2:	d045      	beq.n	8005b80 <_free_r+0x94>
 8005af4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005af8:	1f0c      	subs	r4, r1, #4
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	bfb8      	it	lt
 8005afe:	18e4      	addlt	r4, r4, r3
 8005b00:	f001 fa48 	bl	8006f94 <__malloc_lock>
 8005b04:	4a1f      	ldr	r2, [pc, #124]	; (8005b84 <_free_r+0x98>)
 8005b06:	6813      	ldr	r3, [r2, #0]
 8005b08:	4610      	mov	r0, r2
 8005b0a:	b933      	cbnz	r3, 8005b1a <_free_r+0x2e>
 8005b0c:	6063      	str	r3, [r4, #4]
 8005b0e:	6014      	str	r4, [r2, #0]
 8005b10:	4628      	mov	r0, r5
 8005b12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b16:	f001 ba3e 	b.w	8006f96 <__malloc_unlock>
 8005b1a:	42a3      	cmp	r3, r4
 8005b1c:	d90c      	bls.n	8005b38 <_free_r+0x4c>
 8005b1e:	6821      	ldr	r1, [r4, #0]
 8005b20:	1862      	adds	r2, r4, r1
 8005b22:	4293      	cmp	r3, r2
 8005b24:	bf04      	itt	eq
 8005b26:	681a      	ldreq	r2, [r3, #0]
 8005b28:	685b      	ldreq	r3, [r3, #4]
 8005b2a:	6063      	str	r3, [r4, #4]
 8005b2c:	bf04      	itt	eq
 8005b2e:	1852      	addeq	r2, r2, r1
 8005b30:	6022      	streq	r2, [r4, #0]
 8005b32:	6004      	str	r4, [r0, #0]
 8005b34:	e7ec      	b.n	8005b10 <_free_r+0x24>
 8005b36:	4613      	mov	r3, r2
 8005b38:	685a      	ldr	r2, [r3, #4]
 8005b3a:	b10a      	cbz	r2, 8005b40 <_free_r+0x54>
 8005b3c:	42a2      	cmp	r2, r4
 8005b3e:	d9fa      	bls.n	8005b36 <_free_r+0x4a>
 8005b40:	6819      	ldr	r1, [r3, #0]
 8005b42:	1858      	adds	r0, r3, r1
 8005b44:	42a0      	cmp	r0, r4
 8005b46:	d10b      	bne.n	8005b60 <_free_r+0x74>
 8005b48:	6820      	ldr	r0, [r4, #0]
 8005b4a:	4401      	add	r1, r0
 8005b4c:	1858      	adds	r0, r3, r1
 8005b4e:	4282      	cmp	r2, r0
 8005b50:	6019      	str	r1, [r3, #0]
 8005b52:	d1dd      	bne.n	8005b10 <_free_r+0x24>
 8005b54:	6810      	ldr	r0, [r2, #0]
 8005b56:	6852      	ldr	r2, [r2, #4]
 8005b58:	605a      	str	r2, [r3, #4]
 8005b5a:	4401      	add	r1, r0
 8005b5c:	6019      	str	r1, [r3, #0]
 8005b5e:	e7d7      	b.n	8005b10 <_free_r+0x24>
 8005b60:	d902      	bls.n	8005b68 <_free_r+0x7c>
 8005b62:	230c      	movs	r3, #12
 8005b64:	602b      	str	r3, [r5, #0]
 8005b66:	e7d3      	b.n	8005b10 <_free_r+0x24>
 8005b68:	6820      	ldr	r0, [r4, #0]
 8005b6a:	1821      	adds	r1, r4, r0
 8005b6c:	428a      	cmp	r2, r1
 8005b6e:	bf04      	itt	eq
 8005b70:	6811      	ldreq	r1, [r2, #0]
 8005b72:	6852      	ldreq	r2, [r2, #4]
 8005b74:	6062      	str	r2, [r4, #4]
 8005b76:	bf04      	itt	eq
 8005b78:	1809      	addeq	r1, r1, r0
 8005b7a:	6021      	streq	r1, [r4, #0]
 8005b7c:	605c      	str	r4, [r3, #4]
 8005b7e:	e7c7      	b.n	8005b10 <_free_r+0x24>
 8005b80:	bd38      	pop	{r3, r4, r5, pc}
 8005b82:	bf00      	nop
 8005b84:	200030bc 	.word	0x200030bc

08005b88 <_malloc_r>:
 8005b88:	b570      	push	{r4, r5, r6, lr}
 8005b8a:	1ccd      	adds	r5, r1, #3
 8005b8c:	f025 0503 	bic.w	r5, r5, #3
 8005b90:	3508      	adds	r5, #8
 8005b92:	2d0c      	cmp	r5, #12
 8005b94:	bf38      	it	cc
 8005b96:	250c      	movcc	r5, #12
 8005b98:	2d00      	cmp	r5, #0
 8005b9a:	4606      	mov	r6, r0
 8005b9c:	db01      	blt.n	8005ba2 <_malloc_r+0x1a>
 8005b9e:	42a9      	cmp	r1, r5
 8005ba0:	d903      	bls.n	8005baa <_malloc_r+0x22>
 8005ba2:	230c      	movs	r3, #12
 8005ba4:	6033      	str	r3, [r6, #0]
 8005ba6:	2000      	movs	r0, #0
 8005ba8:	bd70      	pop	{r4, r5, r6, pc}
 8005baa:	f001 f9f3 	bl	8006f94 <__malloc_lock>
 8005bae:	4a21      	ldr	r2, [pc, #132]	; (8005c34 <_malloc_r+0xac>)
 8005bb0:	6814      	ldr	r4, [r2, #0]
 8005bb2:	4621      	mov	r1, r4
 8005bb4:	b991      	cbnz	r1, 8005bdc <_malloc_r+0x54>
 8005bb6:	4c20      	ldr	r4, [pc, #128]	; (8005c38 <_malloc_r+0xb0>)
 8005bb8:	6823      	ldr	r3, [r4, #0]
 8005bba:	b91b      	cbnz	r3, 8005bc4 <_malloc_r+0x3c>
 8005bbc:	4630      	mov	r0, r6
 8005bbe:	f000 fb87 	bl	80062d0 <_sbrk_r>
 8005bc2:	6020      	str	r0, [r4, #0]
 8005bc4:	4629      	mov	r1, r5
 8005bc6:	4630      	mov	r0, r6
 8005bc8:	f000 fb82 	bl	80062d0 <_sbrk_r>
 8005bcc:	1c43      	adds	r3, r0, #1
 8005bce:	d124      	bne.n	8005c1a <_malloc_r+0x92>
 8005bd0:	230c      	movs	r3, #12
 8005bd2:	6033      	str	r3, [r6, #0]
 8005bd4:	4630      	mov	r0, r6
 8005bd6:	f001 f9de 	bl	8006f96 <__malloc_unlock>
 8005bda:	e7e4      	b.n	8005ba6 <_malloc_r+0x1e>
 8005bdc:	680b      	ldr	r3, [r1, #0]
 8005bde:	1b5b      	subs	r3, r3, r5
 8005be0:	d418      	bmi.n	8005c14 <_malloc_r+0x8c>
 8005be2:	2b0b      	cmp	r3, #11
 8005be4:	d90f      	bls.n	8005c06 <_malloc_r+0x7e>
 8005be6:	600b      	str	r3, [r1, #0]
 8005be8:	50cd      	str	r5, [r1, r3]
 8005bea:	18cc      	adds	r4, r1, r3
 8005bec:	4630      	mov	r0, r6
 8005bee:	f001 f9d2 	bl	8006f96 <__malloc_unlock>
 8005bf2:	f104 000b 	add.w	r0, r4, #11
 8005bf6:	1d23      	adds	r3, r4, #4
 8005bf8:	f020 0007 	bic.w	r0, r0, #7
 8005bfc:	1ac3      	subs	r3, r0, r3
 8005bfe:	d0d3      	beq.n	8005ba8 <_malloc_r+0x20>
 8005c00:	425a      	negs	r2, r3
 8005c02:	50e2      	str	r2, [r4, r3]
 8005c04:	e7d0      	b.n	8005ba8 <_malloc_r+0x20>
 8005c06:	428c      	cmp	r4, r1
 8005c08:	684b      	ldr	r3, [r1, #4]
 8005c0a:	bf16      	itet	ne
 8005c0c:	6063      	strne	r3, [r4, #4]
 8005c0e:	6013      	streq	r3, [r2, #0]
 8005c10:	460c      	movne	r4, r1
 8005c12:	e7eb      	b.n	8005bec <_malloc_r+0x64>
 8005c14:	460c      	mov	r4, r1
 8005c16:	6849      	ldr	r1, [r1, #4]
 8005c18:	e7cc      	b.n	8005bb4 <_malloc_r+0x2c>
 8005c1a:	1cc4      	adds	r4, r0, #3
 8005c1c:	f024 0403 	bic.w	r4, r4, #3
 8005c20:	42a0      	cmp	r0, r4
 8005c22:	d005      	beq.n	8005c30 <_malloc_r+0xa8>
 8005c24:	1a21      	subs	r1, r4, r0
 8005c26:	4630      	mov	r0, r6
 8005c28:	f000 fb52 	bl	80062d0 <_sbrk_r>
 8005c2c:	3001      	adds	r0, #1
 8005c2e:	d0cf      	beq.n	8005bd0 <_malloc_r+0x48>
 8005c30:	6025      	str	r5, [r4, #0]
 8005c32:	e7db      	b.n	8005bec <_malloc_r+0x64>
 8005c34:	200030bc 	.word	0x200030bc
 8005c38:	200030c0 	.word	0x200030c0

08005c3c <__cvt>:
 8005c3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c40:	ec55 4b10 	vmov	r4, r5, d0
 8005c44:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005c46:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005c4a:	2d00      	cmp	r5, #0
 8005c4c:	460e      	mov	r6, r1
 8005c4e:	4691      	mov	r9, r2
 8005c50:	4619      	mov	r1, r3
 8005c52:	bfb8      	it	lt
 8005c54:	4622      	movlt	r2, r4
 8005c56:	462b      	mov	r3, r5
 8005c58:	f027 0720 	bic.w	r7, r7, #32
 8005c5c:	bfbb      	ittet	lt
 8005c5e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005c62:	461d      	movlt	r5, r3
 8005c64:	2300      	movge	r3, #0
 8005c66:	232d      	movlt	r3, #45	; 0x2d
 8005c68:	bfb8      	it	lt
 8005c6a:	4614      	movlt	r4, r2
 8005c6c:	2f46      	cmp	r7, #70	; 0x46
 8005c6e:	700b      	strb	r3, [r1, #0]
 8005c70:	d004      	beq.n	8005c7c <__cvt+0x40>
 8005c72:	2f45      	cmp	r7, #69	; 0x45
 8005c74:	d100      	bne.n	8005c78 <__cvt+0x3c>
 8005c76:	3601      	adds	r6, #1
 8005c78:	2102      	movs	r1, #2
 8005c7a:	e000      	b.n	8005c7e <__cvt+0x42>
 8005c7c:	2103      	movs	r1, #3
 8005c7e:	ab03      	add	r3, sp, #12
 8005c80:	9301      	str	r3, [sp, #4]
 8005c82:	ab02      	add	r3, sp, #8
 8005c84:	9300      	str	r3, [sp, #0]
 8005c86:	4632      	mov	r2, r6
 8005c88:	4653      	mov	r3, sl
 8005c8a:	ec45 4b10 	vmov	d0, r4, r5
 8005c8e:	f000 fbbb 	bl	8006408 <_dtoa_r>
 8005c92:	2f47      	cmp	r7, #71	; 0x47
 8005c94:	4680      	mov	r8, r0
 8005c96:	d102      	bne.n	8005c9e <__cvt+0x62>
 8005c98:	f019 0f01 	tst.w	r9, #1
 8005c9c:	d026      	beq.n	8005cec <__cvt+0xb0>
 8005c9e:	2f46      	cmp	r7, #70	; 0x46
 8005ca0:	eb08 0906 	add.w	r9, r8, r6
 8005ca4:	d111      	bne.n	8005cca <__cvt+0x8e>
 8005ca6:	f898 3000 	ldrb.w	r3, [r8]
 8005caa:	2b30      	cmp	r3, #48	; 0x30
 8005cac:	d10a      	bne.n	8005cc4 <__cvt+0x88>
 8005cae:	2200      	movs	r2, #0
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	4620      	mov	r0, r4
 8005cb4:	4629      	mov	r1, r5
 8005cb6:	f7fa fed3 	bl	8000a60 <__aeabi_dcmpeq>
 8005cba:	b918      	cbnz	r0, 8005cc4 <__cvt+0x88>
 8005cbc:	f1c6 0601 	rsb	r6, r6, #1
 8005cc0:	f8ca 6000 	str.w	r6, [sl]
 8005cc4:	f8da 3000 	ldr.w	r3, [sl]
 8005cc8:	4499      	add	r9, r3
 8005cca:	2200      	movs	r2, #0
 8005ccc:	2300      	movs	r3, #0
 8005cce:	4620      	mov	r0, r4
 8005cd0:	4629      	mov	r1, r5
 8005cd2:	f7fa fec5 	bl	8000a60 <__aeabi_dcmpeq>
 8005cd6:	b938      	cbnz	r0, 8005ce8 <__cvt+0xac>
 8005cd8:	2230      	movs	r2, #48	; 0x30
 8005cda:	9b03      	ldr	r3, [sp, #12]
 8005cdc:	454b      	cmp	r3, r9
 8005cde:	d205      	bcs.n	8005cec <__cvt+0xb0>
 8005ce0:	1c59      	adds	r1, r3, #1
 8005ce2:	9103      	str	r1, [sp, #12]
 8005ce4:	701a      	strb	r2, [r3, #0]
 8005ce6:	e7f8      	b.n	8005cda <__cvt+0x9e>
 8005ce8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005cec:	9b03      	ldr	r3, [sp, #12]
 8005cee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005cf0:	eba3 0308 	sub.w	r3, r3, r8
 8005cf4:	4640      	mov	r0, r8
 8005cf6:	6013      	str	r3, [r2, #0]
 8005cf8:	b004      	add	sp, #16
 8005cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005cfe <__exponent>:
 8005cfe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d00:	2900      	cmp	r1, #0
 8005d02:	4604      	mov	r4, r0
 8005d04:	bfba      	itte	lt
 8005d06:	4249      	neglt	r1, r1
 8005d08:	232d      	movlt	r3, #45	; 0x2d
 8005d0a:	232b      	movge	r3, #43	; 0x2b
 8005d0c:	2909      	cmp	r1, #9
 8005d0e:	f804 2b02 	strb.w	r2, [r4], #2
 8005d12:	7043      	strb	r3, [r0, #1]
 8005d14:	dd20      	ble.n	8005d58 <__exponent+0x5a>
 8005d16:	f10d 0307 	add.w	r3, sp, #7
 8005d1a:	461f      	mov	r7, r3
 8005d1c:	260a      	movs	r6, #10
 8005d1e:	fb91 f5f6 	sdiv	r5, r1, r6
 8005d22:	fb06 1115 	mls	r1, r6, r5, r1
 8005d26:	3130      	adds	r1, #48	; 0x30
 8005d28:	2d09      	cmp	r5, #9
 8005d2a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005d2e:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8005d32:	4629      	mov	r1, r5
 8005d34:	dc09      	bgt.n	8005d4a <__exponent+0x4c>
 8005d36:	3130      	adds	r1, #48	; 0x30
 8005d38:	3b02      	subs	r3, #2
 8005d3a:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005d3e:	42bb      	cmp	r3, r7
 8005d40:	4622      	mov	r2, r4
 8005d42:	d304      	bcc.n	8005d4e <__exponent+0x50>
 8005d44:	1a10      	subs	r0, r2, r0
 8005d46:	b003      	add	sp, #12
 8005d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	e7e7      	b.n	8005d1e <__exponent+0x20>
 8005d4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d52:	f804 2b01 	strb.w	r2, [r4], #1
 8005d56:	e7f2      	b.n	8005d3e <__exponent+0x40>
 8005d58:	2330      	movs	r3, #48	; 0x30
 8005d5a:	4419      	add	r1, r3
 8005d5c:	7083      	strb	r3, [r0, #2]
 8005d5e:	1d02      	adds	r2, r0, #4
 8005d60:	70c1      	strb	r1, [r0, #3]
 8005d62:	e7ef      	b.n	8005d44 <__exponent+0x46>

08005d64 <_printf_float>:
 8005d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d68:	b08d      	sub	sp, #52	; 0x34
 8005d6a:	460c      	mov	r4, r1
 8005d6c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8005d70:	4616      	mov	r6, r2
 8005d72:	461f      	mov	r7, r3
 8005d74:	4605      	mov	r5, r0
 8005d76:	f001 f8ff 	bl	8006f78 <_localeconv_r>
 8005d7a:	6803      	ldr	r3, [r0, #0]
 8005d7c:	9304      	str	r3, [sp, #16]
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f7fa fa42 	bl	8000208 <strlen>
 8005d84:	2300      	movs	r3, #0
 8005d86:	930a      	str	r3, [sp, #40]	; 0x28
 8005d88:	f8d8 3000 	ldr.w	r3, [r8]
 8005d8c:	9005      	str	r0, [sp, #20]
 8005d8e:	3307      	adds	r3, #7
 8005d90:	f023 0307 	bic.w	r3, r3, #7
 8005d94:	f103 0208 	add.w	r2, r3, #8
 8005d98:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005d9c:	f8d4 b000 	ldr.w	fp, [r4]
 8005da0:	f8c8 2000 	str.w	r2, [r8]
 8005da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005dac:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005db0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005db4:	9307      	str	r3, [sp, #28]
 8005db6:	f8cd 8018 	str.w	r8, [sp, #24]
 8005dba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005dbe:	4ba7      	ldr	r3, [pc, #668]	; (800605c <_printf_float+0x2f8>)
 8005dc0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005dc4:	f7fa fe7e 	bl	8000ac4 <__aeabi_dcmpun>
 8005dc8:	bb70      	cbnz	r0, 8005e28 <_printf_float+0xc4>
 8005dca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005dce:	4ba3      	ldr	r3, [pc, #652]	; (800605c <_printf_float+0x2f8>)
 8005dd0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005dd4:	f7fa fe58 	bl	8000a88 <__aeabi_dcmple>
 8005dd8:	bb30      	cbnz	r0, 8005e28 <_printf_float+0xc4>
 8005dda:	2200      	movs	r2, #0
 8005ddc:	2300      	movs	r3, #0
 8005dde:	4640      	mov	r0, r8
 8005de0:	4649      	mov	r1, r9
 8005de2:	f7fa fe47 	bl	8000a74 <__aeabi_dcmplt>
 8005de6:	b110      	cbz	r0, 8005dee <_printf_float+0x8a>
 8005de8:	232d      	movs	r3, #45	; 0x2d
 8005dea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dee:	4a9c      	ldr	r2, [pc, #624]	; (8006060 <_printf_float+0x2fc>)
 8005df0:	4b9c      	ldr	r3, [pc, #624]	; (8006064 <_printf_float+0x300>)
 8005df2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005df6:	bf8c      	ite	hi
 8005df8:	4690      	movhi	r8, r2
 8005dfa:	4698      	movls	r8, r3
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	f02b 0204 	bic.w	r2, fp, #4
 8005e02:	6123      	str	r3, [r4, #16]
 8005e04:	6022      	str	r2, [r4, #0]
 8005e06:	f04f 0900 	mov.w	r9, #0
 8005e0a:	9700      	str	r7, [sp, #0]
 8005e0c:	4633      	mov	r3, r6
 8005e0e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005e10:	4621      	mov	r1, r4
 8005e12:	4628      	mov	r0, r5
 8005e14:	f000 f9e6 	bl	80061e4 <_printf_common>
 8005e18:	3001      	adds	r0, #1
 8005e1a:	f040 808d 	bne.w	8005f38 <_printf_float+0x1d4>
 8005e1e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e22:	b00d      	add	sp, #52	; 0x34
 8005e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e28:	4642      	mov	r2, r8
 8005e2a:	464b      	mov	r3, r9
 8005e2c:	4640      	mov	r0, r8
 8005e2e:	4649      	mov	r1, r9
 8005e30:	f7fa fe48 	bl	8000ac4 <__aeabi_dcmpun>
 8005e34:	b110      	cbz	r0, 8005e3c <_printf_float+0xd8>
 8005e36:	4a8c      	ldr	r2, [pc, #560]	; (8006068 <_printf_float+0x304>)
 8005e38:	4b8c      	ldr	r3, [pc, #560]	; (800606c <_printf_float+0x308>)
 8005e3a:	e7da      	b.n	8005df2 <_printf_float+0x8e>
 8005e3c:	6861      	ldr	r1, [r4, #4]
 8005e3e:	1c4b      	adds	r3, r1, #1
 8005e40:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005e44:	a80a      	add	r0, sp, #40	; 0x28
 8005e46:	d13e      	bne.n	8005ec6 <_printf_float+0x162>
 8005e48:	2306      	movs	r3, #6
 8005e4a:	6063      	str	r3, [r4, #4]
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005e52:	ab09      	add	r3, sp, #36	; 0x24
 8005e54:	9300      	str	r3, [sp, #0]
 8005e56:	ec49 8b10 	vmov	d0, r8, r9
 8005e5a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005e5e:	6022      	str	r2, [r4, #0]
 8005e60:	f8cd a004 	str.w	sl, [sp, #4]
 8005e64:	6861      	ldr	r1, [r4, #4]
 8005e66:	4628      	mov	r0, r5
 8005e68:	f7ff fee8 	bl	8005c3c <__cvt>
 8005e6c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8005e70:	2b47      	cmp	r3, #71	; 0x47
 8005e72:	4680      	mov	r8, r0
 8005e74:	d109      	bne.n	8005e8a <_printf_float+0x126>
 8005e76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e78:	1cd8      	adds	r0, r3, #3
 8005e7a:	db02      	blt.n	8005e82 <_printf_float+0x11e>
 8005e7c:	6862      	ldr	r2, [r4, #4]
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	dd47      	ble.n	8005f12 <_printf_float+0x1ae>
 8005e82:	f1aa 0a02 	sub.w	sl, sl, #2
 8005e86:	fa5f fa8a 	uxtb.w	sl, sl
 8005e8a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005e8e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e90:	d824      	bhi.n	8005edc <_printf_float+0x178>
 8005e92:	3901      	subs	r1, #1
 8005e94:	4652      	mov	r2, sl
 8005e96:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005e9a:	9109      	str	r1, [sp, #36]	; 0x24
 8005e9c:	f7ff ff2f 	bl	8005cfe <__exponent>
 8005ea0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ea2:	1813      	adds	r3, r2, r0
 8005ea4:	2a01      	cmp	r2, #1
 8005ea6:	4681      	mov	r9, r0
 8005ea8:	6123      	str	r3, [r4, #16]
 8005eaa:	dc02      	bgt.n	8005eb2 <_printf_float+0x14e>
 8005eac:	6822      	ldr	r2, [r4, #0]
 8005eae:	07d1      	lsls	r1, r2, #31
 8005eb0:	d501      	bpl.n	8005eb6 <_printf_float+0x152>
 8005eb2:	3301      	adds	r3, #1
 8005eb4:	6123      	str	r3, [r4, #16]
 8005eb6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d0a5      	beq.n	8005e0a <_printf_float+0xa6>
 8005ebe:	232d      	movs	r3, #45	; 0x2d
 8005ec0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ec4:	e7a1      	b.n	8005e0a <_printf_float+0xa6>
 8005ec6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8005eca:	f000 8177 	beq.w	80061bc <_printf_float+0x458>
 8005ece:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005ed2:	d1bb      	bne.n	8005e4c <_printf_float+0xe8>
 8005ed4:	2900      	cmp	r1, #0
 8005ed6:	d1b9      	bne.n	8005e4c <_printf_float+0xe8>
 8005ed8:	2301      	movs	r3, #1
 8005eda:	e7b6      	b.n	8005e4a <_printf_float+0xe6>
 8005edc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8005ee0:	d119      	bne.n	8005f16 <_printf_float+0x1b2>
 8005ee2:	2900      	cmp	r1, #0
 8005ee4:	6863      	ldr	r3, [r4, #4]
 8005ee6:	dd0c      	ble.n	8005f02 <_printf_float+0x19e>
 8005ee8:	6121      	str	r1, [r4, #16]
 8005eea:	b913      	cbnz	r3, 8005ef2 <_printf_float+0x18e>
 8005eec:	6822      	ldr	r2, [r4, #0]
 8005eee:	07d2      	lsls	r2, r2, #31
 8005ef0:	d502      	bpl.n	8005ef8 <_printf_float+0x194>
 8005ef2:	3301      	adds	r3, #1
 8005ef4:	440b      	add	r3, r1
 8005ef6:	6123      	str	r3, [r4, #16]
 8005ef8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005efa:	65a3      	str	r3, [r4, #88]	; 0x58
 8005efc:	f04f 0900 	mov.w	r9, #0
 8005f00:	e7d9      	b.n	8005eb6 <_printf_float+0x152>
 8005f02:	b913      	cbnz	r3, 8005f0a <_printf_float+0x1a6>
 8005f04:	6822      	ldr	r2, [r4, #0]
 8005f06:	07d0      	lsls	r0, r2, #31
 8005f08:	d501      	bpl.n	8005f0e <_printf_float+0x1aa>
 8005f0a:	3302      	adds	r3, #2
 8005f0c:	e7f3      	b.n	8005ef6 <_printf_float+0x192>
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e7f1      	b.n	8005ef6 <_printf_float+0x192>
 8005f12:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8005f16:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	db05      	blt.n	8005f2a <_printf_float+0x1c6>
 8005f1e:	6822      	ldr	r2, [r4, #0]
 8005f20:	6123      	str	r3, [r4, #16]
 8005f22:	07d1      	lsls	r1, r2, #31
 8005f24:	d5e8      	bpl.n	8005ef8 <_printf_float+0x194>
 8005f26:	3301      	adds	r3, #1
 8005f28:	e7e5      	b.n	8005ef6 <_printf_float+0x192>
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	bfd4      	ite	le
 8005f2e:	f1c3 0302 	rsble	r3, r3, #2
 8005f32:	2301      	movgt	r3, #1
 8005f34:	4413      	add	r3, r2
 8005f36:	e7de      	b.n	8005ef6 <_printf_float+0x192>
 8005f38:	6823      	ldr	r3, [r4, #0]
 8005f3a:	055a      	lsls	r2, r3, #21
 8005f3c:	d407      	bmi.n	8005f4e <_printf_float+0x1ea>
 8005f3e:	6923      	ldr	r3, [r4, #16]
 8005f40:	4642      	mov	r2, r8
 8005f42:	4631      	mov	r1, r6
 8005f44:	4628      	mov	r0, r5
 8005f46:	47b8      	blx	r7
 8005f48:	3001      	adds	r0, #1
 8005f4a:	d12b      	bne.n	8005fa4 <_printf_float+0x240>
 8005f4c:	e767      	b.n	8005e1e <_printf_float+0xba>
 8005f4e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005f52:	f240 80dc 	bls.w	800610e <_printf_float+0x3aa>
 8005f56:	2200      	movs	r2, #0
 8005f58:	2300      	movs	r3, #0
 8005f5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f5e:	f7fa fd7f 	bl	8000a60 <__aeabi_dcmpeq>
 8005f62:	2800      	cmp	r0, #0
 8005f64:	d033      	beq.n	8005fce <_printf_float+0x26a>
 8005f66:	2301      	movs	r3, #1
 8005f68:	4a41      	ldr	r2, [pc, #260]	; (8006070 <_printf_float+0x30c>)
 8005f6a:	4631      	mov	r1, r6
 8005f6c:	4628      	mov	r0, r5
 8005f6e:	47b8      	blx	r7
 8005f70:	3001      	adds	r0, #1
 8005f72:	f43f af54 	beq.w	8005e1e <_printf_float+0xba>
 8005f76:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	db02      	blt.n	8005f84 <_printf_float+0x220>
 8005f7e:	6823      	ldr	r3, [r4, #0]
 8005f80:	07d8      	lsls	r0, r3, #31
 8005f82:	d50f      	bpl.n	8005fa4 <_printf_float+0x240>
 8005f84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f88:	4631      	mov	r1, r6
 8005f8a:	4628      	mov	r0, r5
 8005f8c:	47b8      	blx	r7
 8005f8e:	3001      	adds	r0, #1
 8005f90:	f43f af45 	beq.w	8005e1e <_printf_float+0xba>
 8005f94:	f04f 0800 	mov.w	r8, #0
 8005f98:	f104 091a 	add.w	r9, r4, #26
 8005f9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f9e:	3b01      	subs	r3, #1
 8005fa0:	4543      	cmp	r3, r8
 8005fa2:	dc09      	bgt.n	8005fb8 <_printf_float+0x254>
 8005fa4:	6823      	ldr	r3, [r4, #0]
 8005fa6:	079b      	lsls	r3, r3, #30
 8005fa8:	f100 8103 	bmi.w	80061b2 <_printf_float+0x44e>
 8005fac:	68e0      	ldr	r0, [r4, #12]
 8005fae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005fb0:	4298      	cmp	r0, r3
 8005fb2:	bfb8      	it	lt
 8005fb4:	4618      	movlt	r0, r3
 8005fb6:	e734      	b.n	8005e22 <_printf_float+0xbe>
 8005fb8:	2301      	movs	r3, #1
 8005fba:	464a      	mov	r2, r9
 8005fbc:	4631      	mov	r1, r6
 8005fbe:	4628      	mov	r0, r5
 8005fc0:	47b8      	blx	r7
 8005fc2:	3001      	adds	r0, #1
 8005fc4:	f43f af2b 	beq.w	8005e1e <_printf_float+0xba>
 8005fc8:	f108 0801 	add.w	r8, r8, #1
 8005fcc:	e7e6      	b.n	8005f9c <_printf_float+0x238>
 8005fce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	dc2b      	bgt.n	800602c <_printf_float+0x2c8>
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	4a26      	ldr	r2, [pc, #152]	; (8006070 <_printf_float+0x30c>)
 8005fd8:	4631      	mov	r1, r6
 8005fda:	4628      	mov	r0, r5
 8005fdc:	47b8      	blx	r7
 8005fde:	3001      	adds	r0, #1
 8005fe0:	f43f af1d 	beq.w	8005e1e <_printf_float+0xba>
 8005fe4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fe6:	b923      	cbnz	r3, 8005ff2 <_printf_float+0x28e>
 8005fe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fea:	b913      	cbnz	r3, 8005ff2 <_printf_float+0x28e>
 8005fec:	6823      	ldr	r3, [r4, #0]
 8005fee:	07d9      	lsls	r1, r3, #31
 8005ff0:	d5d8      	bpl.n	8005fa4 <_printf_float+0x240>
 8005ff2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ff6:	4631      	mov	r1, r6
 8005ff8:	4628      	mov	r0, r5
 8005ffa:	47b8      	blx	r7
 8005ffc:	3001      	adds	r0, #1
 8005ffe:	f43f af0e 	beq.w	8005e1e <_printf_float+0xba>
 8006002:	f04f 0900 	mov.w	r9, #0
 8006006:	f104 0a1a 	add.w	sl, r4, #26
 800600a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800600c:	425b      	negs	r3, r3
 800600e:	454b      	cmp	r3, r9
 8006010:	dc01      	bgt.n	8006016 <_printf_float+0x2b2>
 8006012:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006014:	e794      	b.n	8005f40 <_printf_float+0x1dc>
 8006016:	2301      	movs	r3, #1
 8006018:	4652      	mov	r2, sl
 800601a:	4631      	mov	r1, r6
 800601c:	4628      	mov	r0, r5
 800601e:	47b8      	blx	r7
 8006020:	3001      	adds	r0, #1
 8006022:	f43f aefc 	beq.w	8005e1e <_printf_float+0xba>
 8006026:	f109 0901 	add.w	r9, r9, #1
 800602a:	e7ee      	b.n	800600a <_printf_float+0x2a6>
 800602c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800602e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006030:	429a      	cmp	r2, r3
 8006032:	bfa8      	it	ge
 8006034:	461a      	movge	r2, r3
 8006036:	2a00      	cmp	r2, #0
 8006038:	4691      	mov	r9, r2
 800603a:	dd07      	ble.n	800604c <_printf_float+0x2e8>
 800603c:	4613      	mov	r3, r2
 800603e:	4631      	mov	r1, r6
 8006040:	4642      	mov	r2, r8
 8006042:	4628      	mov	r0, r5
 8006044:	47b8      	blx	r7
 8006046:	3001      	adds	r0, #1
 8006048:	f43f aee9 	beq.w	8005e1e <_printf_float+0xba>
 800604c:	f104 031a 	add.w	r3, r4, #26
 8006050:	f04f 0b00 	mov.w	fp, #0
 8006054:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006058:	9306      	str	r3, [sp, #24]
 800605a:	e015      	b.n	8006088 <_printf_float+0x324>
 800605c:	7fefffff 	.word	0x7fefffff
 8006060:	08007653 	.word	0x08007653
 8006064:	0800764f 	.word	0x0800764f
 8006068:	0800765b 	.word	0x0800765b
 800606c:	08007657 	.word	0x08007657
 8006070:	0800765f 	.word	0x0800765f
 8006074:	2301      	movs	r3, #1
 8006076:	9a06      	ldr	r2, [sp, #24]
 8006078:	4631      	mov	r1, r6
 800607a:	4628      	mov	r0, r5
 800607c:	47b8      	blx	r7
 800607e:	3001      	adds	r0, #1
 8006080:	f43f aecd 	beq.w	8005e1e <_printf_float+0xba>
 8006084:	f10b 0b01 	add.w	fp, fp, #1
 8006088:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800608c:	ebaa 0309 	sub.w	r3, sl, r9
 8006090:	455b      	cmp	r3, fp
 8006092:	dcef      	bgt.n	8006074 <_printf_float+0x310>
 8006094:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006098:	429a      	cmp	r2, r3
 800609a:	44d0      	add	r8, sl
 800609c:	db15      	blt.n	80060ca <_printf_float+0x366>
 800609e:	6823      	ldr	r3, [r4, #0]
 80060a0:	07da      	lsls	r2, r3, #31
 80060a2:	d412      	bmi.n	80060ca <_printf_float+0x366>
 80060a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80060a8:	eba3 020a 	sub.w	r2, r3, sl
 80060ac:	eba3 0a01 	sub.w	sl, r3, r1
 80060b0:	4592      	cmp	sl, r2
 80060b2:	bfa8      	it	ge
 80060b4:	4692      	movge	sl, r2
 80060b6:	f1ba 0f00 	cmp.w	sl, #0
 80060ba:	dc0e      	bgt.n	80060da <_printf_float+0x376>
 80060bc:	f04f 0800 	mov.w	r8, #0
 80060c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80060c4:	f104 091a 	add.w	r9, r4, #26
 80060c8:	e019      	b.n	80060fe <_printf_float+0x39a>
 80060ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060ce:	4631      	mov	r1, r6
 80060d0:	4628      	mov	r0, r5
 80060d2:	47b8      	blx	r7
 80060d4:	3001      	adds	r0, #1
 80060d6:	d1e5      	bne.n	80060a4 <_printf_float+0x340>
 80060d8:	e6a1      	b.n	8005e1e <_printf_float+0xba>
 80060da:	4653      	mov	r3, sl
 80060dc:	4642      	mov	r2, r8
 80060de:	4631      	mov	r1, r6
 80060e0:	4628      	mov	r0, r5
 80060e2:	47b8      	blx	r7
 80060e4:	3001      	adds	r0, #1
 80060e6:	d1e9      	bne.n	80060bc <_printf_float+0x358>
 80060e8:	e699      	b.n	8005e1e <_printf_float+0xba>
 80060ea:	2301      	movs	r3, #1
 80060ec:	464a      	mov	r2, r9
 80060ee:	4631      	mov	r1, r6
 80060f0:	4628      	mov	r0, r5
 80060f2:	47b8      	blx	r7
 80060f4:	3001      	adds	r0, #1
 80060f6:	f43f ae92 	beq.w	8005e1e <_printf_float+0xba>
 80060fa:	f108 0801 	add.w	r8, r8, #1
 80060fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006102:	1a9b      	subs	r3, r3, r2
 8006104:	eba3 030a 	sub.w	r3, r3, sl
 8006108:	4543      	cmp	r3, r8
 800610a:	dcee      	bgt.n	80060ea <_printf_float+0x386>
 800610c:	e74a      	b.n	8005fa4 <_printf_float+0x240>
 800610e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006110:	2a01      	cmp	r2, #1
 8006112:	dc01      	bgt.n	8006118 <_printf_float+0x3b4>
 8006114:	07db      	lsls	r3, r3, #31
 8006116:	d53a      	bpl.n	800618e <_printf_float+0x42a>
 8006118:	2301      	movs	r3, #1
 800611a:	4642      	mov	r2, r8
 800611c:	4631      	mov	r1, r6
 800611e:	4628      	mov	r0, r5
 8006120:	47b8      	blx	r7
 8006122:	3001      	adds	r0, #1
 8006124:	f43f ae7b 	beq.w	8005e1e <_printf_float+0xba>
 8006128:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800612c:	4631      	mov	r1, r6
 800612e:	4628      	mov	r0, r5
 8006130:	47b8      	blx	r7
 8006132:	3001      	adds	r0, #1
 8006134:	f108 0801 	add.w	r8, r8, #1
 8006138:	f43f ae71 	beq.w	8005e1e <_printf_float+0xba>
 800613c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800613e:	2200      	movs	r2, #0
 8006140:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8006144:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006148:	2300      	movs	r3, #0
 800614a:	f7fa fc89 	bl	8000a60 <__aeabi_dcmpeq>
 800614e:	b9c8      	cbnz	r0, 8006184 <_printf_float+0x420>
 8006150:	4653      	mov	r3, sl
 8006152:	4642      	mov	r2, r8
 8006154:	4631      	mov	r1, r6
 8006156:	4628      	mov	r0, r5
 8006158:	47b8      	blx	r7
 800615a:	3001      	adds	r0, #1
 800615c:	d10e      	bne.n	800617c <_printf_float+0x418>
 800615e:	e65e      	b.n	8005e1e <_printf_float+0xba>
 8006160:	2301      	movs	r3, #1
 8006162:	4652      	mov	r2, sl
 8006164:	4631      	mov	r1, r6
 8006166:	4628      	mov	r0, r5
 8006168:	47b8      	blx	r7
 800616a:	3001      	adds	r0, #1
 800616c:	f43f ae57 	beq.w	8005e1e <_printf_float+0xba>
 8006170:	f108 0801 	add.w	r8, r8, #1
 8006174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006176:	3b01      	subs	r3, #1
 8006178:	4543      	cmp	r3, r8
 800617a:	dcf1      	bgt.n	8006160 <_printf_float+0x3fc>
 800617c:	464b      	mov	r3, r9
 800617e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006182:	e6de      	b.n	8005f42 <_printf_float+0x1de>
 8006184:	f04f 0800 	mov.w	r8, #0
 8006188:	f104 0a1a 	add.w	sl, r4, #26
 800618c:	e7f2      	b.n	8006174 <_printf_float+0x410>
 800618e:	2301      	movs	r3, #1
 8006190:	e7df      	b.n	8006152 <_printf_float+0x3ee>
 8006192:	2301      	movs	r3, #1
 8006194:	464a      	mov	r2, r9
 8006196:	4631      	mov	r1, r6
 8006198:	4628      	mov	r0, r5
 800619a:	47b8      	blx	r7
 800619c:	3001      	adds	r0, #1
 800619e:	f43f ae3e 	beq.w	8005e1e <_printf_float+0xba>
 80061a2:	f108 0801 	add.w	r8, r8, #1
 80061a6:	68e3      	ldr	r3, [r4, #12]
 80061a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80061aa:	1a9b      	subs	r3, r3, r2
 80061ac:	4543      	cmp	r3, r8
 80061ae:	dcf0      	bgt.n	8006192 <_printf_float+0x42e>
 80061b0:	e6fc      	b.n	8005fac <_printf_float+0x248>
 80061b2:	f04f 0800 	mov.w	r8, #0
 80061b6:	f104 0919 	add.w	r9, r4, #25
 80061ba:	e7f4      	b.n	80061a6 <_printf_float+0x442>
 80061bc:	2900      	cmp	r1, #0
 80061be:	f43f ae8b 	beq.w	8005ed8 <_printf_float+0x174>
 80061c2:	2300      	movs	r3, #0
 80061c4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80061c8:	ab09      	add	r3, sp, #36	; 0x24
 80061ca:	9300      	str	r3, [sp, #0]
 80061cc:	ec49 8b10 	vmov	d0, r8, r9
 80061d0:	6022      	str	r2, [r4, #0]
 80061d2:	f8cd a004 	str.w	sl, [sp, #4]
 80061d6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80061da:	4628      	mov	r0, r5
 80061dc:	f7ff fd2e 	bl	8005c3c <__cvt>
 80061e0:	4680      	mov	r8, r0
 80061e2:	e648      	b.n	8005e76 <_printf_float+0x112>

080061e4 <_printf_common>:
 80061e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061e8:	4691      	mov	r9, r2
 80061ea:	461f      	mov	r7, r3
 80061ec:	688a      	ldr	r2, [r1, #8]
 80061ee:	690b      	ldr	r3, [r1, #16]
 80061f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80061f4:	4293      	cmp	r3, r2
 80061f6:	bfb8      	it	lt
 80061f8:	4613      	movlt	r3, r2
 80061fa:	f8c9 3000 	str.w	r3, [r9]
 80061fe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006202:	4606      	mov	r6, r0
 8006204:	460c      	mov	r4, r1
 8006206:	b112      	cbz	r2, 800620e <_printf_common+0x2a>
 8006208:	3301      	adds	r3, #1
 800620a:	f8c9 3000 	str.w	r3, [r9]
 800620e:	6823      	ldr	r3, [r4, #0]
 8006210:	0699      	lsls	r1, r3, #26
 8006212:	bf42      	ittt	mi
 8006214:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006218:	3302      	addmi	r3, #2
 800621a:	f8c9 3000 	strmi.w	r3, [r9]
 800621e:	6825      	ldr	r5, [r4, #0]
 8006220:	f015 0506 	ands.w	r5, r5, #6
 8006224:	d107      	bne.n	8006236 <_printf_common+0x52>
 8006226:	f104 0a19 	add.w	sl, r4, #25
 800622a:	68e3      	ldr	r3, [r4, #12]
 800622c:	f8d9 2000 	ldr.w	r2, [r9]
 8006230:	1a9b      	subs	r3, r3, r2
 8006232:	42ab      	cmp	r3, r5
 8006234:	dc28      	bgt.n	8006288 <_printf_common+0xa4>
 8006236:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800623a:	6822      	ldr	r2, [r4, #0]
 800623c:	3300      	adds	r3, #0
 800623e:	bf18      	it	ne
 8006240:	2301      	movne	r3, #1
 8006242:	0692      	lsls	r2, r2, #26
 8006244:	d42d      	bmi.n	80062a2 <_printf_common+0xbe>
 8006246:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800624a:	4639      	mov	r1, r7
 800624c:	4630      	mov	r0, r6
 800624e:	47c0      	blx	r8
 8006250:	3001      	adds	r0, #1
 8006252:	d020      	beq.n	8006296 <_printf_common+0xb2>
 8006254:	6823      	ldr	r3, [r4, #0]
 8006256:	68e5      	ldr	r5, [r4, #12]
 8006258:	f8d9 2000 	ldr.w	r2, [r9]
 800625c:	f003 0306 	and.w	r3, r3, #6
 8006260:	2b04      	cmp	r3, #4
 8006262:	bf08      	it	eq
 8006264:	1aad      	subeq	r5, r5, r2
 8006266:	68a3      	ldr	r3, [r4, #8]
 8006268:	6922      	ldr	r2, [r4, #16]
 800626a:	bf0c      	ite	eq
 800626c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006270:	2500      	movne	r5, #0
 8006272:	4293      	cmp	r3, r2
 8006274:	bfc4      	itt	gt
 8006276:	1a9b      	subgt	r3, r3, r2
 8006278:	18ed      	addgt	r5, r5, r3
 800627a:	f04f 0900 	mov.w	r9, #0
 800627e:	341a      	adds	r4, #26
 8006280:	454d      	cmp	r5, r9
 8006282:	d11a      	bne.n	80062ba <_printf_common+0xd6>
 8006284:	2000      	movs	r0, #0
 8006286:	e008      	b.n	800629a <_printf_common+0xb6>
 8006288:	2301      	movs	r3, #1
 800628a:	4652      	mov	r2, sl
 800628c:	4639      	mov	r1, r7
 800628e:	4630      	mov	r0, r6
 8006290:	47c0      	blx	r8
 8006292:	3001      	adds	r0, #1
 8006294:	d103      	bne.n	800629e <_printf_common+0xba>
 8006296:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800629a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800629e:	3501      	adds	r5, #1
 80062a0:	e7c3      	b.n	800622a <_printf_common+0x46>
 80062a2:	18e1      	adds	r1, r4, r3
 80062a4:	1c5a      	adds	r2, r3, #1
 80062a6:	2030      	movs	r0, #48	; 0x30
 80062a8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062ac:	4422      	add	r2, r4
 80062ae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062b2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80062b6:	3302      	adds	r3, #2
 80062b8:	e7c5      	b.n	8006246 <_printf_common+0x62>
 80062ba:	2301      	movs	r3, #1
 80062bc:	4622      	mov	r2, r4
 80062be:	4639      	mov	r1, r7
 80062c0:	4630      	mov	r0, r6
 80062c2:	47c0      	blx	r8
 80062c4:	3001      	adds	r0, #1
 80062c6:	d0e6      	beq.n	8006296 <_printf_common+0xb2>
 80062c8:	f109 0901 	add.w	r9, r9, #1
 80062cc:	e7d8      	b.n	8006280 <_printf_common+0x9c>
	...

080062d0 <_sbrk_r>:
 80062d0:	b538      	push	{r3, r4, r5, lr}
 80062d2:	4c06      	ldr	r4, [pc, #24]	; (80062ec <_sbrk_r+0x1c>)
 80062d4:	2300      	movs	r3, #0
 80062d6:	4605      	mov	r5, r0
 80062d8:	4608      	mov	r0, r1
 80062da:	6023      	str	r3, [r4, #0]
 80062dc:	f7fe f81e 	bl	800431c <_sbrk>
 80062e0:	1c43      	adds	r3, r0, #1
 80062e2:	d102      	bne.n	80062ea <_sbrk_r+0x1a>
 80062e4:	6823      	ldr	r3, [r4, #0]
 80062e6:	b103      	cbz	r3, 80062ea <_sbrk_r+0x1a>
 80062e8:	602b      	str	r3, [r5, #0]
 80062ea:	bd38      	pop	{r3, r4, r5, pc}
 80062ec:	200030c8 	.word	0x200030c8

080062f0 <quorem>:
 80062f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062f4:	6903      	ldr	r3, [r0, #16]
 80062f6:	690c      	ldr	r4, [r1, #16]
 80062f8:	42a3      	cmp	r3, r4
 80062fa:	4680      	mov	r8, r0
 80062fc:	f2c0 8082 	blt.w	8006404 <quorem+0x114>
 8006300:	3c01      	subs	r4, #1
 8006302:	f101 0714 	add.w	r7, r1, #20
 8006306:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800630a:	f100 0614 	add.w	r6, r0, #20
 800630e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006312:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006316:	eb06 030c 	add.w	r3, r6, ip
 800631a:	3501      	adds	r5, #1
 800631c:	eb07 090c 	add.w	r9, r7, ip
 8006320:	9301      	str	r3, [sp, #4]
 8006322:	fbb0 f5f5 	udiv	r5, r0, r5
 8006326:	b395      	cbz	r5, 800638e <quorem+0x9e>
 8006328:	f04f 0a00 	mov.w	sl, #0
 800632c:	4638      	mov	r0, r7
 800632e:	46b6      	mov	lr, r6
 8006330:	46d3      	mov	fp, sl
 8006332:	f850 2b04 	ldr.w	r2, [r0], #4
 8006336:	b293      	uxth	r3, r2
 8006338:	fb05 a303 	mla	r3, r5, r3, sl
 800633c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006340:	b29b      	uxth	r3, r3
 8006342:	ebab 0303 	sub.w	r3, fp, r3
 8006346:	0c12      	lsrs	r2, r2, #16
 8006348:	f8de b000 	ldr.w	fp, [lr]
 800634c:	fb05 a202 	mla	r2, r5, r2, sl
 8006350:	fa13 f38b 	uxtah	r3, r3, fp
 8006354:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006358:	fa1f fb82 	uxth.w	fp, r2
 800635c:	f8de 2000 	ldr.w	r2, [lr]
 8006360:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006364:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006368:	b29b      	uxth	r3, r3
 800636a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800636e:	4581      	cmp	r9, r0
 8006370:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006374:	f84e 3b04 	str.w	r3, [lr], #4
 8006378:	d2db      	bcs.n	8006332 <quorem+0x42>
 800637a:	f856 300c 	ldr.w	r3, [r6, ip]
 800637e:	b933      	cbnz	r3, 800638e <quorem+0x9e>
 8006380:	9b01      	ldr	r3, [sp, #4]
 8006382:	3b04      	subs	r3, #4
 8006384:	429e      	cmp	r6, r3
 8006386:	461a      	mov	r2, r3
 8006388:	d330      	bcc.n	80063ec <quorem+0xfc>
 800638a:	f8c8 4010 	str.w	r4, [r8, #16]
 800638e:	4640      	mov	r0, r8
 8006390:	f001 f818 	bl	80073c4 <__mcmp>
 8006394:	2800      	cmp	r0, #0
 8006396:	db25      	blt.n	80063e4 <quorem+0xf4>
 8006398:	3501      	adds	r5, #1
 800639a:	4630      	mov	r0, r6
 800639c:	f04f 0c00 	mov.w	ip, #0
 80063a0:	f857 2b04 	ldr.w	r2, [r7], #4
 80063a4:	f8d0 e000 	ldr.w	lr, [r0]
 80063a8:	b293      	uxth	r3, r2
 80063aa:	ebac 0303 	sub.w	r3, ip, r3
 80063ae:	0c12      	lsrs	r2, r2, #16
 80063b0:	fa13 f38e 	uxtah	r3, r3, lr
 80063b4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80063b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80063bc:	b29b      	uxth	r3, r3
 80063be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063c2:	45b9      	cmp	r9, r7
 80063c4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80063c8:	f840 3b04 	str.w	r3, [r0], #4
 80063cc:	d2e8      	bcs.n	80063a0 <quorem+0xb0>
 80063ce:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80063d2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80063d6:	b92a      	cbnz	r2, 80063e4 <quorem+0xf4>
 80063d8:	3b04      	subs	r3, #4
 80063da:	429e      	cmp	r6, r3
 80063dc:	461a      	mov	r2, r3
 80063de:	d30b      	bcc.n	80063f8 <quorem+0x108>
 80063e0:	f8c8 4010 	str.w	r4, [r8, #16]
 80063e4:	4628      	mov	r0, r5
 80063e6:	b003      	add	sp, #12
 80063e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063ec:	6812      	ldr	r2, [r2, #0]
 80063ee:	3b04      	subs	r3, #4
 80063f0:	2a00      	cmp	r2, #0
 80063f2:	d1ca      	bne.n	800638a <quorem+0x9a>
 80063f4:	3c01      	subs	r4, #1
 80063f6:	e7c5      	b.n	8006384 <quorem+0x94>
 80063f8:	6812      	ldr	r2, [r2, #0]
 80063fa:	3b04      	subs	r3, #4
 80063fc:	2a00      	cmp	r2, #0
 80063fe:	d1ef      	bne.n	80063e0 <quorem+0xf0>
 8006400:	3c01      	subs	r4, #1
 8006402:	e7ea      	b.n	80063da <quorem+0xea>
 8006404:	2000      	movs	r0, #0
 8006406:	e7ee      	b.n	80063e6 <quorem+0xf6>

08006408 <_dtoa_r>:
 8006408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800640c:	ec57 6b10 	vmov	r6, r7, d0
 8006410:	b097      	sub	sp, #92	; 0x5c
 8006412:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006414:	9106      	str	r1, [sp, #24]
 8006416:	4604      	mov	r4, r0
 8006418:	920b      	str	r2, [sp, #44]	; 0x2c
 800641a:	9312      	str	r3, [sp, #72]	; 0x48
 800641c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006420:	e9cd 6700 	strd	r6, r7, [sp]
 8006424:	b93d      	cbnz	r5, 8006436 <_dtoa_r+0x2e>
 8006426:	2010      	movs	r0, #16
 8006428:	f7ff fb3c 	bl	8005aa4 <malloc>
 800642c:	6260      	str	r0, [r4, #36]	; 0x24
 800642e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006432:	6005      	str	r5, [r0, #0]
 8006434:	60c5      	str	r5, [r0, #12]
 8006436:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006438:	6819      	ldr	r1, [r3, #0]
 800643a:	b151      	cbz	r1, 8006452 <_dtoa_r+0x4a>
 800643c:	685a      	ldr	r2, [r3, #4]
 800643e:	604a      	str	r2, [r1, #4]
 8006440:	2301      	movs	r3, #1
 8006442:	4093      	lsls	r3, r2
 8006444:	608b      	str	r3, [r1, #8]
 8006446:	4620      	mov	r0, r4
 8006448:	f000 fdda 	bl	8007000 <_Bfree>
 800644c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800644e:	2200      	movs	r2, #0
 8006450:	601a      	str	r2, [r3, #0]
 8006452:	1e3b      	subs	r3, r7, #0
 8006454:	bfbb      	ittet	lt
 8006456:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800645a:	9301      	strlt	r3, [sp, #4]
 800645c:	2300      	movge	r3, #0
 800645e:	2201      	movlt	r2, #1
 8006460:	bfac      	ite	ge
 8006462:	f8c8 3000 	strge.w	r3, [r8]
 8006466:	f8c8 2000 	strlt.w	r2, [r8]
 800646a:	4baf      	ldr	r3, [pc, #700]	; (8006728 <_dtoa_r+0x320>)
 800646c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006470:	ea33 0308 	bics.w	r3, r3, r8
 8006474:	d114      	bne.n	80064a0 <_dtoa_r+0x98>
 8006476:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006478:	f242 730f 	movw	r3, #9999	; 0x270f
 800647c:	6013      	str	r3, [r2, #0]
 800647e:	9b00      	ldr	r3, [sp, #0]
 8006480:	b923      	cbnz	r3, 800648c <_dtoa_r+0x84>
 8006482:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006486:	2800      	cmp	r0, #0
 8006488:	f000 8542 	beq.w	8006f10 <_dtoa_r+0xb08>
 800648c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800648e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800673c <_dtoa_r+0x334>
 8006492:	2b00      	cmp	r3, #0
 8006494:	f000 8544 	beq.w	8006f20 <_dtoa_r+0xb18>
 8006498:	f10b 0303 	add.w	r3, fp, #3
 800649c:	f000 bd3e 	b.w	8006f1c <_dtoa_r+0xb14>
 80064a0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80064a4:	2200      	movs	r2, #0
 80064a6:	2300      	movs	r3, #0
 80064a8:	4630      	mov	r0, r6
 80064aa:	4639      	mov	r1, r7
 80064ac:	f7fa fad8 	bl	8000a60 <__aeabi_dcmpeq>
 80064b0:	4681      	mov	r9, r0
 80064b2:	b168      	cbz	r0, 80064d0 <_dtoa_r+0xc8>
 80064b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80064b6:	2301      	movs	r3, #1
 80064b8:	6013      	str	r3, [r2, #0]
 80064ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064bc:	2b00      	cmp	r3, #0
 80064be:	f000 8524 	beq.w	8006f0a <_dtoa_r+0xb02>
 80064c2:	4b9a      	ldr	r3, [pc, #616]	; (800672c <_dtoa_r+0x324>)
 80064c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80064c6:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 80064ca:	6013      	str	r3, [r2, #0]
 80064cc:	f000 bd28 	b.w	8006f20 <_dtoa_r+0xb18>
 80064d0:	aa14      	add	r2, sp, #80	; 0x50
 80064d2:	a915      	add	r1, sp, #84	; 0x54
 80064d4:	ec47 6b10 	vmov	d0, r6, r7
 80064d8:	4620      	mov	r0, r4
 80064da:	f000 ffea 	bl	80074b2 <__d2b>
 80064de:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80064e2:	9004      	str	r0, [sp, #16]
 80064e4:	2d00      	cmp	r5, #0
 80064e6:	d07c      	beq.n	80065e2 <_dtoa_r+0x1da>
 80064e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80064ec:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80064f0:	46b2      	mov	sl, r6
 80064f2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80064f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80064fa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80064fe:	2200      	movs	r2, #0
 8006500:	4b8b      	ldr	r3, [pc, #556]	; (8006730 <_dtoa_r+0x328>)
 8006502:	4650      	mov	r0, sl
 8006504:	4659      	mov	r1, fp
 8006506:	f7f9 fe8b 	bl	8000220 <__aeabi_dsub>
 800650a:	a381      	add	r3, pc, #516	; (adr r3, 8006710 <_dtoa_r+0x308>)
 800650c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006510:	f7fa f83e 	bl	8000590 <__aeabi_dmul>
 8006514:	a380      	add	r3, pc, #512	; (adr r3, 8006718 <_dtoa_r+0x310>)
 8006516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800651a:	f7f9 fe83 	bl	8000224 <__adddf3>
 800651e:	4606      	mov	r6, r0
 8006520:	4628      	mov	r0, r5
 8006522:	460f      	mov	r7, r1
 8006524:	f7f9 ffca 	bl	80004bc <__aeabi_i2d>
 8006528:	a37d      	add	r3, pc, #500	; (adr r3, 8006720 <_dtoa_r+0x318>)
 800652a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800652e:	f7fa f82f 	bl	8000590 <__aeabi_dmul>
 8006532:	4602      	mov	r2, r0
 8006534:	460b      	mov	r3, r1
 8006536:	4630      	mov	r0, r6
 8006538:	4639      	mov	r1, r7
 800653a:	f7f9 fe73 	bl	8000224 <__adddf3>
 800653e:	4606      	mov	r6, r0
 8006540:	460f      	mov	r7, r1
 8006542:	f7fa fad5 	bl	8000af0 <__aeabi_d2iz>
 8006546:	2200      	movs	r2, #0
 8006548:	4682      	mov	sl, r0
 800654a:	2300      	movs	r3, #0
 800654c:	4630      	mov	r0, r6
 800654e:	4639      	mov	r1, r7
 8006550:	f7fa fa90 	bl	8000a74 <__aeabi_dcmplt>
 8006554:	b148      	cbz	r0, 800656a <_dtoa_r+0x162>
 8006556:	4650      	mov	r0, sl
 8006558:	f7f9 ffb0 	bl	80004bc <__aeabi_i2d>
 800655c:	4632      	mov	r2, r6
 800655e:	463b      	mov	r3, r7
 8006560:	f7fa fa7e 	bl	8000a60 <__aeabi_dcmpeq>
 8006564:	b908      	cbnz	r0, 800656a <_dtoa_r+0x162>
 8006566:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800656a:	f1ba 0f16 	cmp.w	sl, #22
 800656e:	d859      	bhi.n	8006624 <_dtoa_r+0x21c>
 8006570:	4970      	ldr	r1, [pc, #448]	; (8006734 <_dtoa_r+0x32c>)
 8006572:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006576:	e9dd 2300 	ldrd	r2, r3, [sp]
 800657a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800657e:	f7fa fa97 	bl	8000ab0 <__aeabi_dcmpgt>
 8006582:	2800      	cmp	r0, #0
 8006584:	d050      	beq.n	8006628 <_dtoa_r+0x220>
 8006586:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800658a:	2300      	movs	r3, #0
 800658c:	930f      	str	r3, [sp, #60]	; 0x3c
 800658e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006590:	1b5d      	subs	r5, r3, r5
 8006592:	f1b5 0801 	subs.w	r8, r5, #1
 8006596:	bf49      	itett	mi
 8006598:	f1c5 0301 	rsbmi	r3, r5, #1
 800659c:	2300      	movpl	r3, #0
 800659e:	9305      	strmi	r3, [sp, #20]
 80065a0:	f04f 0800 	movmi.w	r8, #0
 80065a4:	bf58      	it	pl
 80065a6:	9305      	strpl	r3, [sp, #20]
 80065a8:	f1ba 0f00 	cmp.w	sl, #0
 80065ac:	db3e      	blt.n	800662c <_dtoa_r+0x224>
 80065ae:	2300      	movs	r3, #0
 80065b0:	44d0      	add	r8, sl
 80065b2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80065b6:	9307      	str	r3, [sp, #28]
 80065b8:	9b06      	ldr	r3, [sp, #24]
 80065ba:	2b09      	cmp	r3, #9
 80065bc:	f200 8090 	bhi.w	80066e0 <_dtoa_r+0x2d8>
 80065c0:	2b05      	cmp	r3, #5
 80065c2:	bfc4      	itt	gt
 80065c4:	3b04      	subgt	r3, #4
 80065c6:	9306      	strgt	r3, [sp, #24]
 80065c8:	9b06      	ldr	r3, [sp, #24]
 80065ca:	f1a3 0302 	sub.w	r3, r3, #2
 80065ce:	bfcc      	ite	gt
 80065d0:	2500      	movgt	r5, #0
 80065d2:	2501      	movle	r5, #1
 80065d4:	2b03      	cmp	r3, #3
 80065d6:	f200 808f 	bhi.w	80066f8 <_dtoa_r+0x2f0>
 80065da:	e8df f003 	tbb	[pc, r3]
 80065de:	7f7d      	.short	0x7f7d
 80065e0:	7131      	.short	0x7131
 80065e2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80065e6:	441d      	add	r5, r3
 80065e8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80065ec:	2820      	cmp	r0, #32
 80065ee:	dd13      	ble.n	8006618 <_dtoa_r+0x210>
 80065f0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80065f4:	9b00      	ldr	r3, [sp, #0]
 80065f6:	fa08 f800 	lsl.w	r8, r8, r0
 80065fa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80065fe:	fa23 f000 	lsr.w	r0, r3, r0
 8006602:	ea48 0000 	orr.w	r0, r8, r0
 8006606:	f7f9 ff49 	bl	800049c <__aeabi_ui2d>
 800660a:	2301      	movs	r3, #1
 800660c:	4682      	mov	sl, r0
 800660e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8006612:	3d01      	subs	r5, #1
 8006614:	9313      	str	r3, [sp, #76]	; 0x4c
 8006616:	e772      	b.n	80064fe <_dtoa_r+0xf6>
 8006618:	9b00      	ldr	r3, [sp, #0]
 800661a:	f1c0 0020 	rsb	r0, r0, #32
 800661e:	fa03 f000 	lsl.w	r0, r3, r0
 8006622:	e7f0      	b.n	8006606 <_dtoa_r+0x1fe>
 8006624:	2301      	movs	r3, #1
 8006626:	e7b1      	b.n	800658c <_dtoa_r+0x184>
 8006628:	900f      	str	r0, [sp, #60]	; 0x3c
 800662a:	e7b0      	b.n	800658e <_dtoa_r+0x186>
 800662c:	9b05      	ldr	r3, [sp, #20]
 800662e:	eba3 030a 	sub.w	r3, r3, sl
 8006632:	9305      	str	r3, [sp, #20]
 8006634:	f1ca 0300 	rsb	r3, sl, #0
 8006638:	9307      	str	r3, [sp, #28]
 800663a:	2300      	movs	r3, #0
 800663c:	930e      	str	r3, [sp, #56]	; 0x38
 800663e:	e7bb      	b.n	80065b8 <_dtoa_r+0x1b0>
 8006640:	2301      	movs	r3, #1
 8006642:	930a      	str	r3, [sp, #40]	; 0x28
 8006644:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006646:	2b00      	cmp	r3, #0
 8006648:	dd59      	ble.n	80066fe <_dtoa_r+0x2f6>
 800664a:	9302      	str	r3, [sp, #8]
 800664c:	4699      	mov	r9, r3
 800664e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006650:	2200      	movs	r2, #0
 8006652:	6072      	str	r2, [r6, #4]
 8006654:	2204      	movs	r2, #4
 8006656:	f102 0014 	add.w	r0, r2, #20
 800665a:	4298      	cmp	r0, r3
 800665c:	6871      	ldr	r1, [r6, #4]
 800665e:	d953      	bls.n	8006708 <_dtoa_r+0x300>
 8006660:	4620      	mov	r0, r4
 8006662:	f000 fc99 	bl	8006f98 <_Balloc>
 8006666:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006668:	6030      	str	r0, [r6, #0]
 800666a:	f1b9 0f0e 	cmp.w	r9, #14
 800666e:	f8d3 b000 	ldr.w	fp, [r3]
 8006672:	f200 80e6 	bhi.w	8006842 <_dtoa_r+0x43a>
 8006676:	2d00      	cmp	r5, #0
 8006678:	f000 80e3 	beq.w	8006842 <_dtoa_r+0x43a>
 800667c:	ed9d 7b00 	vldr	d7, [sp]
 8006680:	f1ba 0f00 	cmp.w	sl, #0
 8006684:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8006688:	dd74      	ble.n	8006774 <_dtoa_r+0x36c>
 800668a:	4a2a      	ldr	r2, [pc, #168]	; (8006734 <_dtoa_r+0x32c>)
 800668c:	f00a 030f 	and.w	r3, sl, #15
 8006690:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006694:	ed93 7b00 	vldr	d7, [r3]
 8006698:	ea4f 162a 	mov.w	r6, sl, asr #4
 800669c:	06f0      	lsls	r0, r6, #27
 800669e:	ed8d 7b08 	vstr	d7, [sp, #32]
 80066a2:	d565      	bpl.n	8006770 <_dtoa_r+0x368>
 80066a4:	4b24      	ldr	r3, [pc, #144]	; (8006738 <_dtoa_r+0x330>)
 80066a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80066aa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80066ae:	f7fa f899 	bl	80007e4 <__aeabi_ddiv>
 80066b2:	e9cd 0100 	strd	r0, r1, [sp]
 80066b6:	f006 060f 	and.w	r6, r6, #15
 80066ba:	2503      	movs	r5, #3
 80066bc:	4f1e      	ldr	r7, [pc, #120]	; (8006738 <_dtoa_r+0x330>)
 80066be:	e04c      	b.n	800675a <_dtoa_r+0x352>
 80066c0:	2301      	movs	r3, #1
 80066c2:	930a      	str	r3, [sp, #40]	; 0x28
 80066c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066c6:	4453      	add	r3, sl
 80066c8:	f103 0901 	add.w	r9, r3, #1
 80066cc:	9302      	str	r3, [sp, #8]
 80066ce:	464b      	mov	r3, r9
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	bfb8      	it	lt
 80066d4:	2301      	movlt	r3, #1
 80066d6:	e7ba      	b.n	800664e <_dtoa_r+0x246>
 80066d8:	2300      	movs	r3, #0
 80066da:	e7b2      	b.n	8006642 <_dtoa_r+0x23a>
 80066dc:	2300      	movs	r3, #0
 80066de:	e7f0      	b.n	80066c2 <_dtoa_r+0x2ba>
 80066e0:	2501      	movs	r5, #1
 80066e2:	2300      	movs	r3, #0
 80066e4:	9306      	str	r3, [sp, #24]
 80066e6:	950a      	str	r5, [sp, #40]	; 0x28
 80066e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80066ec:	9302      	str	r3, [sp, #8]
 80066ee:	4699      	mov	r9, r3
 80066f0:	2200      	movs	r2, #0
 80066f2:	2312      	movs	r3, #18
 80066f4:	920b      	str	r2, [sp, #44]	; 0x2c
 80066f6:	e7aa      	b.n	800664e <_dtoa_r+0x246>
 80066f8:	2301      	movs	r3, #1
 80066fa:	930a      	str	r3, [sp, #40]	; 0x28
 80066fc:	e7f4      	b.n	80066e8 <_dtoa_r+0x2e0>
 80066fe:	2301      	movs	r3, #1
 8006700:	9302      	str	r3, [sp, #8]
 8006702:	4699      	mov	r9, r3
 8006704:	461a      	mov	r2, r3
 8006706:	e7f5      	b.n	80066f4 <_dtoa_r+0x2ec>
 8006708:	3101      	adds	r1, #1
 800670a:	6071      	str	r1, [r6, #4]
 800670c:	0052      	lsls	r2, r2, #1
 800670e:	e7a2      	b.n	8006656 <_dtoa_r+0x24e>
 8006710:	636f4361 	.word	0x636f4361
 8006714:	3fd287a7 	.word	0x3fd287a7
 8006718:	8b60c8b3 	.word	0x8b60c8b3
 800671c:	3fc68a28 	.word	0x3fc68a28
 8006720:	509f79fb 	.word	0x509f79fb
 8006724:	3fd34413 	.word	0x3fd34413
 8006728:	7ff00000 	.word	0x7ff00000
 800672c:	08007660 	.word	0x08007660
 8006730:	3ff80000 	.word	0x3ff80000
 8006734:	08007698 	.word	0x08007698
 8006738:	08007670 	.word	0x08007670
 800673c:	0800766a 	.word	0x0800766a
 8006740:	07f1      	lsls	r1, r6, #31
 8006742:	d508      	bpl.n	8006756 <_dtoa_r+0x34e>
 8006744:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006748:	e9d7 2300 	ldrd	r2, r3, [r7]
 800674c:	f7f9 ff20 	bl	8000590 <__aeabi_dmul>
 8006750:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006754:	3501      	adds	r5, #1
 8006756:	1076      	asrs	r6, r6, #1
 8006758:	3708      	adds	r7, #8
 800675a:	2e00      	cmp	r6, #0
 800675c:	d1f0      	bne.n	8006740 <_dtoa_r+0x338>
 800675e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006762:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006766:	f7fa f83d 	bl	80007e4 <__aeabi_ddiv>
 800676a:	e9cd 0100 	strd	r0, r1, [sp]
 800676e:	e01a      	b.n	80067a6 <_dtoa_r+0x39e>
 8006770:	2502      	movs	r5, #2
 8006772:	e7a3      	b.n	80066bc <_dtoa_r+0x2b4>
 8006774:	f000 80a0 	beq.w	80068b8 <_dtoa_r+0x4b0>
 8006778:	f1ca 0600 	rsb	r6, sl, #0
 800677c:	4b9f      	ldr	r3, [pc, #636]	; (80069fc <_dtoa_r+0x5f4>)
 800677e:	4fa0      	ldr	r7, [pc, #640]	; (8006a00 <_dtoa_r+0x5f8>)
 8006780:	f006 020f 	and.w	r2, r6, #15
 8006784:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800678c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006790:	f7f9 fefe 	bl	8000590 <__aeabi_dmul>
 8006794:	e9cd 0100 	strd	r0, r1, [sp]
 8006798:	1136      	asrs	r6, r6, #4
 800679a:	2300      	movs	r3, #0
 800679c:	2502      	movs	r5, #2
 800679e:	2e00      	cmp	r6, #0
 80067a0:	d17f      	bne.n	80068a2 <_dtoa_r+0x49a>
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1e1      	bne.n	800676a <_dtoa_r+0x362>
 80067a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	f000 8087 	beq.w	80068bc <_dtoa_r+0x4b4>
 80067ae:	e9dd 6700 	ldrd	r6, r7, [sp]
 80067b2:	2200      	movs	r2, #0
 80067b4:	4b93      	ldr	r3, [pc, #588]	; (8006a04 <_dtoa_r+0x5fc>)
 80067b6:	4630      	mov	r0, r6
 80067b8:	4639      	mov	r1, r7
 80067ba:	f7fa f95b 	bl	8000a74 <__aeabi_dcmplt>
 80067be:	2800      	cmp	r0, #0
 80067c0:	d07c      	beq.n	80068bc <_dtoa_r+0x4b4>
 80067c2:	f1b9 0f00 	cmp.w	r9, #0
 80067c6:	d079      	beq.n	80068bc <_dtoa_r+0x4b4>
 80067c8:	9b02      	ldr	r3, [sp, #8]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	dd35      	ble.n	800683a <_dtoa_r+0x432>
 80067ce:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80067d2:	9308      	str	r3, [sp, #32]
 80067d4:	4639      	mov	r1, r7
 80067d6:	2200      	movs	r2, #0
 80067d8:	4b8b      	ldr	r3, [pc, #556]	; (8006a08 <_dtoa_r+0x600>)
 80067da:	4630      	mov	r0, r6
 80067dc:	f7f9 fed8 	bl	8000590 <__aeabi_dmul>
 80067e0:	e9cd 0100 	strd	r0, r1, [sp]
 80067e4:	9f02      	ldr	r7, [sp, #8]
 80067e6:	3501      	adds	r5, #1
 80067e8:	4628      	mov	r0, r5
 80067ea:	f7f9 fe67 	bl	80004bc <__aeabi_i2d>
 80067ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80067f2:	f7f9 fecd 	bl	8000590 <__aeabi_dmul>
 80067f6:	2200      	movs	r2, #0
 80067f8:	4b84      	ldr	r3, [pc, #528]	; (8006a0c <_dtoa_r+0x604>)
 80067fa:	f7f9 fd13 	bl	8000224 <__adddf3>
 80067fe:	4605      	mov	r5, r0
 8006800:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006804:	2f00      	cmp	r7, #0
 8006806:	d15d      	bne.n	80068c4 <_dtoa_r+0x4bc>
 8006808:	2200      	movs	r2, #0
 800680a:	4b81      	ldr	r3, [pc, #516]	; (8006a10 <_dtoa_r+0x608>)
 800680c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006810:	f7f9 fd06 	bl	8000220 <__aeabi_dsub>
 8006814:	462a      	mov	r2, r5
 8006816:	4633      	mov	r3, r6
 8006818:	e9cd 0100 	strd	r0, r1, [sp]
 800681c:	f7fa f948 	bl	8000ab0 <__aeabi_dcmpgt>
 8006820:	2800      	cmp	r0, #0
 8006822:	f040 8288 	bne.w	8006d36 <_dtoa_r+0x92e>
 8006826:	462a      	mov	r2, r5
 8006828:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800682c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006830:	f7fa f920 	bl	8000a74 <__aeabi_dcmplt>
 8006834:	2800      	cmp	r0, #0
 8006836:	f040 827c 	bne.w	8006d32 <_dtoa_r+0x92a>
 800683a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800683e:	e9cd 2300 	strd	r2, r3, [sp]
 8006842:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006844:	2b00      	cmp	r3, #0
 8006846:	f2c0 8150 	blt.w	8006aea <_dtoa_r+0x6e2>
 800684a:	f1ba 0f0e 	cmp.w	sl, #14
 800684e:	f300 814c 	bgt.w	8006aea <_dtoa_r+0x6e2>
 8006852:	4b6a      	ldr	r3, [pc, #424]	; (80069fc <_dtoa_r+0x5f4>)
 8006854:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006858:	ed93 7b00 	vldr	d7, [r3]
 800685c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800685e:	2b00      	cmp	r3, #0
 8006860:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006864:	f280 80d8 	bge.w	8006a18 <_dtoa_r+0x610>
 8006868:	f1b9 0f00 	cmp.w	r9, #0
 800686c:	f300 80d4 	bgt.w	8006a18 <_dtoa_r+0x610>
 8006870:	f040 825e 	bne.w	8006d30 <_dtoa_r+0x928>
 8006874:	2200      	movs	r2, #0
 8006876:	4b66      	ldr	r3, [pc, #408]	; (8006a10 <_dtoa_r+0x608>)
 8006878:	ec51 0b17 	vmov	r0, r1, d7
 800687c:	f7f9 fe88 	bl	8000590 <__aeabi_dmul>
 8006880:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006884:	f7fa f90a 	bl	8000a9c <__aeabi_dcmpge>
 8006888:	464f      	mov	r7, r9
 800688a:	464e      	mov	r6, r9
 800688c:	2800      	cmp	r0, #0
 800688e:	f040 8234 	bne.w	8006cfa <_dtoa_r+0x8f2>
 8006892:	2331      	movs	r3, #49	; 0x31
 8006894:	f10b 0501 	add.w	r5, fp, #1
 8006898:	f88b 3000 	strb.w	r3, [fp]
 800689c:	f10a 0a01 	add.w	sl, sl, #1
 80068a0:	e22f      	b.n	8006d02 <_dtoa_r+0x8fa>
 80068a2:	07f2      	lsls	r2, r6, #31
 80068a4:	d505      	bpl.n	80068b2 <_dtoa_r+0x4aa>
 80068a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068aa:	f7f9 fe71 	bl	8000590 <__aeabi_dmul>
 80068ae:	3501      	adds	r5, #1
 80068b0:	2301      	movs	r3, #1
 80068b2:	1076      	asrs	r6, r6, #1
 80068b4:	3708      	adds	r7, #8
 80068b6:	e772      	b.n	800679e <_dtoa_r+0x396>
 80068b8:	2502      	movs	r5, #2
 80068ba:	e774      	b.n	80067a6 <_dtoa_r+0x39e>
 80068bc:	f8cd a020 	str.w	sl, [sp, #32]
 80068c0:	464f      	mov	r7, r9
 80068c2:	e791      	b.n	80067e8 <_dtoa_r+0x3e0>
 80068c4:	4b4d      	ldr	r3, [pc, #308]	; (80069fc <_dtoa_r+0x5f4>)
 80068c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80068ca:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80068ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d047      	beq.n	8006964 <_dtoa_r+0x55c>
 80068d4:	4602      	mov	r2, r0
 80068d6:	460b      	mov	r3, r1
 80068d8:	2000      	movs	r0, #0
 80068da:	494e      	ldr	r1, [pc, #312]	; (8006a14 <_dtoa_r+0x60c>)
 80068dc:	f7f9 ff82 	bl	80007e4 <__aeabi_ddiv>
 80068e0:	462a      	mov	r2, r5
 80068e2:	4633      	mov	r3, r6
 80068e4:	f7f9 fc9c 	bl	8000220 <__aeabi_dsub>
 80068e8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80068ec:	465d      	mov	r5, fp
 80068ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 80068f2:	f7fa f8fd 	bl	8000af0 <__aeabi_d2iz>
 80068f6:	4606      	mov	r6, r0
 80068f8:	f7f9 fde0 	bl	80004bc <__aeabi_i2d>
 80068fc:	4602      	mov	r2, r0
 80068fe:	460b      	mov	r3, r1
 8006900:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006904:	f7f9 fc8c 	bl	8000220 <__aeabi_dsub>
 8006908:	3630      	adds	r6, #48	; 0x30
 800690a:	f805 6b01 	strb.w	r6, [r5], #1
 800690e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006912:	e9cd 0100 	strd	r0, r1, [sp]
 8006916:	f7fa f8ad 	bl	8000a74 <__aeabi_dcmplt>
 800691a:	2800      	cmp	r0, #0
 800691c:	d163      	bne.n	80069e6 <_dtoa_r+0x5de>
 800691e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006922:	2000      	movs	r0, #0
 8006924:	4937      	ldr	r1, [pc, #220]	; (8006a04 <_dtoa_r+0x5fc>)
 8006926:	f7f9 fc7b 	bl	8000220 <__aeabi_dsub>
 800692a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800692e:	f7fa f8a1 	bl	8000a74 <__aeabi_dcmplt>
 8006932:	2800      	cmp	r0, #0
 8006934:	f040 80b7 	bne.w	8006aa6 <_dtoa_r+0x69e>
 8006938:	eba5 030b 	sub.w	r3, r5, fp
 800693c:	429f      	cmp	r7, r3
 800693e:	f77f af7c 	ble.w	800683a <_dtoa_r+0x432>
 8006942:	2200      	movs	r2, #0
 8006944:	4b30      	ldr	r3, [pc, #192]	; (8006a08 <_dtoa_r+0x600>)
 8006946:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800694a:	f7f9 fe21 	bl	8000590 <__aeabi_dmul>
 800694e:	2200      	movs	r2, #0
 8006950:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006954:	4b2c      	ldr	r3, [pc, #176]	; (8006a08 <_dtoa_r+0x600>)
 8006956:	e9dd 0100 	ldrd	r0, r1, [sp]
 800695a:	f7f9 fe19 	bl	8000590 <__aeabi_dmul>
 800695e:	e9cd 0100 	strd	r0, r1, [sp]
 8006962:	e7c4      	b.n	80068ee <_dtoa_r+0x4e6>
 8006964:	462a      	mov	r2, r5
 8006966:	4633      	mov	r3, r6
 8006968:	f7f9 fe12 	bl	8000590 <__aeabi_dmul>
 800696c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006970:	eb0b 0507 	add.w	r5, fp, r7
 8006974:	465e      	mov	r6, fp
 8006976:	e9dd 0100 	ldrd	r0, r1, [sp]
 800697a:	f7fa f8b9 	bl	8000af0 <__aeabi_d2iz>
 800697e:	4607      	mov	r7, r0
 8006980:	f7f9 fd9c 	bl	80004bc <__aeabi_i2d>
 8006984:	3730      	adds	r7, #48	; 0x30
 8006986:	4602      	mov	r2, r0
 8006988:	460b      	mov	r3, r1
 800698a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800698e:	f7f9 fc47 	bl	8000220 <__aeabi_dsub>
 8006992:	f806 7b01 	strb.w	r7, [r6], #1
 8006996:	42ae      	cmp	r6, r5
 8006998:	e9cd 0100 	strd	r0, r1, [sp]
 800699c:	f04f 0200 	mov.w	r2, #0
 80069a0:	d126      	bne.n	80069f0 <_dtoa_r+0x5e8>
 80069a2:	4b1c      	ldr	r3, [pc, #112]	; (8006a14 <_dtoa_r+0x60c>)
 80069a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80069a8:	f7f9 fc3c 	bl	8000224 <__adddf3>
 80069ac:	4602      	mov	r2, r0
 80069ae:	460b      	mov	r3, r1
 80069b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80069b4:	f7fa f87c 	bl	8000ab0 <__aeabi_dcmpgt>
 80069b8:	2800      	cmp	r0, #0
 80069ba:	d174      	bne.n	8006aa6 <_dtoa_r+0x69e>
 80069bc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80069c0:	2000      	movs	r0, #0
 80069c2:	4914      	ldr	r1, [pc, #80]	; (8006a14 <_dtoa_r+0x60c>)
 80069c4:	f7f9 fc2c 	bl	8000220 <__aeabi_dsub>
 80069c8:	4602      	mov	r2, r0
 80069ca:	460b      	mov	r3, r1
 80069cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80069d0:	f7fa f850 	bl	8000a74 <__aeabi_dcmplt>
 80069d4:	2800      	cmp	r0, #0
 80069d6:	f43f af30 	beq.w	800683a <_dtoa_r+0x432>
 80069da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80069de:	2b30      	cmp	r3, #48	; 0x30
 80069e0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80069e4:	d002      	beq.n	80069ec <_dtoa_r+0x5e4>
 80069e6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80069ea:	e04a      	b.n	8006a82 <_dtoa_r+0x67a>
 80069ec:	4615      	mov	r5, r2
 80069ee:	e7f4      	b.n	80069da <_dtoa_r+0x5d2>
 80069f0:	4b05      	ldr	r3, [pc, #20]	; (8006a08 <_dtoa_r+0x600>)
 80069f2:	f7f9 fdcd 	bl	8000590 <__aeabi_dmul>
 80069f6:	e9cd 0100 	strd	r0, r1, [sp]
 80069fa:	e7bc      	b.n	8006976 <_dtoa_r+0x56e>
 80069fc:	08007698 	.word	0x08007698
 8006a00:	08007670 	.word	0x08007670
 8006a04:	3ff00000 	.word	0x3ff00000
 8006a08:	40240000 	.word	0x40240000
 8006a0c:	401c0000 	.word	0x401c0000
 8006a10:	40140000 	.word	0x40140000
 8006a14:	3fe00000 	.word	0x3fe00000
 8006a18:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006a1c:	465d      	mov	r5, fp
 8006a1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a22:	4630      	mov	r0, r6
 8006a24:	4639      	mov	r1, r7
 8006a26:	f7f9 fedd 	bl	80007e4 <__aeabi_ddiv>
 8006a2a:	f7fa f861 	bl	8000af0 <__aeabi_d2iz>
 8006a2e:	4680      	mov	r8, r0
 8006a30:	f7f9 fd44 	bl	80004bc <__aeabi_i2d>
 8006a34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a38:	f7f9 fdaa 	bl	8000590 <__aeabi_dmul>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	460b      	mov	r3, r1
 8006a40:	4630      	mov	r0, r6
 8006a42:	4639      	mov	r1, r7
 8006a44:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8006a48:	f7f9 fbea 	bl	8000220 <__aeabi_dsub>
 8006a4c:	f805 6b01 	strb.w	r6, [r5], #1
 8006a50:	eba5 060b 	sub.w	r6, r5, fp
 8006a54:	45b1      	cmp	r9, r6
 8006a56:	4602      	mov	r2, r0
 8006a58:	460b      	mov	r3, r1
 8006a5a:	d139      	bne.n	8006ad0 <_dtoa_r+0x6c8>
 8006a5c:	f7f9 fbe2 	bl	8000224 <__adddf3>
 8006a60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a64:	4606      	mov	r6, r0
 8006a66:	460f      	mov	r7, r1
 8006a68:	f7fa f822 	bl	8000ab0 <__aeabi_dcmpgt>
 8006a6c:	b9c8      	cbnz	r0, 8006aa2 <_dtoa_r+0x69a>
 8006a6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a72:	4630      	mov	r0, r6
 8006a74:	4639      	mov	r1, r7
 8006a76:	f7f9 fff3 	bl	8000a60 <__aeabi_dcmpeq>
 8006a7a:	b110      	cbz	r0, 8006a82 <_dtoa_r+0x67a>
 8006a7c:	f018 0f01 	tst.w	r8, #1
 8006a80:	d10f      	bne.n	8006aa2 <_dtoa_r+0x69a>
 8006a82:	9904      	ldr	r1, [sp, #16]
 8006a84:	4620      	mov	r0, r4
 8006a86:	f000 fabb 	bl	8007000 <_Bfree>
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a8e:	702b      	strb	r3, [r5, #0]
 8006a90:	f10a 0301 	add.w	r3, sl, #1
 8006a94:	6013      	str	r3, [r2, #0]
 8006a96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	f000 8241 	beq.w	8006f20 <_dtoa_r+0xb18>
 8006a9e:	601d      	str	r5, [r3, #0]
 8006aa0:	e23e      	b.n	8006f20 <_dtoa_r+0xb18>
 8006aa2:	f8cd a020 	str.w	sl, [sp, #32]
 8006aa6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006aaa:	2a39      	cmp	r2, #57	; 0x39
 8006aac:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8006ab0:	d108      	bne.n	8006ac4 <_dtoa_r+0x6bc>
 8006ab2:	459b      	cmp	fp, r3
 8006ab4:	d10a      	bne.n	8006acc <_dtoa_r+0x6c4>
 8006ab6:	9b08      	ldr	r3, [sp, #32]
 8006ab8:	3301      	adds	r3, #1
 8006aba:	9308      	str	r3, [sp, #32]
 8006abc:	2330      	movs	r3, #48	; 0x30
 8006abe:	f88b 3000 	strb.w	r3, [fp]
 8006ac2:	465b      	mov	r3, fp
 8006ac4:	781a      	ldrb	r2, [r3, #0]
 8006ac6:	3201      	adds	r2, #1
 8006ac8:	701a      	strb	r2, [r3, #0]
 8006aca:	e78c      	b.n	80069e6 <_dtoa_r+0x5de>
 8006acc:	461d      	mov	r5, r3
 8006ace:	e7ea      	b.n	8006aa6 <_dtoa_r+0x69e>
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	4b9b      	ldr	r3, [pc, #620]	; (8006d40 <_dtoa_r+0x938>)
 8006ad4:	f7f9 fd5c 	bl	8000590 <__aeabi_dmul>
 8006ad8:	2200      	movs	r2, #0
 8006ada:	2300      	movs	r3, #0
 8006adc:	4606      	mov	r6, r0
 8006ade:	460f      	mov	r7, r1
 8006ae0:	f7f9 ffbe 	bl	8000a60 <__aeabi_dcmpeq>
 8006ae4:	2800      	cmp	r0, #0
 8006ae6:	d09a      	beq.n	8006a1e <_dtoa_r+0x616>
 8006ae8:	e7cb      	b.n	8006a82 <_dtoa_r+0x67a>
 8006aea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006aec:	2a00      	cmp	r2, #0
 8006aee:	f000 808b 	beq.w	8006c08 <_dtoa_r+0x800>
 8006af2:	9a06      	ldr	r2, [sp, #24]
 8006af4:	2a01      	cmp	r2, #1
 8006af6:	dc6e      	bgt.n	8006bd6 <_dtoa_r+0x7ce>
 8006af8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006afa:	2a00      	cmp	r2, #0
 8006afc:	d067      	beq.n	8006bce <_dtoa_r+0x7c6>
 8006afe:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006b02:	9f07      	ldr	r7, [sp, #28]
 8006b04:	9d05      	ldr	r5, [sp, #20]
 8006b06:	9a05      	ldr	r2, [sp, #20]
 8006b08:	2101      	movs	r1, #1
 8006b0a:	441a      	add	r2, r3
 8006b0c:	4620      	mov	r0, r4
 8006b0e:	9205      	str	r2, [sp, #20]
 8006b10:	4498      	add	r8, r3
 8006b12:	f000 fb15 	bl	8007140 <__i2b>
 8006b16:	4606      	mov	r6, r0
 8006b18:	2d00      	cmp	r5, #0
 8006b1a:	dd0c      	ble.n	8006b36 <_dtoa_r+0x72e>
 8006b1c:	f1b8 0f00 	cmp.w	r8, #0
 8006b20:	dd09      	ble.n	8006b36 <_dtoa_r+0x72e>
 8006b22:	4545      	cmp	r5, r8
 8006b24:	9a05      	ldr	r2, [sp, #20]
 8006b26:	462b      	mov	r3, r5
 8006b28:	bfa8      	it	ge
 8006b2a:	4643      	movge	r3, r8
 8006b2c:	1ad2      	subs	r2, r2, r3
 8006b2e:	9205      	str	r2, [sp, #20]
 8006b30:	1aed      	subs	r5, r5, r3
 8006b32:	eba8 0803 	sub.w	r8, r8, r3
 8006b36:	9b07      	ldr	r3, [sp, #28]
 8006b38:	b1eb      	cbz	r3, 8006b76 <_dtoa_r+0x76e>
 8006b3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d067      	beq.n	8006c10 <_dtoa_r+0x808>
 8006b40:	b18f      	cbz	r7, 8006b66 <_dtoa_r+0x75e>
 8006b42:	4631      	mov	r1, r6
 8006b44:	463a      	mov	r2, r7
 8006b46:	4620      	mov	r0, r4
 8006b48:	f000 fb9a 	bl	8007280 <__pow5mult>
 8006b4c:	9a04      	ldr	r2, [sp, #16]
 8006b4e:	4601      	mov	r1, r0
 8006b50:	4606      	mov	r6, r0
 8006b52:	4620      	mov	r0, r4
 8006b54:	f000 fafd 	bl	8007152 <__multiply>
 8006b58:	9904      	ldr	r1, [sp, #16]
 8006b5a:	9008      	str	r0, [sp, #32]
 8006b5c:	4620      	mov	r0, r4
 8006b5e:	f000 fa4f 	bl	8007000 <_Bfree>
 8006b62:	9b08      	ldr	r3, [sp, #32]
 8006b64:	9304      	str	r3, [sp, #16]
 8006b66:	9b07      	ldr	r3, [sp, #28]
 8006b68:	1bda      	subs	r2, r3, r7
 8006b6a:	d004      	beq.n	8006b76 <_dtoa_r+0x76e>
 8006b6c:	9904      	ldr	r1, [sp, #16]
 8006b6e:	4620      	mov	r0, r4
 8006b70:	f000 fb86 	bl	8007280 <__pow5mult>
 8006b74:	9004      	str	r0, [sp, #16]
 8006b76:	2101      	movs	r1, #1
 8006b78:	4620      	mov	r0, r4
 8006b7a:	f000 fae1 	bl	8007140 <__i2b>
 8006b7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b80:	4607      	mov	r7, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	f000 81d0 	beq.w	8006f28 <_dtoa_r+0xb20>
 8006b88:	461a      	mov	r2, r3
 8006b8a:	4601      	mov	r1, r0
 8006b8c:	4620      	mov	r0, r4
 8006b8e:	f000 fb77 	bl	8007280 <__pow5mult>
 8006b92:	9b06      	ldr	r3, [sp, #24]
 8006b94:	2b01      	cmp	r3, #1
 8006b96:	4607      	mov	r7, r0
 8006b98:	dc40      	bgt.n	8006c1c <_dtoa_r+0x814>
 8006b9a:	9b00      	ldr	r3, [sp, #0]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d139      	bne.n	8006c14 <_dtoa_r+0x80c>
 8006ba0:	9b01      	ldr	r3, [sp, #4]
 8006ba2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d136      	bne.n	8006c18 <_dtoa_r+0x810>
 8006baa:	9b01      	ldr	r3, [sp, #4]
 8006bac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006bb0:	0d1b      	lsrs	r3, r3, #20
 8006bb2:	051b      	lsls	r3, r3, #20
 8006bb4:	b12b      	cbz	r3, 8006bc2 <_dtoa_r+0x7ba>
 8006bb6:	9b05      	ldr	r3, [sp, #20]
 8006bb8:	3301      	adds	r3, #1
 8006bba:	9305      	str	r3, [sp, #20]
 8006bbc:	f108 0801 	add.w	r8, r8, #1
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	9307      	str	r3, [sp, #28]
 8006bc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d12a      	bne.n	8006c20 <_dtoa_r+0x818>
 8006bca:	2001      	movs	r0, #1
 8006bcc:	e030      	b.n	8006c30 <_dtoa_r+0x828>
 8006bce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006bd0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006bd4:	e795      	b.n	8006b02 <_dtoa_r+0x6fa>
 8006bd6:	9b07      	ldr	r3, [sp, #28]
 8006bd8:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 8006bdc:	42bb      	cmp	r3, r7
 8006bde:	bfbf      	itttt	lt
 8006be0:	9b07      	ldrlt	r3, [sp, #28]
 8006be2:	9707      	strlt	r7, [sp, #28]
 8006be4:	1afa      	sublt	r2, r7, r3
 8006be6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006be8:	bfbb      	ittet	lt
 8006bea:	189b      	addlt	r3, r3, r2
 8006bec:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006bee:	1bdf      	subge	r7, r3, r7
 8006bf0:	2700      	movlt	r7, #0
 8006bf2:	f1b9 0f00 	cmp.w	r9, #0
 8006bf6:	bfb5      	itete	lt
 8006bf8:	9b05      	ldrlt	r3, [sp, #20]
 8006bfa:	9d05      	ldrge	r5, [sp, #20]
 8006bfc:	eba3 0509 	sublt.w	r5, r3, r9
 8006c00:	464b      	movge	r3, r9
 8006c02:	bfb8      	it	lt
 8006c04:	2300      	movlt	r3, #0
 8006c06:	e77e      	b.n	8006b06 <_dtoa_r+0x6fe>
 8006c08:	9f07      	ldr	r7, [sp, #28]
 8006c0a:	9d05      	ldr	r5, [sp, #20]
 8006c0c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006c0e:	e783      	b.n	8006b18 <_dtoa_r+0x710>
 8006c10:	9a07      	ldr	r2, [sp, #28]
 8006c12:	e7ab      	b.n	8006b6c <_dtoa_r+0x764>
 8006c14:	2300      	movs	r3, #0
 8006c16:	e7d4      	b.n	8006bc2 <_dtoa_r+0x7ba>
 8006c18:	9b00      	ldr	r3, [sp, #0]
 8006c1a:	e7d2      	b.n	8006bc2 <_dtoa_r+0x7ba>
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	9307      	str	r3, [sp, #28]
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8006c26:	6918      	ldr	r0, [r3, #16]
 8006c28:	f000 fa3c 	bl	80070a4 <__hi0bits>
 8006c2c:	f1c0 0020 	rsb	r0, r0, #32
 8006c30:	4440      	add	r0, r8
 8006c32:	f010 001f 	ands.w	r0, r0, #31
 8006c36:	d047      	beq.n	8006cc8 <_dtoa_r+0x8c0>
 8006c38:	f1c0 0320 	rsb	r3, r0, #32
 8006c3c:	2b04      	cmp	r3, #4
 8006c3e:	dd3b      	ble.n	8006cb8 <_dtoa_r+0x8b0>
 8006c40:	9b05      	ldr	r3, [sp, #20]
 8006c42:	f1c0 001c 	rsb	r0, r0, #28
 8006c46:	4403      	add	r3, r0
 8006c48:	9305      	str	r3, [sp, #20]
 8006c4a:	4405      	add	r5, r0
 8006c4c:	4480      	add	r8, r0
 8006c4e:	9b05      	ldr	r3, [sp, #20]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	dd05      	ble.n	8006c60 <_dtoa_r+0x858>
 8006c54:	461a      	mov	r2, r3
 8006c56:	9904      	ldr	r1, [sp, #16]
 8006c58:	4620      	mov	r0, r4
 8006c5a:	f000 fb5f 	bl	800731c <__lshift>
 8006c5e:	9004      	str	r0, [sp, #16]
 8006c60:	f1b8 0f00 	cmp.w	r8, #0
 8006c64:	dd05      	ble.n	8006c72 <_dtoa_r+0x86a>
 8006c66:	4639      	mov	r1, r7
 8006c68:	4642      	mov	r2, r8
 8006c6a:	4620      	mov	r0, r4
 8006c6c:	f000 fb56 	bl	800731c <__lshift>
 8006c70:	4607      	mov	r7, r0
 8006c72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c74:	b353      	cbz	r3, 8006ccc <_dtoa_r+0x8c4>
 8006c76:	4639      	mov	r1, r7
 8006c78:	9804      	ldr	r0, [sp, #16]
 8006c7a:	f000 fba3 	bl	80073c4 <__mcmp>
 8006c7e:	2800      	cmp	r0, #0
 8006c80:	da24      	bge.n	8006ccc <_dtoa_r+0x8c4>
 8006c82:	2300      	movs	r3, #0
 8006c84:	220a      	movs	r2, #10
 8006c86:	9904      	ldr	r1, [sp, #16]
 8006c88:	4620      	mov	r0, r4
 8006c8a:	f000 f9d0 	bl	800702e <__multadd>
 8006c8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c90:	9004      	str	r0, [sp, #16]
 8006c92:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	f000 814d 	beq.w	8006f36 <_dtoa_r+0xb2e>
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	4631      	mov	r1, r6
 8006ca0:	220a      	movs	r2, #10
 8006ca2:	4620      	mov	r0, r4
 8006ca4:	f000 f9c3 	bl	800702e <__multadd>
 8006ca8:	9b02      	ldr	r3, [sp, #8]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	4606      	mov	r6, r0
 8006cae:	dc4f      	bgt.n	8006d50 <_dtoa_r+0x948>
 8006cb0:	9b06      	ldr	r3, [sp, #24]
 8006cb2:	2b02      	cmp	r3, #2
 8006cb4:	dd4c      	ble.n	8006d50 <_dtoa_r+0x948>
 8006cb6:	e011      	b.n	8006cdc <_dtoa_r+0x8d4>
 8006cb8:	d0c9      	beq.n	8006c4e <_dtoa_r+0x846>
 8006cba:	9a05      	ldr	r2, [sp, #20]
 8006cbc:	331c      	adds	r3, #28
 8006cbe:	441a      	add	r2, r3
 8006cc0:	9205      	str	r2, [sp, #20]
 8006cc2:	441d      	add	r5, r3
 8006cc4:	4498      	add	r8, r3
 8006cc6:	e7c2      	b.n	8006c4e <_dtoa_r+0x846>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	e7f6      	b.n	8006cba <_dtoa_r+0x8b2>
 8006ccc:	f1b9 0f00 	cmp.w	r9, #0
 8006cd0:	dc38      	bgt.n	8006d44 <_dtoa_r+0x93c>
 8006cd2:	9b06      	ldr	r3, [sp, #24]
 8006cd4:	2b02      	cmp	r3, #2
 8006cd6:	dd35      	ble.n	8006d44 <_dtoa_r+0x93c>
 8006cd8:	f8cd 9008 	str.w	r9, [sp, #8]
 8006cdc:	9b02      	ldr	r3, [sp, #8]
 8006cde:	b963      	cbnz	r3, 8006cfa <_dtoa_r+0x8f2>
 8006ce0:	4639      	mov	r1, r7
 8006ce2:	2205      	movs	r2, #5
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	f000 f9a2 	bl	800702e <__multadd>
 8006cea:	4601      	mov	r1, r0
 8006cec:	4607      	mov	r7, r0
 8006cee:	9804      	ldr	r0, [sp, #16]
 8006cf0:	f000 fb68 	bl	80073c4 <__mcmp>
 8006cf4:	2800      	cmp	r0, #0
 8006cf6:	f73f adcc 	bgt.w	8006892 <_dtoa_r+0x48a>
 8006cfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cfc:	465d      	mov	r5, fp
 8006cfe:	ea6f 0a03 	mvn.w	sl, r3
 8006d02:	f04f 0900 	mov.w	r9, #0
 8006d06:	4639      	mov	r1, r7
 8006d08:	4620      	mov	r0, r4
 8006d0a:	f000 f979 	bl	8007000 <_Bfree>
 8006d0e:	2e00      	cmp	r6, #0
 8006d10:	f43f aeb7 	beq.w	8006a82 <_dtoa_r+0x67a>
 8006d14:	f1b9 0f00 	cmp.w	r9, #0
 8006d18:	d005      	beq.n	8006d26 <_dtoa_r+0x91e>
 8006d1a:	45b1      	cmp	r9, r6
 8006d1c:	d003      	beq.n	8006d26 <_dtoa_r+0x91e>
 8006d1e:	4649      	mov	r1, r9
 8006d20:	4620      	mov	r0, r4
 8006d22:	f000 f96d 	bl	8007000 <_Bfree>
 8006d26:	4631      	mov	r1, r6
 8006d28:	4620      	mov	r0, r4
 8006d2a:	f000 f969 	bl	8007000 <_Bfree>
 8006d2e:	e6a8      	b.n	8006a82 <_dtoa_r+0x67a>
 8006d30:	2700      	movs	r7, #0
 8006d32:	463e      	mov	r6, r7
 8006d34:	e7e1      	b.n	8006cfa <_dtoa_r+0x8f2>
 8006d36:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006d3a:	463e      	mov	r6, r7
 8006d3c:	e5a9      	b.n	8006892 <_dtoa_r+0x48a>
 8006d3e:	bf00      	nop
 8006d40:	40240000 	.word	0x40240000
 8006d44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d46:	f8cd 9008 	str.w	r9, [sp, #8]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	f000 80fa 	beq.w	8006f44 <_dtoa_r+0xb3c>
 8006d50:	2d00      	cmp	r5, #0
 8006d52:	dd05      	ble.n	8006d60 <_dtoa_r+0x958>
 8006d54:	4631      	mov	r1, r6
 8006d56:	462a      	mov	r2, r5
 8006d58:	4620      	mov	r0, r4
 8006d5a:	f000 fadf 	bl	800731c <__lshift>
 8006d5e:	4606      	mov	r6, r0
 8006d60:	9b07      	ldr	r3, [sp, #28]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d04c      	beq.n	8006e00 <_dtoa_r+0x9f8>
 8006d66:	6871      	ldr	r1, [r6, #4]
 8006d68:	4620      	mov	r0, r4
 8006d6a:	f000 f915 	bl	8006f98 <_Balloc>
 8006d6e:	6932      	ldr	r2, [r6, #16]
 8006d70:	3202      	adds	r2, #2
 8006d72:	4605      	mov	r5, r0
 8006d74:	0092      	lsls	r2, r2, #2
 8006d76:	f106 010c 	add.w	r1, r6, #12
 8006d7a:	300c      	adds	r0, #12
 8006d7c:	f7fe fea2 	bl	8005ac4 <memcpy>
 8006d80:	2201      	movs	r2, #1
 8006d82:	4629      	mov	r1, r5
 8006d84:	4620      	mov	r0, r4
 8006d86:	f000 fac9 	bl	800731c <__lshift>
 8006d8a:	9b00      	ldr	r3, [sp, #0]
 8006d8c:	f8cd b014 	str.w	fp, [sp, #20]
 8006d90:	f003 0301 	and.w	r3, r3, #1
 8006d94:	46b1      	mov	r9, r6
 8006d96:	9307      	str	r3, [sp, #28]
 8006d98:	4606      	mov	r6, r0
 8006d9a:	4639      	mov	r1, r7
 8006d9c:	9804      	ldr	r0, [sp, #16]
 8006d9e:	f7ff faa7 	bl	80062f0 <quorem>
 8006da2:	4649      	mov	r1, r9
 8006da4:	4605      	mov	r5, r0
 8006da6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006daa:	9804      	ldr	r0, [sp, #16]
 8006dac:	f000 fb0a 	bl	80073c4 <__mcmp>
 8006db0:	4632      	mov	r2, r6
 8006db2:	9000      	str	r0, [sp, #0]
 8006db4:	4639      	mov	r1, r7
 8006db6:	4620      	mov	r0, r4
 8006db8:	f000 fb1e 	bl	80073f8 <__mdiff>
 8006dbc:	68c3      	ldr	r3, [r0, #12]
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	bb03      	cbnz	r3, 8006e04 <_dtoa_r+0x9fc>
 8006dc2:	4601      	mov	r1, r0
 8006dc4:	9008      	str	r0, [sp, #32]
 8006dc6:	9804      	ldr	r0, [sp, #16]
 8006dc8:	f000 fafc 	bl	80073c4 <__mcmp>
 8006dcc:	9a08      	ldr	r2, [sp, #32]
 8006dce:	4603      	mov	r3, r0
 8006dd0:	4611      	mov	r1, r2
 8006dd2:	4620      	mov	r0, r4
 8006dd4:	9308      	str	r3, [sp, #32]
 8006dd6:	f000 f913 	bl	8007000 <_Bfree>
 8006dda:	9b08      	ldr	r3, [sp, #32]
 8006ddc:	b9a3      	cbnz	r3, 8006e08 <_dtoa_r+0xa00>
 8006dde:	9a06      	ldr	r2, [sp, #24]
 8006de0:	b992      	cbnz	r2, 8006e08 <_dtoa_r+0xa00>
 8006de2:	9a07      	ldr	r2, [sp, #28]
 8006de4:	b982      	cbnz	r2, 8006e08 <_dtoa_r+0xa00>
 8006de6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006dea:	d029      	beq.n	8006e40 <_dtoa_r+0xa38>
 8006dec:	9b00      	ldr	r3, [sp, #0]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	dd01      	ble.n	8006df6 <_dtoa_r+0x9ee>
 8006df2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8006df6:	9b05      	ldr	r3, [sp, #20]
 8006df8:	1c5d      	adds	r5, r3, #1
 8006dfa:	f883 8000 	strb.w	r8, [r3]
 8006dfe:	e782      	b.n	8006d06 <_dtoa_r+0x8fe>
 8006e00:	4630      	mov	r0, r6
 8006e02:	e7c2      	b.n	8006d8a <_dtoa_r+0x982>
 8006e04:	2301      	movs	r3, #1
 8006e06:	e7e3      	b.n	8006dd0 <_dtoa_r+0x9c8>
 8006e08:	9a00      	ldr	r2, [sp, #0]
 8006e0a:	2a00      	cmp	r2, #0
 8006e0c:	db04      	blt.n	8006e18 <_dtoa_r+0xa10>
 8006e0e:	d125      	bne.n	8006e5c <_dtoa_r+0xa54>
 8006e10:	9a06      	ldr	r2, [sp, #24]
 8006e12:	bb1a      	cbnz	r2, 8006e5c <_dtoa_r+0xa54>
 8006e14:	9a07      	ldr	r2, [sp, #28]
 8006e16:	bb0a      	cbnz	r2, 8006e5c <_dtoa_r+0xa54>
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	ddec      	ble.n	8006df6 <_dtoa_r+0x9ee>
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	9904      	ldr	r1, [sp, #16]
 8006e20:	4620      	mov	r0, r4
 8006e22:	f000 fa7b 	bl	800731c <__lshift>
 8006e26:	4639      	mov	r1, r7
 8006e28:	9004      	str	r0, [sp, #16]
 8006e2a:	f000 facb 	bl	80073c4 <__mcmp>
 8006e2e:	2800      	cmp	r0, #0
 8006e30:	dc03      	bgt.n	8006e3a <_dtoa_r+0xa32>
 8006e32:	d1e0      	bne.n	8006df6 <_dtoa_r+0x9ee>
 8006e34:	f018 0f01 	tst.w	r8, #1
 8006e38:	d0dd      	beq.n	8006df6 <_dtoa_r+0x9ee>
 8006e3a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006e3e:	d1d8      	bne.n	8006df2 <_dtoa_r+0x9ea>
 8006e40:	9b05      	ldr	r3, [sp, #20]
 8006e42:	9a05      	ldr	r2, [sp, #20]
 8006e44:	1c5d      	adds	r5, r3, #1
 8006e46:	2339      	movs	r3, #57	; 0x39
 8006e48:	7013      	strb	r3, [r2, #0]
 8006e4a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006e4e:	2b39      	cmp	r3, #57	; 0x39
 8006e50:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8006e54:	d04f      	beq.n	8006ef6 <_dtoa_r+0xaee>
 8006e56:	3301      	adds	r3, #1
 8006e58:	7013      	strb	r3, [r2, #0]
 8006e5a:	e754      	b.n	8006d06 <_dtoa_r+0x8fe>
 8006e5c:	9a05      	ldr	r2, [sp, #20]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	f102 0501 	add.w	r5, r2, #1
 8006e64:	dd06      	ble.n	8006e74 <_dtoa_r+0xa6c>
 8006e66:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006e6a:	d0e9      	beq.n	8006e40 <_dtoa_r+0xa38>
 8006e6c:	f108 0801 	add.w	r8, r8, #1
 8006e70:	9b05      	ldr	r3, [sp, #20]
 8006e72:	e7c2      	b.n	8006dfa <_dtoa_r+0x9f2>
 8006e74:	9a02      	ldr	r2, [sp, #8]
 8006e76:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006e7a:	eba5 030b 	sub.w	r3, r5, fp
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d021      	beq.n	8006ec6 <_dtoa_r+0xabe>
 8006e82:	2300      	movs	r3, #0
 8006e84:	220a      	movs	r2, #10
 8006e86:	9904      	ldr	r1, [sp, #16]
 8006e88:	4620      	mov	r0, r4
 8006e8a:	f000 f8d0 	bl	800702e <__multadd>
 8006e8e:	45b1      	cmp	r9, r6
 8006e90:	9004      	str	r0, [sp, #16]
 8006e92:	f04f 0300 	mov.w	r3, #0
 8006e96:	f04f 020a 	mov.w	r2, #10
 8006e9a:	4649      	mov	r1, r9
 8006e9c:	4620      	mov	r0, r4
 8006e9e:	d105      	bne.n	8006eac <_dtoa_r+0xaa4>
 8006ea0:	f000 f8c5 	bl	800702e <__multadd>
 8006ea4:	4681      	mov	r9, r0
 8006ea6:	4606      	mov	r6, r0
 8006ea8:	9505      	str	r5, [sp, #20]
 8006eaa:	e776      	b.n	8006d9a <_dtoa_r+0x992>
 8006eac:	f000 f8bf 	bl	800702e <__multadd>
 8006eb0:	4631      	mov	r1, r6
 8006eb2:	4681      	mov	r9, r0
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	220a      	movs	r2, #10
 8006eb8:	4620      	mov	r0, r4
 8006eba:	f000 f8b8 	bl	800702e <__multadd>
 8006ebe:	4606      	mov	r6, r0
 8006ec0:	e7f2      	b.n	8006ea8 <_dtoa_r+0xaa0>
 8006ec2:	f04f 0900 	mov.w	r9, #0
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	9904      	ldr	r1, [sp, #16]
 8006eca:	4620      	mov	r0, r4
 8006ecc:	f000 fa26 	bl	800731c <__lshift>
 8006ed0:	4639      	mov	r1, r7
 8006ed2:	9004      	str	r0, [sp, #16]
 8006ed4:	f000 fa76 	bl	80073c4 <__mcmp>
 8006ed8:	2800      	cmp	r0, #0
 8006eda:	dcb6      	bgt.n	8006e4a <_dtoa_r+0xa42>
 8006edc:	d102      	bne.n	8006ee4 <_dtoa_r+0xadc>
 8006ede:	f018 0f01 	tst.w	r8, #1
 8006ee2:	d1b2      	bne.n	8006e4a <_dtoa_r+0xa42>
 8006ee4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006ee8:	2b30      	cmp	r3, #48	; 0x30
 8006eea:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8006eee:	f47f af0a 	bne.w	8006d06 <_dtoa_r+0x8fe>
 8006ef2:	4615      	mov	r5, r2
 8006ef4:	e7f6      	b.n	8006ee4 <_dtoa_r+0xadc>
 8006ef6:	4593      	cmp	fp, r2
 8006ef8:	d105      	bne.n	8006f06 <_dtoa_r+0xafe>
 8006efa:	2331      	movs	r3, #49	; 0x31
 8006efc:	f10a 0a01 	add.w	sl, sl, #1
 8006f00:	f88b 3000 	strb.w	r3, [fp]
 8006f04:	e6ff      	b.n	8006d06 <_dtoa_r+0x8fe>
 8006f06:	4615      	mov	r5, r2
 8006f08:	e79f      	b.n	8006e4a <_dtoa_r+0xa42>
 8006f0a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8006f70 <_dtoa_r+0xb68>
 8006f0e:	e007      	b.n	8006f20 <_dtoa_r+0xb18>
 8006f10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f12:	f8df b060 	ldr.w	fp, [pc, #96]	; 8006f74 <_dtoa_r+0xb6c>
 8006f16:	b11b      	cbz	r3, 8006f20 <_dtoa_r+0xb18>
 8006f18:	f10b 0308 	add.w	r3, fp, #8
 8006f1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006f1e:	6013      	str	r3, [r2, #0]
 8006f20:	4658      	mov	r0, fp
 8006f22:	b017      	add	sp, #92	; 0x5c
 8006f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f28:	9b06      	ldr	r3, [sp, #24]
 8006f2a:	2b01      	cmp	r3, #1
 8006f2c:	f77f ae35 	ble.w	8006b9a <_dtoa_r+0x792>
 8006f30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f32:	9307      	str	r3, [sp, #28]
 8006f34:	e649      	b.n	8006bca <_dtoa_r+0x7c2>
 8006f36:	9b02      	ldr	r3, [sp, #8]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	dc03      	bgt.n	8006f44 <_dtoa_r+0xb3c>
 8006f3c:	9b06      	ldr	r3, [sp, #24]
 8006f3e:	2b02      	cmp	r3, #2
 8006f40:	f73f aecc 	bgt.w	8006cdc <_dtoa_r+0x8d4>
 8006f44:	465d      	mov	r5, fp
 8006f46:	4639      	mov	r1, r7
 8006f48:	9804      	ldr	r0, [sp, #16]
 8006f4a:	f7ff f9d1 	bl	80062f0 <quorem>
 8006f4e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006f52:	f805 8b01 	strb.w	r8, [r5], #1
 8006f56:	9a02      	ldr	r2, [sp, #8]
 8006f58:	eba5 030b 	sub.w	r3, r5, fp
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	ddb0      	ble.n	8006ec2 <_dtoa_r+0xaba>
 8006f60:	2300      	movs	r3, #0
 8006f62:	220a      	movs	r2, #10
 8006f64:	9904      	ldr	r1, [sp, #16]
 8006f66:	4620      	mov	r0, r4
 8006f68:	f000 f861 	bl	800702e <__multadd>
 8006f6c:	9004      	str	r0, [sp, #16]
 8006f6e:	e7ea      	b.n	8006f46 <_dtoa_r+0xb3e>
 8006f70:	0800765f 	.word	0x0800765f
 8006f74:	08007661 	.word	0x08007661

08006f78 <_localeconv_r>:
 8006f78:	4b04      	ldr	r3, [pc, #16]	; (8006f8c <_localeconv_r+0x14>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	6a18      	ldr	r0, [r3, #32]
 8006f7e:	4b04      	ldr	r3, [pc, #16]	; (8006f90 <_localeconv_r+0x18>)
 8006f80:	2800      	cmp	r0, #0
 8006f82:	bf08      	it	eq
 8006f84:	4618      	moveq	r0, r3
 8006f86:	30f0      	adds	r0, #240	; 0xf0
 8006f88:	4770      	bx	lr
 8006f8a:	bf00      	nop
 8006f8c:	2000000c 	.word	0x2000000c
 8006f90:	20000070 	.word	0x20000070

08006f94 <__malloc_lock>:
 8006f94:	4770      	bx	lr

08006f96 <__malloc_unlock>:
 8006f96:	4770      	bx	lr

08006f98 <_Balloc>:
 8006f98:	b570      	push	{r4, r5, r6, lr}
 8006f9a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006f9c:	4604      	mov	r4, r0
 8006f9e:	460e      	mov	r6, r1
 8006fa0:	b93d      	cbnz	r5, 8006fb2 <_Balloc+0x1a>
 8006fa2:	2010      	movs	r0, #16
 8006fa4:	f7fe fd7e 	bl	8005aa4 <malloc>
 8006fa8:	6260      	str	r0, [r4, #36]	; 0x24
 8006faa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006fae:	6005      	str	r5, [r0, #0]
 8006fb0:	60c5      	str	r5, [r0, #12]
 8006fb2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006fb4:	68eb      	ldr	r3, [r5, #12]
 8006fb6:	b183      	cbz	r3, 8006fda <_Balloc+0x42>
 8006fb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fba:	68db      	ldr	r3, [r3, #12]
 8006fbc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006fc0:	b9b8      	cbnz	r0, 8006ff2 <_Balloc+0x5a>
 8006fc2:	2101      	movs	r1, #1
 8006fc4:	fa01 f506 	lsl.w	r5, r1, r6
 8006fc8:	1d6a      	adds	r2, r5, #5
 8006fca:	0092      	lsls	r2, r2, #2
 8006fcc:	4620      	mov	r0, r4
 8006fce:	f000 fabf 	bl	8007550 <_calloc_r>
 8006fd2:	b160      	cbz	r0, 8006fee <_Balloc+0x56>
 8006fd4:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006fd8:	e00e      	b.n	8006ff8 <_Balloc+0x60>
 8006fda:	2221      	movs	r2, #33	; 0x21
 8006fdc:	2104      	movs	r1, #4
 8006fde:	4620      	mov	r0, r4
 8006fe0:	f000 fab6 	bl	8007550 <_calloc_r>
 8006fe4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fe6:	60e8      	str	r0, [r5, #12]
 8006fe8:	68db      	ldr	r3, [r3, #12]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d1e4      	bne.n	8006fb8 <_Balloc+0x20>
 8006fee:	2000      	movs	r0, #0
 8006ff0:	bd70      	pop	{r4, r5, r6, pc}
 8006ff2:	6802      	ldr	r2, [r0, #0]
 8006ff4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006ffe:	e7f7      	b.n	8006ff0 <_Balloc+0x58>

08007000 <_Bfree>:
 8007000:	b570      	push	{r4, r5, r6, lr}
 8007002:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007004:	4606      	mov	r6, r0
 8007006:	460d      	mov	r5, r1
 8007008:	b93c      	cbnz	r4, 800701a <_Bfree+0x1a>
 800700a:	2010      	movs	r0, #16
 800700c:	f7fe fd4a 	bl	8005aa4 <malloc>
 8007010:	6270      	str	r0, [r6, #36]	; 0x24
 8007012:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007016:	6004      	str	r4, [r0, #0]
 8007018:	60c4      	str	r4, [r0, #12]
 800701a:	b13d      	cbz	r5, 800702c <_Bfree+0x2c>
 800701c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800701e:	686a      	ldr	r2, [r5, #4]
 8007020:	68db      	ldr	r3, [r3, #12]
 8007022:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007026:	6029      	str	r1, [r5, #0]
 8007028:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800702c:	bd70      	pop	{r4, r5, r6, pc}

0800702e <__multadd>:
 800702e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007032:	690d      	ldr	r5, [r1, #16]
 8007034:	461f      	mov	r7, r3
 8007036:	4606      	mov	r6, r0
 8007038:	460c      	mov	r4, r1
 800703a:	f101 0c14 	add.w	ip, r1, #20
 800703e:	2300      	movs	r3, #0
 8007040:	f8dc 0000 	ldr.w	r0, [ip]
 8007044:	b281      	uxth	r1, r0
 8007046:	fb02 7101 	mla	r1, r2, r1, r7
 800704a:	0c0f      	lsrs	r7, r1, #16
 800704c:	0c00      	lsrs	r0, r0, #16
 800704e:	fb02 7000 	mla	r0, r2, r0, r7
 8007052:	b289      	uxth	r1, r1
 8007054:	3301      	adds	r3, #1
 8007056:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800705a:	429d      	cmp	r5, r3
 800705c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007060:	f84c 1b04 	str.w	r1, [ip], #4
 8007064:	dcec      	bgt.n	8007040 <__multadd+0x12>
 8007066:	b1d7      	cbz	r7, 800709e <__multadd+0x70>
 8007068:	68a3      	ldr	r3, [r4, #8]
 800706a:	42ab      	cmp	r3, r5
 800706c:	dc12      	bgt.n	8007094 <__multadd+0x66>
 800706e:	6861      	ldr	r1, [r4, #4]
 8007070:	4630      	mov	r0, r6
 8007072:	3101      	adds	r1, #1
 8007074:	f7ff ff90 	bl	8006f98 <_Balloc>
 8007078:	6922      	ldr	r2, [r4, #16]
 800707a:	3202      	adds	r2, #2
 800707c:	f104 010c 	add.w	r1, r4, #12
 8007080:	4680      	mov	r8, r0
 8007082:	0092      	lsls	r2, r2, #2
 8007084:	300c      	adds	r0, #12
 8007086:	f7fe fd1d 	bl	8005ac4 <memcpy>
 800708a:	4621      	mov	r1, r4
 800708c:	4630      	mov	r0, r6
 800708e:	f7ff ffb7 	bl	8007000 <_Bfree>
 8007092:	4644      	mov	r4, r8
 8007094:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007098:	3501      	adds	r5, #1
 800709a:	615f      	str	r7, [r3, #20]
 800709c:	6125      	str	r5, [r4, #16]
 800709e:	4620      	mov	r0, r4
 80070a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080070a4 <__hi0bits>:
 80070a4:	0c02      	lsrs	r2, r0, #16
 80070a6:	0412      	lsls	r2, r2, #16
 80070a8:	4603      	mov	r3, r0
 80070aa:	b9b2      	cbnz	r2, 80070da <__hi0bits+0x36>
 80070ac:	0403      	lsls	r3, r0, #16
 80070ae:	2010      	movs	r0, #16
 80070b0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80070b4:	bf04      	itt	eq
 80070b6:	021b      	lsleq	r3, r3, #8
 80070b8:	3008      	addeq	r0, #8
 80070ba:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80070be:	bf04      	itt	eq
 80070c0:	011b      	lsleq	r3, r3, #4
 80070c2:	3004      	addeq	r0, #4
 80070c4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80070c8:	bf04      	itt	eq
 80070ca:	009b      	lsleq	r3, r3, #2
 80070cc:	3002      	addeq	r0, #2
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	db06      	blt.n	80070e0 <__hi0bits+0x3c>
 80070d2:	005b      	lsls	r3, r3, #1
 80070d4:	d503      	bpl.n	80070de <__hi0bits+0x3a>
 80070d6:	3001      	adds	r0, #1
 80070d8:	4770      	bx	lr
 80070da:	2000      	movs	r0, #0
 80070dc:	e7e8      	b.n	80070b0 <__hi0bits+0xc>
 80070de:	2020      	movs	r0, #32
 80070e0:	4770      	bx	lr

080070e2 <__lo0bits>:
 80070e2:	6803      	ldr	r3, [r0, #0]
 80070e4:	f013 0207 	ands.w	r2, r3, #7
 80070e8:	4601      	mov	r1, r0
 80070ea:	d00b      	beq.n	8007104 <__lo0bits+0x22>
 80070ec:	07da      	lsls	r2, r3, #31
 80070ee:	d423      	bmi.n	8007138 <__lo0bits+0x56>
 80070f0:	0798      	lsls	r0, r3, #30
 80070f2:	bf49      	itett	mi
 80070f4:	085b      	lsrmi	r3, r3, #1
 80070f6:	089b      	lsrpl	r3, r3, #2
 80070f8:	2001      	movmi	r0, #1
 80070fa:	600b      	strmi	r3, [r1, #0]
 80070fc:	bf5c      	itt	pl
 80070fe:	600b      	strpl	r3, [r1, #0]
 8007100:	2002      	movpl	r0, #2
 8007102:	4770      	bx	lr
 8007104:	b298      	uxth	r0, r3
 8007106:	b9a8      	cbnz	r0, 8007134 <__lo0bits+0x52>
 8007108:	0c1b      	lsrs	r3, r3, #16
 800710a:	2010      	movs	r0, #16
 800710c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007110:	bf04      	itt	eq
 8007112:	0a1b      	lsreq	r3, r3, #8
 8007114:	3008      	addeq	r0, #8
 8007116:	071a      	lsls	r2, r3, #28
 8007118:	bf04      	itt	eq
 800711a:	091b      	lsreq	r3, r3, #4
 800711c:	3004      	addeq	r0, #4
 800711e:	079a      	lsls	r2, r3, #30
 8007120:	bf04      	itt	eq
 8007122:	089b      	lsreq	r3, r3, #2
 8007124:	3002      	addeq	r0, #2
 8007126:	07da      	lsls	r2, r3, #31
 8007128:	d402      	bmi.n	8007130 <__lo0bits+0x4e>
 800712a:	085b      	lsrs	r3, r3, #1
 800712c:	d006      	beq.n	800713c <__lo0bits+0x5a>
 800712e:	3001      	adds	r0, #1
 8007130:	600b      	str	r3, [r1, #0]
 8007132:	4770      	bx	lr
 8007134:	4610      	mov	r0, r2
 8007136:	e7e9      	b.n	800710c <__lo0bits+0x2a>
 8007138:	2000      	movs	r0, #0
 800713a:	4770      	bx	lr
 800713c:	2020      	movs	r0, #32
 800713e:	4770      	bx	lr

08007140 <__i2b>:
 8007140:	b510      	push	{r4, lr}
 8007142:	460c      	mov	r4, r1
 8007144:	2101      	movs	r1, #1
 8007146:	f7ff ff27 	bl	8006f98 <_Balloc>
 800714a:	2201      	movs	r2, #1
 800714c:	6144      	str	r4, [r0, #20]
 800714e:	6102      	str	r2, [r0, #16]
 8007150:	bd10      	pop	{r4, pc}

08007152 <__multiply>:
 8007152:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007156:	4614      	mov	r4, r2
 8007158:	690a      	ldr	r2, [r1, #16]
 800715a:	6923      	ldr	r3, [r4, #16]
 800715c:	429a      	cmp	r2, r3
 800715e:	bfb8      	it	lt
 8007160:	460b      	movlt	r3, r1
 8007162:	4688      	mov	r8, r1
 8007164:	bfbc      	itt	lt
 8007166:	46a0      	movlt	r8, r4
 8007168:	461c      	movlt	r4, r3
 800716a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800716e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007172:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007176:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800717a:	eb07 0609 	add.w	r6, r7, r9
 800717e:	42b3      	cmp	r3, r6
 8007180:	bfb8      	it	lt
 8007182:	3101      	addlt	r1, #1
 8007184:	f7ff ff08 	bl	8006f98 <_Balloc>
 8007188:	f100 0514 	add.w	r5, r0, #20
 800718c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007190:	462b      	mov	r3, r5
 8007192:	2200      	movs	r2, #0
 8007194:	4573      	cmp	r3, lr
 8007196:	d316      	bcc.n	80071c6 <__multiply+0x74>
 8007198:	f104 0214 	add.w	r2, r4, #20
 800719c:	f108 0114 	add.w	r1, r8, #20
 80071a0:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80071a4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80071a8:	9300      	str	r3, [sp, #0]
 80071aa:	9b00      	ldr	r3, [sp, #0]
 80071ac:	9201      	str	r2, [sp, #4]
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d80c      	bhi.n	80071cc <__multiply+0x7a>
 80071b2:	2e00      	cmp	r6, #0
 80071b4:	dd03      	ble.n	80071be <__multiply+0x6c>
 80071b6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d05d      	beq.n	800727a <__multiply+0x128>
 80071be:	6106      	str	r6, [r0, #16]
 80071c0:	b003      	add	sp, #12
 80071c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071c6:	f843 2b04 	str.w	r2, [r3], #4
 80071ca:	e7e3      	b.n	8007194 <__multiply+0x42>
 80071cc:	f8b2 b000 	ldrh.w	fp, [r2]
 80071d0:	f1bb 0f00 	cmp.w	fp, #0
 80071d4:	d023      	beq.n	800721e <__multiply+0xcc>
 80071d6:	4689      	mov	r9, r1
 80071d8:	46ac      	mov	ip, r5
 80071da:	f04f 0800 	mov.w	r8, #0
 80071de:	f859 4b04 	ldr.w	r4, [r9], #4
 80071e2:	f8dc a000 	ldr.w	sl, [ip]
 80071e6:	b2a3      	uxth	r3, r4
 80071e8:	fa1f fa8a 	uxth.w	sl, sl
 80071ec:	fb0b a303 	mla	r3, fp, r3, sl
 80071f0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80071f4:	f8dc 4000 	ldr.w	r4, [ip]
 80071f8:	4443      	add	r3, r8
 80071fa:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80071fe:	fb0b 840a 	mla	r4, fp, sl, r8
 8007202:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007206:	46e2      	mov	sl, ip
 8007208:	b29b      	uxth	r3, r3
 800720a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800720e:	454f      	cmp	r7, r9
 8007210:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007214:	f84a 3b04 	str.w	r3, [sl], #4
 8007218:	d82b      	bhi.n	8007272 <__multiply+0x120>
 800721a:	f8cc 8004 	str.w	r8, [ip, #4]
 800721e:	9b01      	ldr	r3, [sp, #4]
 8007220:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007224:	3204      	adds	r2, #4
 8007226:	f1ba 0f00 	cmp.w	sl, #0
 800722a:	d020      	beq.n	800726e <__multiply+0x11c>
 800722c:	682b      	ldr	r3, [r5, #0]
 800722e:	4689      	mov	r9, r1
 8007230:	46a8      	mov	r8, r5
 8007232:	f04f 0b00 	mov.w	fp, #0
 8007236:	f8b9 c000 	ldrh.w	ip, [r9]
 800723a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800723e:	fb0a 440c 	mla	r4, sl, ip, r4
 8007242:	445c      	add	r4, fp
 8007244:	46c4      	mov	ip, r8
 8007246:	b29b      	uxth	r3, r3
 8007248:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800724c:	f84c 3b04 	str.w	r3, [ip], #4
 8007250:	f859 3b04 	ldr.w	r3, [r9], #4
 8007254:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007258:	0c1b      	lsrs	r3, r3, #16
 800725a:	fb0a b303 	mla	r3, sl, r3, fp
 800725e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007262:	454f      	cmp	r7, r9
 8007264:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007268:	d805      	bhi.n	8007276 <__multiply+0x124>
 800726a:	f8c8 3004 	str.w	r3, [r8, #4]
 800726e:	3504      	adds	r5, #4
 8007270:	e79b      	b.n	80071aa <__multiply+0x58>
 8007272:	46d4      	mov	ip, sl
 8007274:	e7b3      	b.n	80071de <__multiply+0x8c>
 8007276:	46e0      	mov	r8, ip
 8007278:	e7dd      	b.n	8007236 <__multiply+0xe4>
 800727a:	3e01      	subs	r6, #1
 800727c:	e799      	b.n	80071b2 <__multiply+0x60>
	...

08007280 <__pow5mult>:
 8007280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007284:	4615      	mov	r5, r2
 8007286:	f012 0203 	ands.w	r2, r2, #3
 800728a:	4606      	mov	r6, r0
 800728c:	460f      	mov	r7, r1
 800728e:	d007      	beq.n	80072a0 <__pow5mult+0x20>
 8007290:	3a01      	subs	r2, #1
 8007292:	4c21      	ldr	r4, [pc, #132]	; (8007318 <__pow5mult+0x98>)
 8007294:	2300      	movs	r3, #0
 8007296:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800729a:	f7ff fec8 	bl	800702e <__multadd>
 800729e:	4607      	mov	r7, r0
 80072a0:	10ad      	asrs	r5, r5, #2
 80072a2:	d035      	beq.n	8007310 <__pow5mult+0x90>
 80072a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80072a6:	b93c      	cbnz	r4, 80072b8 <__pow5mult+0x38>
 80072a8:	2010      	movs	r0, #16
 80072aa:	f7fe fbfb 	bl	8005aa4 <malloc>
 80072ae:	6270      	str	r0, [r6, #36]	; 0x24
 80072b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80072b4:	6004      	str	r4, [r0, #0]
 80072b6:	60c4      	str	r4, [r0, #12]
 80072b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80072bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80072c0:	b94c      	cbnz	r4, 80072d6 <__pow5mult+0x56>
 80072c2:	f240 2171 	movw	r1, #625	; 0x271
 80072c6:	4630      	mov	r0, r6
 80072c8:	f7ff ff3a 	bl	8007140 <__i2b>
 80072cc:	2300      	movs	r3, #0
 80072ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80072d2:	4604      	mov	r4, r0
 80072d4:	6003      	str	r3, [r0, #0]
 80072d6:	f04f 0800 	mov.w	r8, #0
 80072da:	07eb      	lsls	r3, r5, #31
 80072dc:	d50a      	bpl.n	80072f4 <__pow5mult+0x74>
 80072de:	4639      	mov	r1, r7
 80072e0:	4622      	mov	r2, r4
 80072e2:	4630      	mov	r0, r6
 80072e4:	f7ff ff35 	bl	8007152 <__multiply>
 80072e8:	4639      	mov	r1, r7
 80072ea:	4681      	mov	r9, r0
 80072ec:	4630      	mov	r0, r6
 80072ee:	f7ff fe87 	bl	8007000 <_Bfree>
 80072f2:	464f      	mov	r7, r9
 80072f4:	106d      	asrs	r5, r5, #1
 80072f6:	d00b      	beq.n	8007310 <__pow5mult+0x90>
 80072f8:	6820      	ldr	r0, [r4, #0]
 80072fa:	b938      	cbnz	r0, 800730c <__pow5mult+0x8c>
 80072fc:	4622      	mov	r2, r4
 80072fe:	4621      	mov	r1, r4
 8007300:	4630      	mov	r0, r6
 8007302:	f7ff ff26 	bl	8007152 <__multiply>
 8007306:	6020      	str	r0, [r4, #0]
 8007308:	f8c0 8000 	str.w	r8, [r0]
 800730c:	4604      	mov	r4, r0
 800730e:	e7e4      	b.n	80072da <__pow5mult+0x5a>
 8007310:	4638      	mov	r0, r7
 8007312:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007316:	bf00      	nop
 8007318:	08007760 	.word	0x08007760

0800731c <__lshift>:
 800731c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007320:	460c      	mov	r4, r1
 8007322:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007326:	6923      	ldr	r3, [r4, #16]
 8007328:	6849      	ldr	r1, [r1, #4]
 800732a:	eb0a 0903 	add.w	r9, sl, r3
 800732e:	68a3      	ldr	r3, [r4, #8]
 8007330:	4607      	mov	r7, r0
 8007332:	4616      	mov	r6, r2
 8007334:	f109 0501 	add.w	r5, r9, #1
 8007338:	42ab      	cmp	r3, r5
 800733a:	db32      	blt.n	80073a2 <__lshift+0x86>
 800733c:	4638      	mov	r0, r7
 800733e:	f7ff fe2b 	bl	8006f98 <_Balloc>
 8007342:	2300      	movs	r3, #0
 8007344:	4680      	mov	r8, r0
 8007346:	f100 0114 	add.w	r1, r0, #20
 800734a:	461a      	mov	r2, r3
 800734c:	4553      	cmp	r3, sl
 800734e:	db2b      	blt.n	80073a8 <__lshift+0x8c>
 8007350:	6920      	ldr	r0, [r4, #16]
 8007352:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007356:	f104 0314 	add.w	r3, r4, #20
 800735a:	f016 021f 	ands.w	r2, r6, #31
 800735e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007362:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007366:	d025      	beq.n	80073b4 <__lshift+0x98>
 8007368:	f1c2 0e20 	rsb	lr, r2, #32
 800736c:	2000      	movs	r0, #0
 800736e:	681e      	ldr	r6, [r3, #0]
 8007370:	468a      	mov	sl, r1
 8007372:	4096      	lsls	r6, r2
 8007374:	4330      	orrs	r0, r6
 8007376:	f84a 0b04 	str.w	r0, [sl], #4
 800737a:	f853 0b04 	ldr.w	r0, [r3], #4
 800737e:	459c      	cmp	ip, r3
 8007380:	fa20 f00e 	lsr.w	r0, r0, lr
 8007384:	d814      	bhi.n	80073b0 <__lshift+0x94>
 8007386:	6048      	str	r0, [r1, #4]
 8007388:	b108      	cbz	r0, 800738e <__lshift+0x72>
 800738a:	f109 0502 	add.w	r5, r9, #2
 800738e:	3d01      	subs	r5, #1
 8007390:	4638      	mov	r0, r7
 8007392:	f8c8 5010 	str.w	r5, [r8, #16]
 8007396:	4621      	mov	r1, r4
 8007398:	f7ff fe32 	bl	8007000 <_Bfree>
 800739c:	4640      	mov	r0, r8
 800739e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073a2:	3101      	adds	r1, #1
 80073a4:	005b      	lsls	r3, r3, #1
 80073a6:	e7c7      	b.n	8007338 <__lshift+0x1c>
 80073a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80073ac:	3301      	adds	r3, #1
 80073ae:	e7cd      	b.n	800734c <__lshift+0x30>
 80073b0:	4651      	mov	r1, sl
 80073b2:	e7dc      	b.n	800736e <__lshift+0x52>
 80073b4:	3904      	subs	r1, #4
 80073b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80073ba:	f841 2f04 	str.w	r2, [r1, #4]!
 80073be:	459c      	cmp	ip, r3
 80073c0:	d8f9      	bhi.n	80073b6 <__lshift+0x9a>
 80073c2:	e7e4      	b.n	800738e <__lshift+0x72>

080073c4 <__mcmp>:
 80073c4:	6903      	ldr	r3, [r0, #16]
 80073c6:	690a      	ldr	r2, [r1, #16]
 80073c8:	1a9b      	subs	r3, r3, r2
 80073ca:	b530      	push	{r4, r5, lr}
 80073cc:	d10c      	bne.n	80073e8 <__mcmp+0x24>
 80073ce:	0092      	lsls	r2, r2, #2
 80073d0:	3014      	adds	r0, #20
 80073d2:	3114      	adds	r1, #20
 80073d4:	1884      	adds	r4, r0, r2
 80073d6:	4411      	add	r1, r2
 80073d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80073dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80073e0:	4295      	cmp	r5, r2
 80073e2:	d003      	beq.n	80073ec <__mcmp+0x28>
 80073e4:	d305      	bcc.n	80073f2 <__mcmp+0x2e>
 80073e6:	2301      	movs	r3, #1
 80073e8:	4618      	mov	r0, r3
 80073ea:	bd30      	pop	{r4, r5, pc}
 80073ec:	42a0      	cmp	r0, r4
 80073ee:	d3f3      	bcc.n	80073d8 <__mcmp+0x14>
 80073f0:	e7fa      	b.n	80073e8 <__mcmp+0x24>
 80073f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80073f6:	e7f7      	b.n	80073e8 <__mcmp+0x24>

080073f8 <__mdiff>:
 80073f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073fc:	460d      	mov	r5, r1
 80073fe:	4607      	mov	r7, r0
 8007400:	4611      	mov	r1, r2
 8007402:	4628      	mov	r0, r5
 8007404:	4614      	mov	r4, r2
 8007406:	f7ff ffdd 	bl	80073c4 <__mcmp>
 800740a:	1e06      	subs	r6, r0, #0
 800740c:	d108      	bne.n	8007420 <__mdiff+0x28>
 800740e:	4631      	mov	r1, r6
 8007410:	4638      	mov	r0, r7
 8007412:	f7ff fdc1 	bl	8006f98 <_Balloc>
 8007416:	2301      	movs	r3, #1
 8007418:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800741c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007420:	bfa4      	itt	ge
 8007422:	4623      	movge	r3, r4
 8007424:	462c      	movge	r4, r5
 8007426:	4638      	mov	r0, r7
 8007428:	6861      	ldr	r1, [r4, #4]
 800742a:	bfa6      	itte	ge
 800742c:	461d      	movge	r5, r3
 800742e:	2600      	movge	r6, #0
 8007430:	2601      	movlt	r6, #1
 8007432:	f7ff fdb1 	bl	8006f98 <_Balloc>
 8007436:	692b      	ldr	r3, [r5, #16]
 8007438:	60c6      	str	r6, [r0, #12]
 800743a:	6926      	ldr	r6, [r4, #16]
 800743c:	f105 0914 	add.w	r9, r5, #20
 8007440:	f104 0214 	add.w	r2, r4, #20
 8007444:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007448:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800744c:	f100 0514 	add.w	r5, r0, #20
 8007450:	f04f 0e00 	mov.w	lr, #0
 8007454:	f852 ab04 	ldr.w	sl, [r2], #4
 8007458:	f859 4b04 	ldr.w	r4, [r9], #4
 800745c:	fa1e f18a 	uxtah	r1, lr, sl
 8007460:	b2a3      	uxth	r3, r4
 8007462:	1ac9      	subs	r1, r1, r3
 8007464:	0c23      	lsrs	r3, r4, #16
 8007466:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800746a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800746e:	b289      	uxth	r1, r1
 8007470:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007474:	45c8      	cmp	r8, r9
 8007476:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800747a:	4694      	mov	ip, r2
 800747c:	f845 3b04 	str.w	r3, [r5], #4
 8007480:	d8e8      	bhi.n	8007454 <__mdiff+0x5c>
 8007482:	45bc      	cmp	ip, r7
 8007484:	d304      	bcc.n	8007490 <__mdiff+0x98>
 8007486:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800748a:	b183      	cbz	r3, 80074ae <__mdiff+0xb6>
 800748c:	6106      	str	r6, [r0, #16]
 800748e:	e7c5      	b.n	800741c <__mdiff+0x24>
 8007490:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007494:	fa1e f381 	uxtah	r3, lr, r1
 8007498:	141a      	asrs	r2, r3, #16
 800749a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800749e:	b29b      	uxth	r3, r3
 80074a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074a4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80074a8:	f845 3b04 	str.w	r3, [r5], #4
 80074ac:	e7e9      	b.n	8007482 <__mdiff+0x8a>
 80074ae:	3e01      	subs	r6, #1
 80074b0:	e7e9      	b.n	8007486 <__mdiff+0x8e>

080074b2 <__d2b>:
 80074b2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80074b6:	460e      	mov	r6, r1
 80074b8:	2101      	movs	r1, #1
 80074ba:	ec59 8b10 	vmov	r8, r9, d0
 80074be:	4615      	mov	r5, r2
 80074c0:	f7ff fd6a 	bl	8006f98 <_Balloc>
 80074c4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80074c8:	4607      	mov	r7, r0
 80074ca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80074ce:	bb34      	cbnz	r4, 800751e <__d2b+0x6c>
 80074d0:	9301      	str	r3, [sp, #4]
 80074d2:	f1b8 0300 	subs.w	r3, r8, #0
 80074d6:	d027      	beq.n	8007528 <__d2b+0x76>
 80074d8:	a802      	add	r0, sp, #8
 80074da:	f840 3d08 	str.w	r3, [r0, #-8]!
 80074de:	f7ff fe00 	bl	80070e2 <__lo0bits>
 80074e2:	9900      	ldr	r1, [sp, #0]
 80074e4:	b1f0      	cbz	r0, 8007524 <__d2b+0x72>
 80074e6:	9a01      	ldr	r2, [sp, #4]
 80074e8:	f1c0 0320 	rsb	r3, r0, #32
 80074ec:	fa02 f303 	lsl.w	r3, r2, r3
 80074f0:	430b      	orrs	r3, r1
 80074f2:	40c2      	lsrs	r2, r0
 80074f4:	617b      	str	r3, [r7, #20]
 80074f6:	9201      	str	r2, [sp, #4]
 80074f8:	9b01      	ldr	r3, [sp, #4]
 80074fa:	61bb      	str	r3, [r7, #24]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	bf14      	ite	ne
 8007500:	2102      	movne	r1, #2
 8007502:	2101      	moveq	r1, #1
 8007504:	6139      	str	r1, [r7, #16]
 8007506:	b1c4      	cbz	r4, 800753a <__d2b+0x88>
 8007508:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800750c:	4404      	add	r4, r0
 800750e:	6034      	str	r4, [r6, #0]
 8007510:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007514:	6028      	str	r0, [r5, #0]
 8007516:	4638      	mov	r0, r7
 8007518:	b003      	add	sp, #12
 800751a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800751e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007522:	e7d5      	b.n	80074d0 <__d2b+0x1e>
 8007524:	6179      	str	r1, [r7, #20]
 8007526:	e7e7      	b.n	80074f8 <__d2b+0x46>
 8007528:	a801      	add	r0, sp, #4
 800752a:	f7ff fdda 	bl	80070e2 <__lo0bits>
 800752e:	9b01      	ldr	r3, [sp, #4]
 8007530:	617b      	str	r3, [r7, #20]
 8007532:	2101      	movs	r1, #1
 8007534:	6139      	str	r1, [r7, #16]
 8007536:	3020      	adds	r0, #32
 8007538:	e7e5      	b.n	8007506 <__d2b+0x54>
 800753a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800753e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007542:	6030      	str	r0, [r6, #0]
 8007544:	6918      	ldr	r0, [r3, #16]
 8007546:	f7ff fdad 	bl	80070a4 <__hi0bits>
 800754a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800754e:	e7e1      	b.n	8007514 <__d2b+0x62>

08007550 <_calloc_r>:
 8007550:	b538      	push	{r3, r4, r5, lr}
 8007552:	fb02 f401 	mul.w	r4, r2, r1
 8007556:	4621      	mov	r1, r4
 8007558:	f7fe fb16 	bl	8005b88 <_malloc_r>
 800755c:	4605      	mov	r5, r0
 800755e:	b118      	cbz	r0, 8007568 <_calloc_r+0x18>
 8007560:	4622      	mov	r2, r4
 8007562:	2100      	movs	r1, #0
 8007564:	f7fe fab9 	bl	8005ada <memset>
 8007568:	4628      	mov	r0, r5
 800756a:	bd38      	pop	{r3, r4, r5, pc}

0800756c <__ascii_mbtowc>:
 800756c:	b082      	sub	sp, #8
 800756e:	b901      	cbnz	r1, 8007572 <__ascii_mbtowc+0x6>
 8007570:	a901      	add	r1, sp, #4
 8007572:	b142      	cbz	r2, 8007586 <__ascii_mbtowc+0x1a>
 8007574:	b14b      	cbz	r3, 800758a <__ascii_mbtowc+0x1e>
 8007576:	7813      	ldrb	r3, [r2, #0]
 8007578:	600b      	str	r3, [r1, #0]
 800757a:	7812      	ldrb	r2, [r2, #0]
 800757c:	1c10      	adds	r0, r2, #0
 800757e:	bf18      	it	ne
 8007580:	2001      	movne	r0, #1
 8007582:	b002      	add	sp, #8
 8007584:	4770      	bx	lr
 8007586:	4610      	mov	r0, r2
 8007588:	e7fb      	b.n	8007582 <__ascii_mbtowc+0x16>
 800758a:	f06f 0001 	mvn.w	r0, #1
 800758e:	e7f8      	b.n	8007582 <__ascii_mbtowc+0x16>

08007590 <__ascii_wctomb>:
 8007590:	b149      	cbz	r1, 80075a6 <__ascii_wctomb+0x16>
 8007592:	2aff      	cmp	r2, #255	; 0xff
 8007594:	bf85      	ittet	hi
 8007596:	238a      	movhi	r3, #138	; 0x8a
 8007598:	6003      	strhi	r3, [r0, #0]
 800759a:	700a      	strbls	r2, [r1, #0]
 800759c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80075a0:	bf98      	it	ls
 80075a2:	2001      	movls	r0, #1
 80075a4:	4770      	bx	lr
 80075a6:	4608      	mov	r0, r1
 80075a8:	4770      	bx	lr
	...

080075ac <_init>:
 80075ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ae:	bf00      	nop
 80075b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075b2:	bc08      	pop	{r3}
 80075b4:	469e      	mov	lr, r3
 80075b6:	4770      	bx	lr

080075b8 <_fini>:
 80075b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ba:	bf00      	nop
 80075bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075be:	bc08      	pop	{r3}
 80075c0:	469e      	mov	lr, r3
 80075c2:	4770      	bx	lr
